<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_67</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_73</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_77</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_78</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_501</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_502</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_503</Dynamic>
        </Message>
        <Message>
            <ID>71061149</ID>
            <Severity>Warning</Severity>
            <Dynamic>u_BYTE_PACKETIZER/u_packetheader/SLICE_504</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/xo3l_verilog.lpf(27): Semantic error in &quot;LOCATE COMP &quot;i_Global_Enable&quot; SITE &quot;N2&quot; ;&quot;: </Dynamic>
            <Dynamic>i_Global_Enable</Dynamic>
            <Navigation>C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/xo3l_verilog.lpf</Navigation>
            <Navigation>27</Navigation>
        </Message>
        <Message>
            <ID>51001019</ID>
            <Severity>Warning</Severity>
            <Dynamic>reset_n_c_i</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>DE</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](23)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](22)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](21)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](20)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](19)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](18)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](17)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](16)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](15)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](14)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](13)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](12)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](11)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](10)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](9)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](8)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](7)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](6)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](5)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](4)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](2)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23:0](0)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_test[3:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_test[3:0](2)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_test[3:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_test[3:0](0)</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35901328</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(49): </Dynamic>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/../../source/verilog/compiler_directives.v</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901362</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(253): </Dynamic>
            <Dynamic>w_LP0</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>253</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(117): </Dynamic>
            <Dynamic>top</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>117</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(81): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>81</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(82): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>82</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(83): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>83</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(84): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>84</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(85): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>85</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(86): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>86</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(87): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>87</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(88): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>88</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(89): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>89</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(92): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>92</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(93): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>93</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(94): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>94</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(95): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>95</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(96): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>96</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(97): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>97</Navigation>
        </Message>
        <Message>
            <ID>35901199</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(98): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>98</Navigation>
        </Message>
        <Message>
            <ID>35901328</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v(48): </Dynamic>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/compiler_directives.v</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v</Navigation>
            <Navigation>48</Navigation>
        </Message>
        <Message>
            <ID>35901328</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(49): </Dynamic>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/../../source/verilog/compiler_directives.v</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(51): </Dynamic>
            <Dynamic>top</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>51</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_rgb888_2lane.v(8): </Dynamic>
            <Dynamic>pll_pix2byte_RGB888_2lane</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_rgb888_2lane.v</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): </Dynamic>
            <Dynamic>VLO</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1124</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696): </Dynamic>
            <Dynamic>EHXPLLJ(CLKFB_DIV=6,CLKOP_DIV=2,CLKOS_DIV=2,CLKOS3_DIV=1,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=1,CLKOS_CPHASE=1,CLKOS2_CPHASE=7,CLKOS_FPHASE=4,PLLRST_ENA=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1696</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v(49): </Dynamic>
            <Dynamic>BYTE_PACKETIZER</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/parallel2byte_bb.v(49): </Dynamic>
            <Dynamic>parallel2byte(lane_width=2)</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/parallel2byte_bb.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/packetheader_bb.v(49): </Dynamic>
            <Dynamic>packetheader(lane_width=2)</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/packetheader_bb.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/crc16_2lane_bb.v(49): </Dynamic>
            <Dynamic>crc16_2lane</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/crc16_2lane_bb.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v(158): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>16</Dynamic>
            <Dynamic>data</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v</Navigation>
            <Navigation>158</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(146): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>2</Dynamic>
            <Dynamic>VC</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>146</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(156): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>1</Dynamic>
            <Dynamic>EoTp</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v</Navigation>
            <Navigation>156</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(48): </Dynamic>
            <Dynamic>LP_HS_DELAY_CNTRL</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>48</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(130): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>16</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>130</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(135): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>16</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>135</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(139): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>16</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(51): </Dynamic>
            <Dynamic>DPHY_TX_INST</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>51</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/oddrx4.v(8): </Dynamic>
            <Dynamic>oDDRx4</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/oddrx4.v</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051): </Dynamic>
            <Dynamic>ROM16X1A(initval=16'b0101001111000)</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1051</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051): </Dynamic>
            <Dynamic>ROM16X1A(initval=16'b1111111111111110)</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1051</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(176): </Dynamic>
            <Dynamic>FD1P3BX</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>176</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187): </Dynamic>
            <Dynamic>FD1P3DX</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>187</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): </Dynamic>
            <Dynamic>VHI</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1120</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608): </Dynamic>
            <Dynamic>ODDRX4B</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1608</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1525): </Dynamic>
            <Dynamic>ECLKSYNCA</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1525</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1512): </Dynamic>
            <Dynamic>CLKDIVC(DIV=&quot;4.0&quot;)</Dynamic>
            <Navigation>C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v</Navigation>
            <Navigation>1512</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): </Dynamic>
            <Dynamic>18</Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>dataout</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v(49): </Dynamic>
            <Dynamic>IO_Controller_TX</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): </Dynamic>
            <Dynamic>1</Dynamic>
            <Dynamic>2</Dynamic>
            <Dynamic>lp2_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>163</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): </Dynamic>
            <Dynamic>1</Dynamic>
            <Dynamic>2</Dynamic>
            <Dynamic>lp3_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>164</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(168): </Dynamic>
            <Dynamic>1</Dynamic>
            <Dynamic>2</Dynamic>
            <Dynamic>lp2_in</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>168</Navigation>
        </Message>
        <Message>
            <ID>35901330</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(169): </Dynamic>
            <Dynamic>1</Dynamic>
            <Dynamic>2</Dynamic>
            <Dynamic>lp3_in</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>169</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): </Dynamic>
            <Dynamic>byte_D3</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): </Dynamic>
            <Dynamic>byte_D2</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(158): </Dynamic>
            <Dynamic>lp2_dir</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>158</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(159): </Dynamic>
            <Dynamic>lp3_dir</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>159</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): </Dynamic>
            <Dynamic>lp2_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>163</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): </Dynamic>
            <Dynamic>lp3_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>164</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(48): </Dynamic>
            <Dynamic>DCS_ROM</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v</Navigation>
            <Navigation>48</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(81): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>11</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v</Navigation>
            <Navigation>81</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(83): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>16</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v</Navigation>
            <Navigation>83</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(48): </Dynamic>
            <Dynamic>DCS_Encoder</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v</Navigation>
            <Navigation>48</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(111): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>6</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v</Navigation>
            <Navigation>111</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(52): </Dynamic>
            <Dynamic>colorbar_gen_renamed_due_excessive_length_1</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v</Navigation>
            <Navigation>52</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(91): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>12</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v</Navigation>
            <Navigation>91</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(94): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>12</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v</Navigation>
            <Navigation>94</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(108): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>12</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v</Navigation>
            <Navigation>108</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): </Dynamic>
            <Dynamic>byte_D3</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): </Dynamic>
            <Dynamic>byte_D2</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(158): </Dynamic>
            <Dynamic>lp2_dir</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>158</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(159): </Dynamic>
            <Dynamic>lp3_dir</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>159</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): </Dynamic>
            <Dynamic>lp2_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>163</Navigation>
        </Message>
        <Message>
            <ID>35931002</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): </Dynamic>
            <Dynamic>lp3_out</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v</Navigation>
            <Navigation>164</Navigation>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>VSYNC</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>HSYNC</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>DE</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[22]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[21]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[20]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[19]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[18]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[17]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[16]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[15]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[14]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[13]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[12]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[11]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[10]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[9]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[8]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[7]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[6]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[5]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[4]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[3]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[2]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[1]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[0]</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>0</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>2</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>4</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>6</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>9</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>11</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>12</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>13</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>14</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>15</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_WC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>0</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_VC</Dynamic>
        </Message>
        <Message>
            <ID>35001747</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
            <Dynamic>\u_BYTE_PACKETIZER/q_VC</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_439</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_433</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_430</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_427</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_421</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_449_461_479</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_449_475</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_446_458_478</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_446_474</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_443_455_477</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_443_473</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_440_452_476</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_440_472</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic></Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_471</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_463</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_470</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_460</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_469</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_457</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_468</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_454</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_467</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_451</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_466</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_448</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_465</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_445</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>\u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_464</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_442</Dynamic>
        </Message>
        <Message>
            <ID>35935034</ID>
            <Severity>Warning</Severity>
            <Dynamic></Dynamic>
            <Dynamic>_436</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>VSYNC</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>HSYNC</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>DE</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[23]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[22]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[21]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[20]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[19]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[18]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[17]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[16]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[15]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[14]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[13]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[12]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[11]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[10]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[9]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[8]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[7]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[6]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[5]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[4]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[3]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[2]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[1]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIXDATA[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(119): </Dynamic>
            <Dynamic>\u_DCS_Encoder/q_oneh_data_i0</Dynamic>
            <Navigation>c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v</Navigation>
            <Navigation>119</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166315</ID>
            <Severity>Error</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u_BYTE_PACKETIZER/genblk2.u_crc16</Dynamic>
            <Dynamic>crc16_2lane_16d33800</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>61091065</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=i_clk_c loads=2 clock_loads=2
   Signal=Serial_busN/un1_rst_7_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_10_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_11_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_1_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_5_0 loads=2 clock_loads=1
     ....   s=1
   Signal=Serial_busP/un1_rst_1 loads=2 clock_loads=1
   Signal=Serial_busP/un1_rst_5 loads=2 clock_loads=1
   Signal=Serial_busP/un1_rst_8 loads=2 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=i_clk_c loads=2 clock_loads=2
   Signal=Serial_busN/un1_rst_7_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_10_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_11_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_1_0 loads=2 clock_loads=1
   Signal=Serial_busN/un1_rst_5_0 loads=2 clock_loads=1
     ....   s=1
   Signal=Serial_busP/un1_rst_1 loads=2 clock_loads=1
   Signal=Serial_busP/un1_rst_5 loads=2 clock_loads=1
   Signal=Serial_busP/un1_rst_8 loads=2 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>dt</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>word_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>mode</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>V_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>V_FRONT_PORCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>H_BACK_PORCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>H_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>H_FRONT_PORCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>v_total</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>v_active</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>h_total</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>h_active</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>wait_time</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MuxWide</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>rs</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff4</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff3</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff2</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>rs</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff4</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff3</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff2</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>buff1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP11_clk_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP00_clk_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HS00_clk_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_data2clk</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP11_data_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP00_data_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HS00_data_end</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HSXX_data</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HS00_data</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP00_data</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP01_data</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_clk2data</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HSXX_clk</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_HS00_clk</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP00_clk</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>p_LP01_clk</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HSXXDATA_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HS00DATA_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LP00DATA_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LP01DATA_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK2DATA_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HSXXCLK_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>HS00CLK_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LP00CLK_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LP01CLK_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>word_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>dt</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>crc16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>dt</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>word_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>word_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>dt</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>crc16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>h_active</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>h_total</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>v_active</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>v_total</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>H_FRONT_PORCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>H_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>V_FRONT_PORCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>V_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>mode</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lane_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>reserved</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EoTp</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>crc16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>testmode</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>word_width</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>VC</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u_DPHY_TX_INST/u_oDDRx4/cdiv1</Dynamic>
            <Navigation>u_DPHY_TX_INST/u_oDDRx4/cdiv1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u_BYTE_PACKETIZER/byte_data[16]</Dynamic>
            <Navigation>u_BYTE_PACKETIZER/byte_data[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>DE</Dynamic>
            <Navigation>DE</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[0]</Dynamic>
            <Navigation>PIXDATA[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[1]</Dynamic>
            <Navigation>PIXDATA[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[2]</Dynamic>
            <Navigation>PIXDATA[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[3]</Dynamic>
            <Navigation>PIXDATA[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[4]</Dynamic>
            <Navigation>PIXDATA[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[5]</Dynamic>
            <Navigation>PIXDATA[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[6]</Dynamic>
            <Navigation>PIXDATA[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[7]</Dynamic>
            <Navigation>PIXDATA[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[8]</Dynamic>
            <Navigation>PIXDATA[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[9]</Dynamic>
            <Navigation>PIXDATA[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[10]</Dynamic>
            <Navigation>PIXDATA[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[11]</Dynamic>
            <Navigation>PIXDATA[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[12]</Dynamic>
            <Navigation>PIXDATA[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[13]</Dynamic>
            <Navigation>PIXDATA[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[14]</Dynamic>
            <Navigation>PIXDATA[14]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[15]</Dynamic>
            <Navigation>PIXDATA[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[16]</Dynamic>
            <Navigation>PIXDATA[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[17]</Dynamic>
            <Navigation>PIXDATA[17]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[18]</Dynamic>
            <Navigation>PIXDATA[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[19]</Dynamic>
            <Navigation>PIXDATA[19]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[20]</Dynamic>
            <Navigation>PIXDATA[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[21]</Dynamic>
            <Navigation>PIXDATA[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[22]</Dynamic>
            <Navigation>PIXDATA[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIXDATA[23]</Dynamic>
            <Navigation>PIXDATA[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_test[0]</Dynamic>
            <Navigation>i_test[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_test[1]</Dynamic>
            <Navigation>i_test[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_test[2]</Dynamic>
            <Navigation>i_test[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_test[3]</Dynamic>
            <Navigation>i_test[3]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>31</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1249 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:394:11:394:15|Redeclaration of implicit signal w_LP0</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>394</Navigation>
            <Navigation>11</Navigation>
            <Navigation>394</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Redeclaration of implicit signal w_LP0</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v&quot;:99:11:99:14|Net clk0 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>11</Navigation>
            <Navigation>99</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Net clk0 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v&quot;:100:11:100:14|Net clk2 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>11</Navigation>
            <Navigation>100</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Net clk2 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v&quot;:101:11:101:14|Net clk4 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>11</Navigation>
            <Navigation>101</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Net clk4 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v&quot;:102:11:102:14|Net clk6 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>102</Navigation>
            <Navigation>11</Navigation>
            <Navigation>102</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Net clk6 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:126:18:126:24|Net bit_clk is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>126</Navigation>
            <Navigation>18</Navigation>
            <Navigation>126</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Net bit_clk is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:127:15:127:24|Net bit_clk_90 is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>127</Navigation>
            <Navigation>15</Navigation>
            <Navigation>127</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Net bit_clk_90 is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:68:12:68:21|Net start_data is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>68</Navigation>
            <Navigation>12</Navigation>
            <Navigation>68</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net start_data is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:69:12:69:23|Net start_escape is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>12</Navigation>
            <Navigation>69</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Net start_escape is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:70:12:70:20|Net stop_data is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>12</Navigation>
            <Navigation>70</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Net stop_data is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v&quot;:49:7:49:19|Creating black box for empty module parallel2byte_24s_2s_62</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>49</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Creating black box for empty module parallel2byte_24s_2s_62</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v&quot;:49:7:49:18|Creating black box for empty module packetheader_2s</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>7</Navigation>
            <Navigation>49</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Creating black box for empty module packetheader_2s</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v&quot;:83:12:83:14|Removing wire crc, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>83</Navigation>
            <Navigation>12</Navigation>
            <Navigation>83</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire crc, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:4:8:4:22|Removing wire o_Global_Enable, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>4</Navigation>
            <Navigation>8</Navigation>
            <Navigation>4</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire o_Global_Enable, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:32:12:32:20|Object r_byte_D1 is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>32</Navigation>
            <Navigation>12</Navigation>
            <Navigation>32</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object r_byte_D1 is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:33:12:33:20|Object r_byte_D0 is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>12</Navigation>
            <Navigation>33</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object r_byte_D0 is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:38:4:38:14|Object r_hs_clk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>4</Navigation>
            <Navigation>38</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object r_hs_clk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:39:4:39:15|Object r_hs_data_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>4</Navigation>
            <Navigation>39</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object r_hs_data_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:40:4:40:16|Object r_hsxx_clk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>4</Navigation>
            <Navigation>40</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object r_hsxx_clk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:41:4:41:11|Object r_lp_clk is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>4</Navigation>
            <Navigation>41</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Object r_lp_clk is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:4:8:4:22|*Output o_Global_Enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>4</Navigation>
            <Navigation>8</Navigation>
            <Navigation>4</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output o_Global_Enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v&quot;:49:0:49:5|Sharing sequential element r_lp1_out. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sharing sequential element r_lp1_out. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v&quot;:42:16:42:24|Index into variable buff1 could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>16</Navigation>
            <Navigation>42</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Index into variable buff1 could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v&quot;:44:16:44:24|Index into variable buff2 could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Index into variable buff2 could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v&quot;:48:16:48:24|Index into variable buff3 could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>16</Navigation>
            <Navigation>48</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Index into variable buff3 could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v&quot;:50:16:50:24|Index into variable buff4 could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v</Navigation>
            <Navigation>50</Navigation>
            <Navigation>16</Navigation>
            <Navigation>50</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Index into variable buff4 could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>8</Navigation>
            <Navigation>10</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:12:6:12:12|Referenced variable i_state is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>12</Navigation>
            <Navigation>6</Navigation>
            <Navigation>12</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Referenced variable i_state is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>8</Navigation>
            <Navigation>10</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:12:6:12:12|Referenced variable i_state is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>12</Navigation>
            <Navigation>6</Navigation>
            <Navigation>12</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Referenced variable i_state is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>8</Navigation>
            <Navigation>10</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v&quot;:12:6:12:12|Referenced variable i_state is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v</Navigation>
            <Navigation>12</Navigation>
            <Navigation>6</Navigation>
            <Navigation>12</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Referenced variable i_state is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v&quot;:52:10:52:18|Removing wire lpclk_out, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v</Navigation>
            <Navigation>52</Navigation>
            <Navigation>10</Navigation>
            <Navigation>52</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire lpclk_out, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v&quot;:52:10:52:18|*Output lpclk_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v</Navigation>
            <Navigation>52</Navigation>
            <Navigation>10</Navigation>
            <Navigation>52</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Output lpclk_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:131:162:131:196|Port-width mismatch for port dataout. The port definition is 32 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>162</Navigation>
            <Navigation>131</Navigation>
            <Navigation>196</Navigation>
            <Navigation>Port-width mismatch for port dataout. The port definition is 32 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:163:20:163:26|Port-width mismatch for port lp2_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>20</Navigation>
            <Navigation>163</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Port-width mismatch for port lp2_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:164:20:164:26|Port-width mismatch for port lp3_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>20</Navigation>
            <Navigation>164</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Port-width mismatch for port lp3_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:168:19:168:24|Port-width mismatch for port lp2_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>168</Navigation>
            <Navigation>19</Navigation>
            <Navigation>168</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Port-width mismatch for port lp2_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:169:19:169:24|Port-width mismatch for port lp3_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>169</Navigation>
            <Navigation>19</Navigation>
            <Navigation>169</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Port-width mismatch for port lp3_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:57:16:57:19|Removing wire data, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>16</Navigation>
            <Navigation>57</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire data, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:57:16:57:19|*Output data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>16</Navigation>
            <Navigation>57</Navigation>
            <Navigation>19</Navigation>
            <Navigation>*Output data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:113:53:113:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>113</Navigation>
            <Navigation>53</Navigation>
            <Navigation>113</Navigation>
            <Navigation>64</Navigation>
            <Navigation>Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:116:53:116:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>116</Navigation>
            <Navigation>53</Navigation>
            <Navigation>116</Navigation>
            <Navigation>64</Navigation>
            <Navigation>Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Optimizing register bit q_oneh_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Optimizing register bit q_oneh_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Optimizing register bit q_oneh_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Optimizing register bit q_oneh_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Optimizing register bit q_oneh_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Optimizing register bit q_oneh_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Optimizing register bit q_oneh_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Optimizing register bit q_oneh_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 5 to 4 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 5 to 4 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 1 to 0 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 1 to 0 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:104:1:104:6|Pruning unused register color_cntr[11:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>104</Navigation>
            <Navigation>1</Navigation>
            <Navigation>104</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register color_cntr[11:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:205:19:205:20|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>205</Navigation>
            <Navigation>19</Navigation>
            <Navigation>205</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:215:19:215:22|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>215</Navigation>
            <Navigation>19</Navigation>
            <Navigation>215</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:295:19:295:24|Port-width mismatch for port lpclk_out_a. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>295</Navigation>
            <Navigation>19</Navigation>
            <Navigation>295</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Port-width mismatch for port lpclk_out_a. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:362:28:362:39|Port-width mismatch for port lpclk_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>362</Navigation>
            <Navigation>28</Navigation>
            <Navigation>362</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Port-width mismatch for port lpclk_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v&quot;:131:5:131:13|Removing wire w_reset_n, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>5</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing wire w_reset_n, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Optimizing register bit bitcntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Optimizing register bit bitcntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bit 5 of bitcntr[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bit 5 of bitcntr[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 29 to 28 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 29 to 28 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 25 to 24 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 25 to 24 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 21 to 20 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 21 to 20 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 17 to 16 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 17 to 16 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bits 13 to 12 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bits 13 to 12 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Pruning register bit 9 of q_oneh_data[31:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Pruning register bit 9 of q_oneh_data[31:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Pruning register bit 15 of wait_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 15 of wait_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Pruning register bit 14 of wait_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 14 of wait_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Pruning register bit 13 of wait_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 13 of wait_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v&quot;:67:3:67:8|Pruning register bit 12 of wait_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Pruning register bit 12 of wait_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:131:162:131:196|*Input un1_byte_D0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>162</Navigation>
            <Navigation>131</Navigation>
            <Navigation>196</Navigation>
            <Navigation>*Input un1_byte_D0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:158:20:158:26|*Input lp2_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>158</Navigation>
            <Navigation>20</Navigation>
            <Navigation>158</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input lp2_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:159:20:159:26|*Input lp3_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>159</Navigation>
            <Navigation>20</Navigation>
            <Navigation>159</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input lp3_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:163:20:163:26|*Input un1_lp2_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>20</Navigation>
            <Navigation>163</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input un1_lp2_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v&quot;:164:20:164:26|*Input un1_lp3_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>20</Navigation>
            <Navigation>164</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input un1_lp3_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v&quot;:119:4:119:9|Pruning register bits 15 to 6 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v</Navigation>
            <Navigation>119</Navigation>
            <Navigation>4</Navigation>
            <Navigation>119</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 15 to 6 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v&quot;:134:21:134:30|*Input chksum_rdy to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>134</Navigation>
            <Navigation>21</Navigation>
            <Navigation>134</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input chksum_rdy to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v&quot;:83:12:83:14|*Input crc[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>83</Navigation>
            <Navigation>12</Navigation>
            <Navigation>83</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Input crc[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN288 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Register rst_d with set has an initial value of 0. Ignoring initial value.</Dynamic>
            <Navigation>BN288</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register rst_d with set has an initial value of 0. Ignoring initial value.  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN288 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Register eocd with set has an initial value of 0. Ignoring initial value.</Dynamic>
            <Navigation>BN288</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register eocd with set has an initial value of 0. Ignoring initial value.  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN287 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Register o with reset has an initial value of 1. Ignoring initial value.</Dynamic>
            <Navigation>BN287</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register o with reset has an initial value of 1. Ignoring initial value.  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN288 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Register o with set has an initial value of 0. Ignoring initial value.</Dynamic>
            <Navigation>BN288</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register o with set has an initial value of 0. Ignoring initial value.  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\source\verilog\top.v&quot;:161:0:161:5|Found inferred clock top|i_clk which controls 1 sequential elements including r_globalRST. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\top.v</Navigation>
            <Navigation>161</Navigation>
            <Navigation>0</Navigation>
            <Navigation>161</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock top|i_clk which controls 1 sequential elements including r_globalRST. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:81:12:81:15|Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>12</Navigation>
            <Navigation>81</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v&quot;:78:4:78:9|Found inferred clock PLL_12_24_100|CLKOP_inferred_clock which controls 24 sequential elements including u_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>4</Navigation>
            <Navigation>78</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOP_inferred_clock which controls 24 sequential elements including u_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock which controls 19 sequential elements including Serial_busP.pars[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock which controls 19 sequential elements including Serial_busP.pars[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v&quot;:76:0:76:5|Found inferred clock PLL_12_24_100|CLKOS_inferred_clock which controls 30 sequential elements including Comand.Start_sd. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v</Navigation>
            <Navigation>76</Navigation>
            <Navigation>0</Navigation>
            <Navigation>76</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOS_inferred_clock which controls 30 sequential elements including Comand.Start_sd. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:112:12:112:25|Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>112</Navigation>
            <Navigation>12</Navigation>
            <Navigation>112</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:108:12:108:25|Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>12</Navigation>
            <Navigation>108</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:79:29:79:47|ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>79</Navigation>
            <Navigation>29</Navigation>
            <Navigation>79</Navigation>
            <Navigation>47</Navigation>
            <Navigation>ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:79:29:79:47|ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>79</Navigation>
            <Navigation>29</Navigation>
            <Navigation>79</Navigation>
            <Navigation>47</Navigation>
            <Navigation>ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[11] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[11] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>5</Navigation>
            <Navigation>109</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[7] because it is equivalent to instance u_DCS_ROM.current_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[7] because it is equivalent to instance u_DCS_ROM.current_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[2] because it is equivalent to instance u_DCS_ROM.current_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[2] because it is equivalent to instance u_DCS_ROM.current_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[1] because it is equivalent to instance u_DCS_ROM.current_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[1] because it is equivalent to instance u_DCS_ROM.current_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[6] because it is equivalent to instance u_DCS_ROM.current_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[6] because it is equivalent to instance u_DCS_ROM.current_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[5] because it is equivalent to instance u_DCS_ROM.current_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[5] because it is equivalent to instance u_DCS_ROM.current_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v&quot;:67:3:67:8|Removing instance u_DCS_ROM.current_data[4] because it is equivalent to instance u_DCS_ROM.current_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>3</Navigation>
            <Navigation>67</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance u_DCS_ROM.current_data[4] because it is equivalent to instance u_DCS_ROM.current_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v&quot;:24:0:24:5|Removing instance Serial_busP.rst_d because it is equivalent to instance Serial_busN.rst_d. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance Serial_busP.rst_d because it is equivalent to instance Serial_busN.rst_d. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[10] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[10] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[14] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[14] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[18] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[18] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[22] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[22] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[26] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[26] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[30] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[30] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[19] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[19] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[23] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[23] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[27] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[27] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[7] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[7] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[8] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[8] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[31] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[31] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v&quot;:89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[15] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>89</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance u_DCS_Encoder.q_oneh_data[15] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:132:14:132:28|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>14</Navigation>
            <Navigation>132</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:129:12:129:24|Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>129</Navigation>
            <Navigation>12</Navigation>
            <Navigation>129</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v&quot;:120:12:120:25|Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v</Navigation>
            <Navigation>120</Navigation>
            <Navigation>12</Navigation>
            <Navigation>120</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:123:8:123:21|Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>123</Navigation>
            <Navigation>8</Navigation>
            <Navigation>123</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v&quot;:89:8:89:22|Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\miguel estrada\documents\github\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v&quot;:69:12:69:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\miguel estrada\documents\github\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>12</Navigation>
            <Navigation>69</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock top|i_clk with period 5.00ns. Please declare a user-defined clock on port i_clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock top|i_clk with period 5.00ns. Please declare a user-defined clock on port i_clk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock PLL_12_24_100|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.PIXCLK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.PIXCLK.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_pll_pix2byte_RGB888_2lane.byte_clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_pll_pix2byte_RGB888_2lane.byte_clk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_20MHZ.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_20MHZ.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock PLL_12_24_100|CLKOS_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_100MHZ.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock PLL_12_24_100|CLKOS_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_100MHZ.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>