{
  "Top": "lucas_kanade_hls",
  "RtlTop": "lucas_kanade_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "lucas_kanade_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "I1": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "I2": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "u": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "u_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "u_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "v": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "v_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "v_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -setup=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lucas_kanade_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "666792",
    "Latency": "666864"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lucas_kanade_hls",
    "Version": "1.0",
    "DisplayName": "Lucas_kanade_hls",
    "Revision": "2114397119",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lucas_kanade_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/LK_hls\/src\/lucas_kanade_hls.cpp",
      "..\/..\/..\/LK_hls\/src\/lucas_kanade_hls.h"
    ],
    "TestBench": ["..\/..\/..\/LK_hls\/src\/main_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lucas_kanade_hls_control_r_s_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_control_s_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/lucas_kanade_hls_gmem_m_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_muladd_16s_16s_26s_26_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_mulsub_16s_16s_26s_26_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mul_16s_16s_26_1_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_sdiv_42ns_16s_42_46_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lucas_kanade_hls_control_r_s_axi.v",
      "impl\/verilog\/lucas_kanade_hls_control_s_axi.v",
      "impl\/verilog\/lucas_kanade_hls_flow_control_loop_pipe.v",
      "impl\/verilog\/lucas_kanade_hls_gmem_m_axi.v",
      "impl\/verilog\/lucas_kanade_hls_mac_muladd_16s_16s_26s_26_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mac_mulsub_16s_16s_26s_26_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mul_16s_16s_26_1_1.v",
      "impl\/verilog\/lucas_kanade_hls_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/lucas_kanade_hls_sdiv_42ns_16s_42_46_1.v",
      "impl\/verilog\/lucas_kanade_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.mdd",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.tcl",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.yaml",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls.c",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls.h",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_hw.h",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_linux.c",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lucas_kanade_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "I1_1",
          "access": "W",
          "description": "Data signal of I1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I1",
              "access": "W",
              "description": "Bit 31 to 0 of I1"
            }]
        },
        {
          "offset": "0x14",
          "name": "I1_2",
          "access": "W",
          "description": "Data signal of I1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I1",
              "access": "W",
              "description": "Bit 63 to 32 of I1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "I2_1",
          "access": "W",
          "description": "Data signal of I2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I2",
              "access": "W",
              "description": "Bit 31 to 0 of I2"
            }]
        },
        {
          "offset": "0x20",
          "name": "I2_2",
          "access": "W",
          "description": "Data signal of I2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I2",
              "access": "W",
              "description": "Bit 63 to 32 of I2"
            }]
        },
        {
          "offset": "0x28",
          "name": "u_1",
          "access": "W",
          "description": "Data signal of u",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u",
              "access": "W",
              "description": "Bit 31 to 0 of u"
            }]
        },
        {
          "offset": "0x2c",
          "name": "u_2",
          "access": "W",
          "description": "Data signal of u",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u",
              "access": "W",
              "description": "Bit 63 to 32 of u"
            }]
        },
        {
          "offset": "0x34",
          "name": "v_1",
          "access": "W",
          "description": "Data signal of v",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v",
              "access": "W",
              "description": "Bit 31 to 0 of v"
            }]
        },
        {
          "offset": "0x38",
          "name": "v_2",
          "access": "W",
          "description": "Data signal of v",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v",
              "access": "W",
              "description": "Bit 63 to 32 of v"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "I1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "I2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "u"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "v"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "I1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "I1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "I2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "I2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "u"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "u"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "v"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "v"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lucas_kanade_hls",
      "BindInstances": "select_ln18_fu_355_p3 select_ln18_1_fu_363_p3 i_3_fu_371_p3 add_ln34_fu_403_p2 add_ln34_1_fu_409_p2 add_ln33_fu_459_p2 add_ln33_1_fu_469_p2 add_ln33_2_fu_475_p2 add_ln33_3_fu_485_p2 add_ln33_4_fu_511_p2 add_ln33_5_fu_517_p2 add_ln33_6_fu_523_p2 add_ln33_9_fu_545_p2 add_ln33_10_fu_551_p2 add_ln33_11_fu_557_p2 add_ln33_12_fu_567_p2 add_ln33_13_fu_573_p2 add_ln33_14_fu_579_p2 add_ln33_17_fu_597_p2 add_ln33_18_fu_603_p2 add_ln33_19_fu_609_p2 add_ln33_20_fu_615_p2 sub_ln33_fu_915_p2 sub_ln33_18_fu_952_p2 sub_ln33_19_fu_968_p2 ix_fu_984_p3 sub_ln34_fu_1478_p2 sub_ln34_18_fu_1607_p2 sub_ln34_19_fu_1623_p2 iy_fu_1639_p3 grp_fu_291_p2 mul_16s_16s_26_1_1_U1 mul_16s_16s_26_1_1_U4 mul_16s_16s_26_1_1_U3 mul_16s_16s_26_1_1_U2 mul_16s_16s_26_1_1_U5 add_ln33_22_fu_741_p2 j_3_fu_747_p3 sub_ln33_2_fu_1035_p2 sub_ln33_20_fu_1073_p2 sub_ln33_21_fu_1089_p2 ix_1_fu_1105_p3 sub_ln34_2_fu_1708_p2 sub_ln34_20_fu_1740_p2 sub_ln34_21_fu_1756_p2 iy_1_fu_1772_p3 it_1_fu_1002_p2 mac_muladd_16s_16s_26s_26_4_1_U11 mac_muladd_16s_16s_26s_26_4_1_U11 mac_muladd_16s_16s_26s_26_4_1_U21 mac_muladd_16s_16s_26s_26_4_1_U21 mac_muladd_16s_16s_26s_26_4_1_U22 mac_muladd_16s_16s_26s_26_4_1_U22 mac_muladd_16s_16s_26s_26_4_1_U12 mac_muladd_16s_16s_26s_26_4_1_U12 mac_muladd_16s_16s_26s_26_4_1_U25 mac_muladd_16s_16s_26s_26_4_1_U25 sub_ln33_4_fu_1134_p2 sub_ln33_22_fu_1166_p2 sub_ln33_23_fu_1182_p2 ix_2_fu_1198_p3 sub_ln34_4_fu_1845_p2 sub_ln34_22_fu_1877_p2 sub_ln34_23_fu_1893_p2 iy_2_fu_1909_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U13 mac_muladd_16s_16s_26s_26_4_1_U13 mac_muladd_16s_16s_26s_26_4_1_U23 mac_muladd_16s_16s_26s_26_4_1_U23 mac_muladd_16s_16s_26s_26_4_1_U24 mac_muladd_16s_16s_26s_26_4_1_U24 mac_muladd_16s_16s_26s_26_4_1_U14 mac_muladd_16s_16s_26s_26_4_1_U14 mac_muladd_16s_16s_26s_26_4_1_U26 mac_muladd_16s_16s_26s_26_4_1_U26 sub_ln33_6_fu_1291_p2 sub_ln33_24_fu_1324_p2 sub_ln33_25_fu_1340_p2 ix_3_fu_1356_p3 sub_ln34_6_fu_2062_p2 sub_ln34_24_fu_2094_p2 sub_ln34_25_fu_2110_p2 iy_3_fu_2126_p3 it_3_fu_1364_p2 mac_muladd_16s_16s_26s_26_4_1_U15 mac_muladd_16s_16s_26s_26_4_1_U15 mac_muladd_16s_16s_26s_26_4_1_U27 mac_muladd_16s_16s_26s_26_4_1_U27 mac_muladd_16s_16s_26s_26_4_1_U28 mac_muladd_16s_16s_26s_26_4_1_U28 mac_muladd_16s_16s_26s_26_4_1_U16 mac_muladd_16s_16s_26s_26_4_1_U16 mac_muladd_16s_16s_26s_26_4_1_U31 mac_muladd_16s_16s_26s_26_4_1_U31 sub_ln33_8_fu_1397_p2 sub_ln33_26_fu_1427_p2 sub_ln33_27_fu_1443_p2 ix_4_fu_1459_p3 sub_ln34_8_fu_2142_p2 sub_ln34_26_fu_2174_p2 sub_ln34_27_fu_2190_p2 iy_4_fu_2206_p3 it_4_fu_1377_p2 mac_muladd_16s_16s_26s_26_4_1_U17 mac_muladd_16s_16s_26s_26_4_1_U17 mac_muladd_16s_16s_26s_26_4_1_U29 mac_muladd_16s_16s_26s_26_4_1_U29 mac_muladd_16s_16s_26s_26_4_1_U30 mac_muladd_16s_16s_26s_26_4_1_U30 mac_muladd_16s_16s_26s_26_4_1_U18 mac_muladd_16s_16s_26s_26_4_1_U18 mac_muladd_16s_16s_26s_26_4_1_U33 mac_muladd_16s_16s_26s_26_4_1_U33 sub_ln33_10_fu_1501_p2 sub_ln33_28_fu_1533_p2 sub_ln33_29_fu_1549_p2 ix_5_fu_1565_p3 sub_ln34_10_fu_2320_p2 sub_ln34_28_fu_2352_p2 sub_ln34_29_fu_2368_p2 iy_5_fu_2384_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U19 mac_muladd_16s_16s_26s_26_4_1_U19 mac_muladd_16s_16s_26s_26_4_1_U34 mac_muladd_16s_16s_26s_26_4_1_U34 mac_muladd_16s_16s_26s_26_4_1_U32 mac_muladd_16s_16s_26s_26_4_1_U32 mac_muladd_16s_16s_26s_26_4_1_U20 mac_muladd_16s_16s_26s_26_4_1_U20 mac_muladd_16s_16s_26s_26_4_1_U37 mac_muladd_16s_16s_26s_26_4_1_U37 sub_ln33_12_fu_2222_p2 sub_ln33_30_fu_2256_p2 sub_ln33_31_fu_2272_p2 ix_6_fu_2288_p3 sub_ln34_12_fu_2611_p2 sub_ln34_30_fu_2738_p2 sub_ln34_31_fu_2754_p2 iy_6_fu_2770_p3 grp_fu_291_p2 mac_muladd_16s_16s_26s_26_4_1_U35 mac_muladd_16s_16s_26s_26_4_1_U35 mac_muladd_16s_16s_26s_26_4_1_U41 mac_muladd_16s_16s_26s_26_4_1_U41 mac_muladd_16s_16s_26s_26_4_1_U42 mac_muladd_16s_16s_26s_26_4_1_U42 mac_muladd_16s_16s_26s_26_4_1_U36 mac_muladd_16s_16s_26s_26_4_1_U36 mac_muladd_16s_16s_26s_26_4_1_U45 mac_muladd_16s_16s_26s_26_4_1_U45 sub_ln33_14_fu_2396_p2 sub_ln33_32_fu_2424_p2 sub_ln33_33_fu_2440_p2 ix_7_fu_2456_p3 sub_ln34_14_fu_2659_p2 sub_ln34_32_fu_2843_p2 sub_ln34_33_fu_2859_p2 iy_7_fu_2875_p3 it_7_fu_2296_p2 mac_muladd_16s_16s_26s_26_4_1_U38 mac_muladd_16s_16s_26s_26_4_1_U38 mac_muladd_16s_16s_26s_26_4_1_U43 mac_muladd_16s_16s_26s_26_4_1_U43 mac_muladd_16s_16s_26s_26_4_1_U44 mac_muladd_16s_16s_26s_26_4_1_U44 mac_muladd_16s_16s_26s_26_4_1_U39 mac_muladd_16s_16s_26s_26_4_1_U39 mac_muladd_16s_16s_26s_26_4_1_U49 mac_muladd_16s_16s_26s_26_4_1_U49 sub_ln33_16_fu_2502_p2 sub_ln33_34_fu_2534_p2 sub_ln33_35_fu_2550_p2 ix_8_fu_2566_p3 sub_ln34_16_fu_2929_p2 sub_ln34_34_fu_2961_p2 sub_ln34_35_fu_2977_p2 iy_8_fu_2993_p3 grp_fu_297_p2 mac_muladd_16s_16s_26s_26_4_1_U40 mac_muladd_16s_16s_26s_26_4_1_U40 mac_muladd_16s_16s_26s_26_4_1_U47 mac_muladd_16s_16s_26s_26_4_1_U47 mac_muladd_16s_16s_26s_26_4_1_U46 mac_muladd_16s_16s_26s_26_4_1_U46 mac_muladd_16s_16s_26s_26_4_1_U48 mac_muladd_16s_16s_26s_26_4_1_U48 mac_muladd_16s_16s_26s_26_4_1_U50 mac_muladd_16s_16s_26s_26_4_1_U50 mul_16s_16s_26_1_1_U6 mac_mulsub_16s_16s_26s_26_4_1_U51 mac_mulsub_16s_16s_26s_26_4_1_U51 icmp_ln47_fu_3212_p2 add_ln18_fu_2041_p2 mac_mulsub_16s_16s_32s_32_4_1_U52 mul_16s_16s_32_1_1_U7 mac_mulsub_16s_16s_32s_32_4_1_U52 sdiv_42ns_16s_42_46_1_U9 mac_mulsub_16s_16s_32s_32_4_1_U53 mul_16s_16s_32_1_1_U8 mac_mulsub_16s_16s_32s_32_4_1_U53 sdiv_42ns_16s_42_46_1_U10 empty_fu_835_p2 empty_24_fu_847_p2 add_ln34_2_fu_859_p2 icmp_ln19_fu_865_p2 add_ln34_3_fu_871_p2 icmp_ln18_fu_2047_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U"
    },
    "Info": {"lucas_kanade_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lucas_kanade_hls": {
        "Latency": {
          "LatencyBest": "666864",
          "LatencyAvg": "666864",
          "LatencyWorst": "666864",
          "PipelineII": "666792",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1_VITIS_LOOP_19_2",
            "TripCount": "15876",
            "Latency": "666862",
            "PipelineII": "42",
            "PipelineDepth": "113",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "51",
          "AVAIL_DSP": "5520",
          "UTIL_DSP": "~0",
          "FF": "12011",
          "AVAIL_FF": "1326720",
          "UTIL_FF": "~0",
          "LUT": "12049",
          "AVAIL_LUT": "663360",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-18 17:59:13 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
