Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:23:43
gem5 executing on mnemosyne.ecn.purdue.edu, pid 23877
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec x264 -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264 --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e38eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e3cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e48f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e51f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e5af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893de3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dedf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893df6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dfff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e07f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e11f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893e19f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893da3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dabf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893db4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dbef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dc7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dd0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893dd9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d63f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d6bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d75f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d7df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d87f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d90f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d99f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d22f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d2af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d34f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d3df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d48f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d5af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893ce2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cebf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cf4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cfcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d06f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d0ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d18f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893d20f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893caaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cb3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cbdf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cc6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893ccff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893cd8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893ce1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c6cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c74f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c7ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c86f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c8ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c98f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c22f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c2bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c34f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c3ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c46f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c4ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c57f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893c60f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893be9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9893bf2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bfbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c046a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c0e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c0eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c165f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c20080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893c20ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ba8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ba8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bb1a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bba4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bbaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bc2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bcc400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bcce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bd58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bdd358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893bddda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b67828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b702b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b70cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b79780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b83208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b83c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b8b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b95160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b95ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b9d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b260b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b26b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b30588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b30fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b38a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b424e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b42f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b4b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b51438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b51e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b5c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ae5390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ae5dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893aee860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893af82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893af8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893aff7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b09240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b09c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b12710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b1a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893b1abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893aa4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893aac0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893aacb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ab55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893abf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893abfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ac7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ac7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893ad19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893adb470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893adbeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893a63940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893a6c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9893a6ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a74780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a749b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a74be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a74e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a802b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a804e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a80fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a8af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a961d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a96ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a22160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a22390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a225c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a227f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a22a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9893a22c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9893a07630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9893a07c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_x264
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Real time: 194.71s
Total real time: 194.71s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385013500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385480552.  Starting simulation...
Exiting @ tick 643180385480552 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180385480552  simulated seconds
Real time: 0.65s
Total real time: 195.36s
Dumping and resetting stats...
Switched CPUS @ tick 643180385480552
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385501855.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 643180386253246 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180386253246  simulated seconds
Real time: 0.60s
Total real time: 202.19s
Dumping and resetting stats...
Done with simulation! Completely exiting...
