profile_id,first_name,last_name,sub_title,profile_picture,background_image,profile_type,entity_urn,object_urn,birth_date,summary,location,premium,influencer,treasury_media,languages,industry,education,patents,awards,certifications,organizations,projects,publications,courses,test_scores,position_groups,volunteer_experiences,skills,network_info,related_profiles,contact_info
malithsweerarathne,Malith,Weerarathne,FPGA Engineer at IMC Trading,,,personal,ACoAAAyM6Q4BTKV7oScp68OhRAksE0kIXATi8xM,210561294,,"A competent engineer with experience in Software and FPGA design development by working in the capacity of a hardware engineer for mission critical applications.

Possess experience with demonstrated history of working in the fields of 
 | FPGA | High Speed Digital Electronic Designs | Digital system verification | Software API and Firmware | Financial Markets |

I am looking forward for opportunities to learn and explore new technologies and to engage in challenging work in either independent or team based work cultures.

## Programming:
* Verilog, HLS, SystemVerilog, C, C++, Java, Python

## Tools:
* Vivado , Xilinx ISE, Quartus ii, Xilinx ChipScope Pro, Xilinx PlanAhead,  Mentor Graphics Questa Sim, GIT, IntelliJ IDEA, NetBeans, Jenkins , Eclipse, Matlab

## Core Strengths:
* FPGA based platforms to enable High Frequency Trading, FPGA based Network Packet Processing, Protocol Conversions
* Timing Analysis, FPGA Partitioning and Design Preservation through Hierarchical Design Methodology, FPGA Partial Reconfiguration
* PCIe gen 3 / PCIe gen 2 core implementations on FPGA 
* Configuring Memory Interfaces (DDR3, QDR) with Xilinx MIG and Verification , AXI4 Memory Slaves, Extendable FIFOs (BRAM to QDR or DDR3)
* Heterogeneous computing platforms (FPGA/GPU/CPU) and architectures    
* Experience in AMBA AXI bus protocol (AXI4-Full/Lite, AXI-Stream) based design    
* Linux Driver development for FPGA based digital systems
* Software API development
* UVM , Assertion based Verification, Coverage Analysis
* Knowledge of Hardware verification concepts and coverage driven verification
* In depth understanding of networking aspects and protocols
","{'country': 'Netherlands', 'short': 'Diemen, North Holland', 'city': 'Diemen', 'state': 'North Holland', 'default': 'Diemen, North Holland, Netherlands'}",False,False,[],"{'primary_locale': {'country': 'US', 'language': 'en'}, 'supported_locales': [{'country': 'US', 'language': 'en'}], 'profile_languages': [{'name': 'English', 'proficiency': None}, {'name': 'Sinhalese', 'proficiency': None}]}",Computer Software,"[{'date': {'start': {'month': None, 'day': None, 'year': 2011}, 'end': {'month': None, 'day': None, 'year': 2016}}, 'school': {'name': 'University of Moratuwa', 'logo': None, 'url': None}, 'degree_name': 'Bsc (Hons)', 'field_of_study': 'Electronic and Telecommunication'}, {'date': {'start': {'month': None, 'day': None, 'year': 2002}, 'end': {'month': None, 'day': None, 'year': 2010}}, 'school': {'name': 'Ananda College-Colombo 10', 'logo': None, 'url': None}, 'degree_name': 'GCE Anvanced Level and Ordinary Level', 'field_of_study': 'Mathematics'}]",[],"[{'title': 'Best Market Data Provider (Exchange): London Stock Exchange', 'description': '""Exchanges play a crucial role in the market data space by optimizing trading technology to deliver first-class real-time market data and, increasingly, by offering reference data feeds to meet back- and middle-office needs. This year, it was the sophisticated information arm at the London Stock Exchange (LSE) that clinched the hotly contested Best Market Data Provider (Exchange) award""\n\nDetails: https://www.waterstechnology.com/awards-rankings/3388006/best-market-data-provider-exchange-london-stock-exchange\n\n""London Stock Exchange Group today announces it has successfully rolled out its Group Ticker Plant platform, which will standardise the dissemination of real-time market data from multiple feeds into a single binary protocol. Developed by MillenniumIT and underpinned by cutting edge FPGA technology, the platform will deliver major performance improvements for customers and real-time market data services.""\n\nFor more details: https://www.lseg.com/resources/media-centre/press-releases/lseg-launches-fpga-powered-market-data-dissemination-platform', 'issuer': ' honor issuerIRD/IMD Awards 2017 (Waterstechnology - Inside Market Data)', 'date': {'month': 6, 'day': None, 'year': 2017}}, {'title': 'Australian chemistry quiz', 'description': '•\tHigh distinction – junior division -2007.  \n•\tHigh distinction – senior division -2009\n', 'issuer': None, 'date': {'month': None, 'day': None, 'year': None}}, {'title': 'Sri Lankan Olympiad Math Test- Distinction pass', 'description': None, 'issuer': None, 'date': {'month': None, 'day': None, 'year': None}}, {'title': 'Sri Lankan Physics Olympiad Compitition-2010.- Silver Medal', 'description': None, 'issuer': None, 'date': {'month': None, 'day': None, 'year': None}}]","[{'name': 'Cisco Certified Network Associate (CCNA)', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'authority': 'Cisco', 'url': None, 'license_number': None, 'display_source': None, 'company': None}, {'name': 'Designing FPGA using Vivado Design Suite 1', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'authority': 'Xilinx', 'url': None, 'license_number': None, 'display_source': None, 'company': {'id': None, 'name': 'Xilinx', 'logo': 'https://media.licdn.com/dms/image/D4D0BAQEp7a81-46oSA/company-logo_400_400/0/1664988885778?e=1700697600&v=beta&t=e791Op5GLM7TgdKUenf5pUYtssC21Bc4FhbWCtpaDfg', 'url': None}}, {'name': 'Introduction to Aviation and Aeronautical Technology', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'authority': 'Academy of Aeronautical Engineering', 'url': None, 'license_number': None, 'display_source': None, 'company': None}, {'name': 'Machine Learning - MOOC', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'authority': 'Stanford University', 'url': None, 'license_number': None, 'display_source': None, 'company': {'id': None, 'name': 'Stanford University', 'logo': 'https://media.licdn.com/dms/image/C560BAQHr9suxyJBXMw/company-logo_400_400/0/1635534378574?e=1700697600&v=beta&t=Aen2tmXbMRQcTWuQtwaVuuaqvAEww_FHp2PwOLLBiDY', 'url': None}}, {'name': 'Partial Reconfiguration ', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'authority': 'Xilinx', 'url': None, 'license_number': None, 'display_source': None, 'company': {'id': None, 'name': 'Xilinx', 'logo': 'https://media.licdn.com/dms/image/D4D0BAQEp7a81-46oSA/company-logo_400_400/0/1664988885778?e=1700697600&v=beta&t=e791Op5GLM7TgdKUenf5pUYtssC21Bc4FhbWCtpaDfg', 'url': None}}]",[],"[{'title': 'FPGA-SOC Based High Precision Industrial Servo Controller', 'date': {'start': {'month': 11, 'day': None, 'year': 2018}, 'end': {'month': None, 'day': None, 'year': None}}, 'description': ""The project involves research to design a 3-phase industrial servo motor controller and motion controller on FPGAs.Then it is been developed to a production level within a given period of time. Tool chain for FPGAs by Intel is been used for the development. Responsibilities are as follows\n• In-depth research on 3 phase industrial servo motor controlling\n• Suitable device selection for the product\n• Designing the architecture and implementing the RTL design\n• Motion controlling algorithms modeling and simulation with Matlab\n• Implementation using Intel's toolchain for FPGA-SOC\n• Ethercat implementation on FPGAs\n• Software development on the on-chip dual-core Arm Cortex-A9 in SOC\n• GUI implementation with TCL scripts\n• Using Nios II soft processor on the FPGA to improve the efficiency of the design\n\nTechnologies\n* Languages: Verilog, C\n* Technologies: Intel Cyclone v, Nios ii, ARM Cortex A9\n* Protocol: Endat 2.0, BISS, QEP, EtherCAT \n* Tools: GIT, NIOS ii Software build tools for Eclipse, DSP Builder, ARM DS-5\n* OS: Windows, Micrium OS ii"", 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'Linux Driver Development for London Stock Exchange Group Ticker Plant', 'date': {'start': {'month': 10, 'day': None, 'year': 2017}, 'end': {'month': None, 'day': None, 'year': None}}, 'description': ""As a part of NextGen migration of the London Stock Exchange's Group Ticker Plant project existing hardware accelerator platform is been upgraded from Xilinx Virtex 6 to Kintex Ultrascale Platform.\nAlong with the hardware platform migration, existing device driver had to be rewritten with a whole new architecture with new features including modularization and multi FPGA device supporting ability. Group Ticker Plant System now optimized to run on a distributed system with minimum latency while not reducing the throughput and jitter. Apart from that ,the existing complex unstructured device driver design was restructured to a modularized and extendible architecture to achieve the intended design targets ,specifications and code maintainability.\n\nAreas of involvement in the driver development are as follows\n* Direct Memory Accessing (DMA)\n* Interrupts and Exception handling procedures\n* Application to driver interface (IOCTL)\n* Interfacing hardware with linux network stack through the driver\n* Memory (QDR/DDR)\n\nTechnologies:\n* Languages: C\n* Tech: Linux Device Drivers, PCIe, \n* Tools: GIT, Netbeans, IntelliJ IDEA, Stash, Confluence\n* OS: SUSE Linux (3.0.74-0.6.10)"", 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Darshana', 'last_name': 'Amarasingha', 'name': None, 'headline': 'FPGA Engineer at 360T'}]}, {'title': ""London Stock Exchange's Group Ticker Plant - Phase 3"", 'date': {'start': {'month': 10, 'day': None, 'year': 2017}, 'end': {'month': None, 'day': None, 'year': None}}, 'description': ""UlrtaScale FPGA based platform is developed to handle high throughput Market Data (ITCH) Feeds at ultra-low latencies. The project is an advanced version of existing system live in production on London Stock Exchange, and Turquoise Equity market enabling High Frequency Trading. Market Data Feeds are expected to have lower latency and jitter with enough logic capacity to accommodate future business requirements. \n\nI'm mainly responsible for;\nImprovements and modification in RTL sub components\nMigrating other related hardware in phase 2 of the project from Vertex 6 FPGA to Kintex UltraScale FPGA\n\nTechnologies:\n* Languages: Verilog, System Verilog\n* Tech: Kintex UltraScale FPGA, UVM\n* Tools: Vivado, Xilinx ISE, Mentor Graphics Questa sim, GIT, Confluence, eclipse\n* OS: Windows, SUSE Linux"", 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Darshana', 'last_name': 'Amarasingha', 'name': None, 'headline': 'FPGA Engineer at 360T'}, {'type': 'standardizedContributor', 'first_name': 'Chanaka', 'last_name': 'Ranathunga', 'name': None, 'headline': 'FPGA Design Enginner | R&D Engineer Sr II, at Synopsys Inc'}, {'type': 'standardizedContributor', 'first_name': 'Randika', 'last_name': 'Prabudda', 'name': None, 'headline': 'FPGA Engineer at LSEG | BSc(hons) at Department of Electronics at Univerisity of Moratuwa | AMIE (SL)'}, {'type': 'standardizedContributor', 'first_name': 'Nisal', 'last_name': 'Panagoda', 'name': None, 'headline': 'Senior Tech Lead - Hardware Accelerated Systems (FPGA) at LSEG (London Stock Exchange Group)'}, {'type': 'standardizedContributor', 'first_name': 'Duvindu', 'last_name': 'Piyasena', 'name': None, 'headline': 'Senior ASIC Design Engineer at OMNIVISION'}]}, {'title': 'Enumero 2014', 'date': {'start': {'month': 4, 'day': None, 'year': 2014}, 'end': {'month': 4, 'day': None, 'year': 2014}}, 'description': 'Enumero is a technical workshop, a novel project to the IEEE University of Moratuwa Student Branch calendar. It was organized with the utmost intention of accreting the technological knowledge of the undergraduates, especially, updating with current technical advances. The core target group of this workshop was basically the Engineering and IT undergraduates in Sri Lanka, who are with the thirst of hunting modern technical advances.', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Kasun Eranda', 'last_name': 'Gunathilaka', 'name': None, 'headline': 'Chief Technology Officer at ABCis'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Himantha Alahakoon', 'headline': None}, {'type': 'standardizedContributor', 'first_name': 'Akila', 'last_name': 'Udage, Ph.D.', 'name': None, 'headline': 'Additive Manufacturing | Electo-Mechanical Engineering | Optics |'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Ishara Paranawithana', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Malintha Fernando', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'A.H.T.Eranga de silva', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Nadee Seneviratne', 'headline': None}, {'type': 'standardizedContributor', 'first_name': 'Sanduni Ushara', 'last_name': 'Premaratne', 'name': None, 'headline': 'SDE Intern at Amazon'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Sachinthana Pathirana', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Dhanushka Dissanayake', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Dimuthu Punsara Colambage', 'headline': None}]}, {'title': 'Yathra', 'date': {'start': {'month': 1, 'day': None, 'year': 2014}, 'end': {'month': 1, 'day': None, 'year': 2014}}, 'description': 'Yathra, is the annual musical extravaganza organized by the Classical Music Society of University of Moratuwa. In January 2014, it was held at Maharagama Youth Centre with an audience of 1500. The event was graced by Maestro Rohana Weerasinghe and Ruwan Weerasekara. Being the flagship event of the Classical Music Society, it has been commended by eminent musicians like Victor Rathnayake, Sunil Edirisinghe, Deepika Priyadarshani and Nadeeka Guruge.', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Navoda', 'last_name': 'Perera', 'name': None, 'headline': 'Device Engineer at Alarm.com'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Charith Arumapperuma', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Sachintha Gamlath', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Nirmala Liyanaarachchi', 'headline': None}]}, {'title': 'Digital Speedo Meter using FPGA', 'date': {'start': {'month': None, 'day': None, 'year': 2014}, 'end': {'month': None, 'day': None, 'year': 2014}}, 'description': 'This implementation was conducted as a replacement over the existing  speedo meters. It provides more accuracy and instantaneous feedback for effective speed controlling. The whole design was done using verilog and implemented in a fpga board (basys 2)', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'MP3 encoder using FPGA', 'date': {'start': {'month': None, 'day': None, 'year': 2014}, 'end': {'month': None, 'day': None, 'year': 2014}}, 'description': 'This is an ongoing project . When a sound (wave) file is given to the designed system , it will output a mp3 encoded bit stream and then it is saved to generate the mp3 file . This is also designed with verilog and will be implemented in a fpga board upon completion .\n', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'Modular Software development project for taxi dispatching system', 'date': {'start': {'month': None, 'day': None, 'year': 2014}, 'end': {'month': None, 'day': None, 'year': 2014}}, 'description': ' This project was mainly done using java programming. Dispatching system is a group of functions supporting manual & automatic dispatching options according to the requirement of dispatching agent, Admin and taxi drivers depending on the requests from the customers.', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'YEP 2.0', 'date': {'start': {'month': None, 'day': None, 'year': 2012}, 'end': {'month': None, 'day': None, 'year': 2012}}, 'description': 'YEP 2.0 was a Global Community Development project which was initiated by AIESEC Sri Lanka in collaboration with ""Sri Lanka Youth"" to empower the youth in government and private higher educational institutes in Sri Lanka. Acted the the organizing committee vice president of communication for the project.', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Thishantha', 'last_name': 'Hetti Hewage', 'name': None, 'headline': 'Lead Consultant - Technology at Virtusa'}, {'type': 'standardizedContributor', 'first_name': 'Lasith', 'last_name': 'Fernando', 'name': None, 'headline': 'Asistant manager production   at Midas Safety'}, {'type': 'standardizedContributor', 'first_name': 'Thilina', 'last_name': 'Fonseka', 'name': None, 'headline': 'Be inspired, Do inspire…'}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Mario Perera', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Janith Bogahawatte', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Nuwangi Pramuditha Cooray', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Kalhara Perera', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Isuru Rangana', 'headline': None}, {'type': 'nonStandardizedContributor', 'first_name': None, 'last_name': None, 'name': 'Prasan Suranga', 'headline': None}]}, {'title': 'Neural Network based Object detector on FPGA ', 'date': {'start': {'month': 3, 'day': None, 'year': 2018}, 'end': {'month': 8, 'day': None, 'year': 2018}}, 'description': 'It is an entry to the FPGA category of the System Design Contest in Design Automation Conference 2018, San Francisco. The project involves developing a neural network based single object detector on Xilinx-Pynq-Z1. The convolutional neural network, YOLO was redesigned to be implemented on the FPGA while keeping the right balance between resource utilization, accuracy, latency and power. Out of 60 international teams, we could secure the 5th place.  (results https://arxiv.org/pdf/1809.00110.pdf)', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'London Stock Exchange Group Ticker Plant - Phase 2', 'date': {'start': {'month': 4, 'day': None, 'year': 2016}, 'end': {'month': 3, 'day': None, 'year': 2018}}, 'description': 'FPGA based platform developed to handle high throughput Market Data (ITCH) Feeds at ultra-low latencies, enabling High Frequency Trading. Market Data Feeds are having less than five microseconds latency with nanoseconds range jitter. The system is live in production on London Stock Exchange, and Turquoise Equity markets from February 2016.\n\nContributed to the FPGA based hardware design by way of;\n* Architectural design of FPGA hardware\n* RTL design of sub components\n* Test plan development for the RTL design\n* UVM test bench development\n* test bench automation \n* research on new features to be implemented (PTP Timestamp synchornization)\n\nTechnologies:\n* Languages: Verilog, C, C++, System Verilog\n* Tech: FPGA, UVM, TestNG\n* Tools: Vivado, Xilinx ISE, Mentor Graphics Questa sim, GIT, IntelliJ IDEA, Stash, Confluence, jenkins, eclipse\n* OS: Windows, SUSE Linux', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Darshana', 'last_name': 'Amarasingha', 'name': None, 'headline': 'FPGA Engineer at 360T'}, {'type': 'standardizedContributor', 'first_name': 'Nisal', 'last_name': 'Panagoda', 'name': None, 'headline': 'Senior Tech Lead - Hardware Accelerated Systems (FPGA) at LSEG (London Stock Exchange Group)'}, {'type': 'standardizedContributor', 'first_name': 'Chanaka', 'last_name': 'Ranathunga', 'name': None, 'headline': 'FPGA Design Enginner | R&D Engineer Sr II, at Synopsys Inc'}]}, {'title': 'Self Checking UVM test bench for London Stock Exchange Group Ticker Plant ', 'date': {'start': {'month': 8, 'day': None, 'year': 2016}, 'end': {'month': 4, 'day': None, 'year': 2017}}, 'description': 'This is also a major part of my other project, London Stock Exchange Group Ticker Plant - Phase 2 which is a FPGA based platform developed to handle high throughput Market Data (ITCH) Feeds at ultra-low latencies, enabling High Frequency Trading. Since it is a product that is live in production on London Stock Exchange, and Turquoise Equity markets , RTL verification plays a critical role in guaranteeing the accuracy of functionality. So the UVM test bench was implemented with the intention of accomplishing the required level of functional coverage and verification. The completed test bench contributed significantly in maintaining the bug free smooth flow in deliverying project releases and change requests from the client. \n\nContributions \nImplement the framework and the components of the UVM test bench \nDesign a test plan to obtain the maximum functionality coverage\nImplement all required test scenarios\nImplement a structured methodology to maintain the test cases\nIncrease the flexibility of the test bench\nImplement a test case pool for test case reusage\nAutomating the functionalities of the test bench \nStructured test output logging\nConstraint Randomizing the test sequences\nConfigure jenkins to run the testbench\n\nTechnologies\n* Languages: Verilog, System Verilog\n* Tech: FPGA, UVM\n* Tools: Xilinx ISE, Mentor Graphics Questa sim, GIT, IntelliJ IDEA, Stash, Confluence, jenkins, eclipse\n* OS: Windows', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Darshana', 'last_name': 'Amarasingha', 'name': None, 'headline': 'FPGA Engineer at 360T'}, {'type': 'standardizedContributor', 'first_name': 'Randika', 'last_name': 'Prabudda', 'name': None, 'headline': 'FPGA Engineer at LSEG | BSc(hons) at Department of Electronics at Univerisity of Moratuwa | AMIE (SL)'}, {'type': 'standardizedContributor', 'first_name': 'Chanaka', 'last_name': 'Ranathunga', 'name': None, 'headline': 'FPGA Design Enginner | R&D Engineer Sr II, at Synopsys Inc'}]}, {'title': 'Miniature Version of a Stock Exchange in C++', 'date': {'start': {'month': 4, 'day': None, 'year': 2016}, 'end': {'month': 5, 'day': None, 'year': 2016}}, 'description': 'The project was done to learn about the fundamental and essential functionalities of a stock exchange. The platform included a front end, a Trader Gateway, a Machine Engine, an Order Cache and a Market Data Server. The design was implemented as a multithreaded architecture, heavily using data structures for its operations. Could gain profound hands-on experience in C++ implementations and functionalities of a stock exchange.', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Duvindu', 'last_name': 'Piyasena', 'name': None, 'headline': 'Senior ASIC Design Engineer at OMNIVISION'}, {'type': 'standardizedContributor', 'first_name': 'Chinthaka', 'last_name': 'Gamanayake', 'name': None, 'headline': 'Software Engineer, Artificial Intelligence and High-Performance Computing'}, {'type': 'standardizedContributor', 'first_name': 'Lolitha', 'last_name': 'Ratnayake', 'name': None, 'headline': 'Senior software engineer'}]}, {'title': 'Heterogenous Computing Platform ', 'date': {'start': {'month': 4, 'day': None, 'year': 2015}, 'end': {'month': 4, 'day': None, 'year': 2016}}, 'description': 'The platform consists of FPGAs, GPUs and CPU (host) with peer to peer communication allowing low latency, high bandwidth communication between devices. The project was done in collaboration with LSEG technology group. A design can be partitioned among these devices to exploit the inherent capabilities of these devices achieving high flexibility. The peer to peer communication between the devices is facilitated using PCIe gen 2. The platform solution includes Linux drivers, IP core for the FPGAs and software APIs. Demonstration was done using 2 Xilinx ZC706 kits, Nvidia Tesla K40 GPU residing on an Intel x86 processor system. Responsibilities were\n•\tDeveloping the PCIe-gen2 core to support peer to peer DMA facility \n•\tUVM test bench for the PCIe core and verify the functionality\n•\tLinux device development with regard to PCIe functionality \n\n\nTechnologies:\n* Languages: Verilog, C, C++, System Verilog\n* Tech: FPGA, UVM, PCIe, GPU, Computer Architecture, DMA\n* Tools: Vivado, Mentor Graphics Questa sim, GIT, eclipse\n* OS: Windows, SUSE Linux', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'JPEG Encoder on FPGA ', 'date': {'start': {'month': 4, 'day': None, 'year': 2015}, 'end': {'month': 1, 'day': None, 'year': 2016}}, 'description': 'This could convert raw images into compressed JPEG format. The design was developed in Verilog and implemented on Xilinx Zynq-SoC chip in ZC706 evaluation kit. This project was conducted with the aim of publishing it as a verified IP core to the market. Contributed by\n•\tDeveloping the RGB to YIQ space converter\n•\tDesigning and Implementing sub-block discrete cosine transform (DCT)\n•\tDesigning and Implementing the quantizer module\n•\tRTL verification of above-mentioned modules\n', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'UVM Based Test Bench for a DMA Engine on FPGA', 'date': {'start': {'month': 10, 'day': None, 'year': 2014}, 'end': {'month': 2, 'day': None, 'year': 2015}}, 'description': 'This DMA engine was a part of London Stock Exchange Group Ticker Plant - Phase 2 which is a FPGA based platform developed to handle high throughput Market Data (ITCH) Feeds at ultra-low latencies, enabling High Frequency Trading. I was resposible for developing and adding features to the UVM based test bench for the DMA engine to accomplish the expected level of functional coverage. With this exposure I was able to study the basics of PCIe protocol and DMA in depth and gain valuable experience and expertise in UVM technology.\n\nContribution \nI was solely responsible for the test bench development \n\nTechnologies:\n* Languages: Verilog, C, System Verilog\n* Tech: FPGA, UVM, PCIe, DMA\n* Tools: Xilinx ISE, Mentor Graphics Questa sim, GIT, eclipse\n* OS: Windows, SUSE Linux', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}]}, {'title': 'A tracking system for RFID tags', 'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'description': ' This system consisted of two rfid trackers and a central control device which could be directly connected to a laptop. Data from the tracking devices are loaded directly in to the central device and those data could be monitored from that device. From the central device the data could be uploaded to a database in the laptop.\n', 'contributors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Onila', 'last_name': 'Fonseka', 'name': None, 'headline': 'Senior Electronic Engineer at Paraqum Technologies'}]}]","[{'name': 'Heterogeneous Computing Platform with Peer-to-Peer Communication via PCIe', 'publisher': 'International Conference on High Performance Computing & Simulation', 'url': None, 'date': {'month': None, 'day': None, 'year': 2018}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Malith', 'last_name': 'Weerarathne', 'name': None, 'headline': 'FPGA Engineer at IMC Trading'}, {'type': 'standardizedContributor', 'first_name': 'Duvindu', 'last_name': 'Piyasena', 'name': None, 'headline': 'Senior ASIC Design Engineer at OMNIVISION'}, {'type': 'standardizedContributor', 'first_name': 'Chinthaka', 'last_name': 'Gamanayake', 'name': None, 'headline': 'Software Engineer, Artificial Intelligence and High-Performance Computing'}]}]",[],[],"[{'company': {'id': 200030, 'name': 'IMC Trading', 'logo': 'https://media.licdn.com/dms/image/C4E0BAQEgqgrXGUZWnA/company-logo_400_400/0/1656701824291?e=1700697600&v=beta&t=ziuVxWvbIok2wHOptzhpTA2x1gt_sOfD9f3k44BjNJg', 'url': 'https://www.linkedin.com/company/imc-financial-markets/', 'employees': {'start': 1001, 'end': 5000}}, 'date': {'start': {'month': 11, 'day': None, 'year': 2019}, 'end': {'month': None, 'day': None, 'year': None}}, 'profile_positions': [{'location': 'Amsterdam-Zuid, North Holland, Netherlands', 'date': {'start': {'month': 11, 'day': None, 'year': 2019}, 'end': {'month': None, 'day': None, 'year': None}}, 'company': 'IMC Trading', 'description': None, 'title': 'FPGA Engineer', 'employment_type': 'Full-time'}]}, {'company': {'id': None, 'name': 'PBA Systems', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': 11, 'day': None, 'year': 2018}, 'end': {'month': 10, 'day': None, 'year': 2019}}, 'profile_positions': [{'location': 'Singapore', 'date': {'start': {'month': 11, 'day': None, 'year': 2018}, 'end': {'month': 10, 'day': None, 'year': 2019}}, 'company': 'PBA Systems', 'description': 'Leading a small team to develop a FPGA based industrial high precision servo controller. Responsibilities occupy the full scope of project planning, architecting, developing and product delivery.', 'title': 'Senior RnD Engineer', 'employment_type': None}]}, {'company': {'id': 30209, 'name': 'MillenniumIT', 'logo': 'https://media.licdn.com/dms/image/C4D0BAQGDB3c6n7lfHA/company-logo_400_400/0/1612109898329?e=1700697600&v=beta&t=qhF57lHQGIYVe99GtvAeFKU12fr_PRiHhkYgLuUkOog', 'url': 'https://www.linkedin.com/company/millenniumit/', 'employees': {'start': 501, 'end': 1000}}, 'date': {'start': {'month': 4, 'day': None, 'year': 2016}, 'end': {'month': 11, 'day': None, 'year': 2018}}, 'profile_positions': [{'location': 'Sri Lanka', 'date': {'start': {'month': 3, 'day': None, 'year': 2018}, 'end': {'month': 11, 'day': None, 'year': 2018}}, 'company': 'MillenniumIT', 'description': 'Involved in full stack of the FPGA application development for high-frequency trading in financial markets\nas in RTL designing and implementation, RTL design verification (UVM), Linux device driver development\nand Software (C++) API development.', 'title': 'Senior Engineer - Hardware Accelerated Systems', 'employment_type': None}, {'location': 'Sri Lanka', 'date': {'start': {'month': 4, 'day': None, 'year': 2016}, 'end': {'month': 4, 'day': None, 'year': 2018}}, 'company': 'MillenniumIT', 'description': None, 'title': 'Engineer - Hardware Accelerated Systems', 'employment_type': None}]}, {'company': {'id': 30209, 'name': 'MillenniumIT', 'logo': 'https://media.licdn.com/dms/image/C4D0BAQGDB3c6n7lfHA/company-logo_400_400/0/1612109898329?e=1700697600&v=beta&t=qhF57lHQGIYVe99GtvAeFKU12fr_PRiHhkYgLuUkOog', 'url': 'https://www.linkedin.com/company/millenniumit/', 'employees': {'start': 501, 'end': 1000}}, 'date': {'start': {'month': 9, 'day': None, 'year': 2014}, 'end': {'month': 4, 'day': None, 'year': 2015}}, 'profile_positions': [{'location': 'Sri Lanka', 'date': {'start': {'month': 9, 'day': None, 'year': 2014}, 'end': {'month': 4, 'day': None, 'year': 2015}}, 'company': 'MillenniumIT', 'description': None, 'title': 'Engineering Intern - Hardware Accelerated Systems', 'employment_type': None}]}, {'company': {'id': 303447, 'name': 'AIESEC in Sri Lanka', 'logo': 'https://media.licdn.com/dms/image/C510BAQFxY2e1QOBN6A/company-logo_400_400/0/1564734088181?e=1700697600&v=beta&t=EDjt02tPiKTV1XXqv-QUgmOXj_tXdcR4pdihtw3BcTg', 'url': 'https://www.linkedin.com/company/aieseclk/', 'employees': {'start': 501, 'end': 1000}}, 'date': {'start': {'month': None, 'day': None, 'year': 2012}, 'end': {'month': None, 'day': None, 'year': 2014}}, 'profile_positions': [{'location': 'Colombo South', 'date': {'start': {'month': None, 'day': None, 'year': 2012}, 'end': {'month': None, 'day': None, 'year': 2014}}, 'company': 'AIESEC in Sri Lanka', 'description': None, 'title': 'Panelist member', 'employment_type': None}]}]","[{'date': {'start': {'month': None, 'day': None, 'year': 2013}, 'end': {'month': None, 'day': None, 'year': None}}, 'role': 'Technical Assistant', 'company': {'id': None, 'name': 'Sri Lanka University Games', 'logo': None, 'url': None}, 'cause': None, 'description': None}, {'date': {'start': {'month': 4, 'day': None, 'year': 2010}, 'end': {'month': 12, 'day': None, 'year': 2010}}, 'role': 'Voluntary Teaching', 'company': {'id': None, 'name': 'Ananda College', 'logo': 'https://media.licdn.com/dms/image/C4E0BAQGABI-Xr_nXFQ/company-logo_400_400/0/1519882497387?e=1700697600&v=beta&t=KBiGKbWeR4B7VARqagPWNXBNy4Hktw3R1S3vddYFaqc', 'url': 'https://www.linkedin.com/company/ananda-college/'}, 'cause': 'EDUCATION', 'description': None}]","['digital systems', 'Verilog', 'Matlab', 'HDL', 'C programming', 'robotics', 'Image Processing', 'Arduino', 'Solidworks', 'C', 'Java', 'xilinx', 'Universal Verification Methodology (UVM)', 'Linux', 'Simulations', 'C++', 'linux device drivers', 'Eclipse', 'Mentor Graphics', 'Jenkins']",,,
