{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@100:110@HdlIdDef", "  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n\n  // write interface\n\n  always @(posedge dma_clk) begin\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@101:111", "  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n\n  // write interface\n\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[105, "  wire                                dma_wren;\n"]], "Add": [[105, "  wire                                dma_wren_s;\n"]]}}