Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 15 16:14:48 2023
| Host         : DESKTOP-BRUHM76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           27          
HPDR-1     Warning           Port pin direction inconsistency                    16          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               88          
TIMING-18  Warning           Missing input or output delay                       16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.266     -592.151                    313                10885        0.014        0.000                      0                10885        1.845        0.000                       0                  5238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/DAC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                    1.941        0.000                      0                   29        0.383        0.000                      0                   29        3.500        0.000                       0                    45  
clk_fpga_0                               -26.266     -551.148                    240                10563        0.014        0.000                      0                10563        3.020        0.000                       0                  5185  
system_i/DAC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.758      -41.003                     73                  293        1.431        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.126%)  route 0.653ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.739     4.900    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456     5.356 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           0.653     6.009    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.419ns (45.268%)  route 0.507ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.318 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/Q
                         net (fo=1, routed)           0.507     5.825    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_D2)      -1.009     7.771    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.456ns (54.390%)  route 0.382ns (45.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.742     4.903    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.382     5.742    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y58         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.736     4.897    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.353 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.369     5.722    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_D2)      -0.834     7.945    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.735     4.896    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/Q
                         net (fo=1, routed)           0.369     5.721    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_D2)      -0.834     7.945    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.731     4.892    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     5.348 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/Q
                         net (fo=1, routed)           0.369     5.717    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.535     8.447    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.731     4.892    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y80         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.348 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           0.369     5.717    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.535     8.447    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.180     1.962    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.227     2.009    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.589     1.644    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.244     2.029    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.853     1.999    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.593%)  route 0.230ns (58.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.582     1.637    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.230     2.032    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.025%)  route 0.236ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/Q
                         net (fo=1, routed)           0.236     2.041    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.031%)  route 0.279ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.581     1.636    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.279     2.079    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.031%)  route 0.279ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.585     1.640    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.279     2.083    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.031%)  route 0.279ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.582     1.637    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y80         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/Q
                         net (fo=1, routed)           0.279     2.080    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.031%)  route 0.279ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.584     1.639    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/Q
                         net (fo=1, routed)           0.279     2.082    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.920%)  route 0.280ns (63.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.583     1.638    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y81         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/Q
                         net (fo=1, routed)           0.280     2.082    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y80   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y88   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          240  Failing Endpoints,  Worst Slack      -26.266ns,  Total Violation     -551.148ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.266ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.000ns  (logic 22.229ns (65.379%)  route 11.771ns (34.621%))
  Logic Levels:           116  (CARRY4=105 LUT2=8 LUT3=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.786    23.596    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.329    23.925 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91/O
                         net (fo=1, routed)           0.000    23.925    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.589    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    25.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          1.110    26.560    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92/O
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.422 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    27.422    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    27.539    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.001    27.657    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.774 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.774    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.891 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.891    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.008 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    28.008    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    28.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.242 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    28.242    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.421 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.874    29.295    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332    29.627 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55/O
                         net (fo=1, routed)           0.000    29.627    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.140 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    30.140    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.257 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    30.257    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.374    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.491    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.842 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.842    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.999 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          1.151    32.151    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X32Y53         LUT2 (Prop_lut2_I1_O)        0.332    32.483 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__94/O
                         net (fo=1, routed)           0.000    32.483    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__94_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.016 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    33.016    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    33.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    33.250    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.367 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    33.367    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.484 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    33.484    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.601 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    33.601    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.718 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    33.718    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.835 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.835    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.992 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          1.152    35.143    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.332    35.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_3__80/O
                         net (fo=1, routed)           0.000    35.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_3__80_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.025 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99/CO[3]
                         net (fo=1, routed)           0.000    36.025    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.139 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100/CO[3]
                         net (fo=1, routed)           0.000    36.139    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101/CO[3]
                         net (fo=1, routed)           0.000    36.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.367 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102/CO[3]
                         net (fo=1, routed)           0.000    36.367    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.481 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103/CO[3]
                         net (fo=1, routed)           0.000    36.481    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.595 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104/CO[3]
                         net (fo=1, routed)           0.000    36.595    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.709 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105/CO[3]
                         net (fo=1, routed)           0.000    36.709    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.980 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__106/CO[0]
                         net (fo=1, routed)           0.000    36.980    system_i/lock_in/inst/lock_in/multiplicador/ref/B[0]
    SLICE_X31Y61         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.486    10.678    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X31Y61         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.046    10.715    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                -26.266    

Slack (VIOLATED) :        -23.850ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.292ns  (logic 20.392ns (65.167%)  route 10.900ns (34.833%))
  Logic Levels:           107  (CARRY4=97 LUT2=8 LUT3=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.786    23.596    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.329    23.925 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91/O
                         net (fo=1, routed)           0.000    23.925    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.589    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    25.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          1.110    26.560    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92/O
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.422 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    27.422    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    27.539    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.001    27.657    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.774 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.774    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.891 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.891    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.008 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    28.008    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    28.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.242 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    28.242    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.421 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.874    29.295    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332    29.627 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55/O
                         net (fo=1, routed)           0.000    29.627    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.140 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    30.140    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.257 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    30.257    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.374    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.491    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.842 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.842    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.999 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          1.151    32.151    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X32Y53         LUT2 (Prop_lut2_I1_O)        0.332    32.483 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__94/O
                         net (fo=1, routed)           0.000    32.483    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__94_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.016 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    33.016    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    33.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    33.250    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.367 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    33.367    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.484 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    33.484    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.601 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    33.601    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.718 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    33.718    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.835 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.835    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.992 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          0.280    34.272    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X33Y61         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.487    10.679    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X33Y61         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)       -0.248    10.422    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                         -34.272    
  -------------------------------------------------------------------
                         slack                                -23.850    

Slack (VIOLATED) :        -20.957ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.392ns  (logic 18.551ns (65.338%)  route 9.841ns (34.662%))
  Logic Levels:           97  (CARRY4=88 LUT2=7 LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.673 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.786    23.596    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.329    23.925 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91/O
                         net (fo=1, routed)           0.000    23.925    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.589    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    25.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          1.110    26.560    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92/O
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.422 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    27.422    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    27.539    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.001    27.657    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.774 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.774    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.891 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.891    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.008 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    28.008    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    28.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.242 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    28.242    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.421 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.874    29.295    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.332    29.627 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55/O
                         net (fo=1, routed)           0.000    29.627    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__55_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.140 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    30.140    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.257 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    30.257    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.374    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.491    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.842 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.842    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.999 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          0.373    31.372    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X31Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.481    10.673    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X31Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/C
                         clock pessimism              0.116    10.789    
                         clock uncertainty           -0.125    10.664    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)       -0.248    10.416    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.416    
                         arrival time                         -31.372    
  -------------------------------------------------------------------
                         slack                                -20.957    

Slack (VIOLATED) :        -19.285ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.096ns  (logic 17.111ns (63.150%)  route 9.985ns (36.850%))
  Logic Levels:           71  (CARRY4=60 LUT2=10 LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=16, routed)          0.591     4.021    system_i/data_source_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.677 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.791    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.905    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.290 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.881     6.172    system_i/data_source_0/inst/B[11]
    SLICE_X18Y33         LUT2 (Prop_lut2_I1_O)        0.373     6.545 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.545    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.095    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.209    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.594 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.802     8.396    system_i/data_source_0/inst/B[10]
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.329     8.725 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.725    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.389    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.503    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.617    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.774 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.863    10.637    system_i/data_source_0/inst/B[9]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.329    10.966 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.966    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.499 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.499    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.616    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.733    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.850    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.007 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.681    12.688    system_i/data_source_0/inst/B[8]
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.332    13.020 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.020    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.570 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.570    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.684    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.798    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.912 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.912    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.090 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.874    14.965    system_i/data_source_0/inst/B[7]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.329    15.294 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.294    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.844 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.844    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.958    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.072    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.186    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.343 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          1.011    17.353    system_i/data_source_0/inst/B[6]
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.329    17.682 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.682    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.232 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.232    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.346 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.460 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.460    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.574 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.574    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.752 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.870    19.622    system_i/data_source_0/inst/B[5]
    SLICE_X23Y30         LUT2 (Prop_lut2_I1_O)        0.329    19.951 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.951    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.501 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.501    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.615    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.729 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.729    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.843 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.843    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.021 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.808    21.829    system_i/data_source_0/inst/B[4]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.158 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.158    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.691 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.691    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.808    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.925 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    22.925    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.042 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.042    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.199 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.846    24.045    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.332    24.377 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.377    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.927 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.927    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.041 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.041    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.155 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.155    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.269    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.447 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          1.058    26.505    system_i/data_source_0/inst/B[2]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.329    26.834 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.834    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.384 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.384    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.498    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.612 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.612    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.726 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.726    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.904 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.699    28.603    system_i/data_source_0/inst/B[1]
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.329    28.932 r  system_i/data_source_0/inst/index_20_i_289/O
                         net (fo=1, routed)           0.000    28.932    system_i/data_source_0/inst/index_20_i_289_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.465 r  system_i/data_source_0/inst/index_20_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.465    system_i/data_source_0/inst/index_20_i_234_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.582 r  system_i/data_source_0/inst/index_20_i_170/CO[3]
                         net (fo=1, routed)           0.000    29.582    system_i/data_source_0/inst/index_20_i_170_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.699 r  system_i/data_source_0/inst/index_20_i_106/CO[3]
                         net (fo=1, routed)           0.000    29.699    system_i/data_source_0/inst/index_20_i_106_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.816 r  system_i/data_source_0/inst/index_20_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.816    system_i/data_source_0/inst/index_20_i_45_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.070 r  system_i/data_source_0/inst/index_20_i_13/CO[0]
                         net (fo=1, routed)           0.000    30.070    system_i/data_source_0/inst/B[0]
    SLICE_X30Y34         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.493    10.685    system_i/data_source_0/inst/clock
    SLICE_X30Y34         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.094    10.784    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                -19.285    

Slack (VIOLATED) :        -17.683ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 16.847ns (66.220%)  route 8.594ns (33.780%))
  Logic Levels:           88  (CARRY4=80 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.786    23.596    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.329    23.925 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91/O
                         net (fo=1, routed)           0.000    23.925    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.589    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    25.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          1.110    26.560    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92/O
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__92_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.422 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    27.422    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.539 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    27.539    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.001    27.657    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.774 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.774    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.891 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.891    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.008 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    28.008    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    28.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.242 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    28.242    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.421 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.000    28.421    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X30Y55         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.489    10.681    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X30Y55         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X30Y55         FDRE (Setup_fdre_C_D)        0.066    10.738    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                         -28.421    
  -------------------------------------------------------------------
                         slack                                -17.683    

Slack (VIOLATED) :        -17.199ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.930ns  (logic 15.644ns (62.751%)  route 9.286ns (37.249%))
  Logic Levels:           65  (CARRY4=55 LUT2=10)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=16, routed)          0.591     4.021    system_i/data_source_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.677 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.791    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.905    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.290 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.881     6.172    system_i/data_source_0/inst/B[11]
    SLICE_X18Y33         LUT2 (Prop_lut2_I1_O)        0.373     6.545 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.545    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.095    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.209    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.594 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.802     8.396    system_i/data_source_0/inst/B[10]
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.329     8.725 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.725    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.389    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.503    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.617    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.774 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.863    10.637    system_i/data_source_0/inst/B[9]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.329    10.966 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.966    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.499 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.499    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.616    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.733    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.850    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.007 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.681    12.688    system_i/data_source_0/inst/B[8]
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.332    13.020 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.020    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.570 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.570    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.684    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.798    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.912 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.912    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.090 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.874    14.965    system_i/data_source_0/inst/B[7]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.329    15.294 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.294    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.844 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.844    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.958    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.072    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.186    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.343 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          1.011    17.353    system_i/data_source_0/inst/B[6]
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.329    17.682 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.682    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.232 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.232    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.346 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.460 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.460    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.574 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.574    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.752 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.870    19.622    system_i/data_source_0/inst/B[5]
    SLICE_X23Y30         LUT2 (Prop_lut2_I1_O)        0.329    19.951 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.951    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.501 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.501    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.615    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.729 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.729    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.843 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.843    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.021 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.808    21.829    system_i/data_source_0/inst/B[4]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.158 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.158    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.691 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.691    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.808    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.925 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    22.925    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.042 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.042    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.199 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.846    24.045    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.332    24.377 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.377    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.927 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.927    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.041 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.041    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.155 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.155    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.269    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.447 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          1.058    26.505    system_i/data_source_0/inst/B[2]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.329    26.834 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.834    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.384 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.384    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.498    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.612 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.612    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.726 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.726    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.904 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.000    27.904    system_i/data_source_0/inst/B[1]
    SLICE_X29Y32         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.491    10.683    system_i/data_source_0/inst/clock
    SLICE_X29Y32         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.017    10.705    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                -17.199    

Slack (VIOLATED) :        -14.764ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.471ns  (logic 14.987ns (66.696%)  route 7.484ns (33.304%))
  Logic Levels:           78  (CARRY4=71 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.786    23.596    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.329    23.925 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91/O
                         net (fo=1, routed)           0.000    23.925    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__91_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.475 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.475    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.589 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.589    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    25.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.000    25.451    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X29Y59         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.487    10.679    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X29Y59         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)        0.017    10.687    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                         -25.451    
  -------------------------------------------------------------------
                         slack                                -14.764    

Slack (VIOLATED) :        -14.743ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.473ns  (logic 14.245ns (63.388%)  route 8.228ns (36.612%))
  Logic Levels:           59  (CARRY4=50 LUT2=9)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=16, routed)          0.591     4.021    system_i/data_source_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.677 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.791    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.905    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.290 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.881     6.172    system_i/data_source_0/inst/B[11]
    SLICE_X18Y33         LUT2 (Prop_lut2_I1_O)        0.373     6.545 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.545    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.095    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.209    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.594 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.802     8.396    system_i/data_source_0/inst/B[10]
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.329     8.725 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.725    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.389    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.503    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.617    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.774 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.863    10.637    system_i/data_source_0/inst/B[9]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.329    10.966 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.966    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.499 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.499    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.616    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.733    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.850    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.007 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.681    12.688    system_i/data_source_0/inst/B[8]
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.332    13.020 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.020    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.570 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.570    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.684    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.798    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.912 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.912    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.090 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.874    14.965    system_i/data_source_0/inst/B[7]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.329    15.294 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.294    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.844 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.844    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.958    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.072    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.186    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.343 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          1.011    17.353    system_i/data_source_0/inst/B[6]
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.329    17.682 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.682    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.232 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.232    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.346 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.460 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.460    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.574 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.574    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.752 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.870    19.622    system_i/data_source_0/inst/B[5]
    SLICE_X23Y30         LUT2 (Prop_lut2_I1_O)        0.329    19.951 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.951    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.501 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.501    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.615    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.729 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.729    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.843 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.843    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.021 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.808    21.829    system_i/data_source_0/inst/B[4]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.158 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.158    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.691 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.691    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.808    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.925 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    22.925    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.042 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.042    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.199 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.846    24.045    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.332    24.377 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.377    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.927 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.927    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.041 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.041    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.155 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.155    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.269    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.447 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.000    25.447    system_i/data_source_0/inst/B[2]
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.017    10.704    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                         -25.447    
  -------------------------------------------------------------------
                         slack                                -14.743    

Slack (VIOLATED) :        -13.035ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 12.843ns (62.648%)  route 7.657ns (37.352%))
  Logic Levels:           53  (CARRY4=45 LUT2=8)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=16, routed)          0.591     4.021    system_i/data_source_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.677 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.791    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.905    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.290 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.881     6.172    system_i/data_source_0/inst/B[11]
    SLICE_X18Y33         LUT2 (Prop_lut2_I1_O)        0.373     6.545 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.545    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.095    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.209    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.594 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.802     8.396    system_i/data_source_0/inst/B[10]
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.329     8.725 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.725    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.389    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.503    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.617    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.774 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.863    10.637    system_i/data_source_0/inst/B[9]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.329    10.966 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.966    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.499 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.499    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.616    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.733    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.850    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.007 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.681    12.688    system_i/data_source_0/inst/B[8]
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.332    13.020 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.020    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.570 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.570    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.684    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.798    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.912 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.912    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.090 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.874    14.965    system_i/data_source_0/inst/B[7]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.329    15.294 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.294    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.844 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    15.844    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.958    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.072    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.186    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.343 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          1.011    17.353    system_i/data_source_0/inst/B[6]
    SLICE_X21Y30         LUT2 (Prop_lut2_I1_O)        0.329    17.682 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.682    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.232 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.232    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.346 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.346    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.460 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.460    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.574 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.574    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.752 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.870    19.622    system_i/data_source_0/inst/B[5]
    SLICE_X23Y30         LUT2 (Prop_lut2_I1_O)        0.329    19.951 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.951    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.501 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.501    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.615    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.729 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.729    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.843 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.843    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.021 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.808    21.829    system_i/data_source_0/inst/B[4]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.158 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.158    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.691 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.691    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.808    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.925 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    22.925    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.042 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.042    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.199 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.276    23.474    system_i/data_source_0/inst/B[3]
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)       -0.248    10.439    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                         -23.474    
  -------------------------------------------------------------------
                         slack                                -13.035    

Slack (VIOLATED) :        -11.995ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.830ns  (logic 13.132ns (66.223%)  route 6.698ns (33.777%))
  Logic Levels:           68  (CARRY4=62 LUT2=5 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.672     2.980    system_i/lock_in/inst/clk
    SLICE_X33Y40         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/lock_in/inst/parameter_0_reg_reg[0]_replica/Q
                         net (fo=2, routed)           0.604     4.040    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[0]_repN_alias
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.794 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.911    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.145    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.262    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.496    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.289     7.039    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.367     7.406 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85/O
                         net (fo=1, routed)           0.000     7.406    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__85_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.939    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.056 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     8.056    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.173 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     8.173    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.407 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.407    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.524    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.641 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.641    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.758 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.915 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.099    10.015    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6/O
                         net (fo=1, routed)           0.000    10.347    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__6_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.993    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    11.107    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    11.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.720 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.676    12.395    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X27Y40         LUT2 (Prop_lut2_I1_O)        0.329    12.724 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87/O
                         net (fo=1, routed)           0.000    12.724    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__87_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.274 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.274    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.250 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          1.029    15.279    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.329    15.608 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88/O
                         net (fo=1, routed)           0.000    15.608    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__88_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.141 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    16.141    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.375    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.492    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.000    16.609    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.726    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.960    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          1.017    18.133    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.332    18.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89/O
                         net (fo=1, routed)           0.000    18.465    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__89_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.015 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    19.015    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    19.129    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.357    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.585    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.699    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.001    19.814    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.971 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.984    20.955    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.329    21.284 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90/O
                         net (fo=1, routed)           0.000    21.284    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_4__90_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.834 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.834    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.948    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    22.062    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    22.176    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    22.290    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.404    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.518    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.810 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.000    22.810    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X31Y49         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.500    10.692    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X31Y49         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.017    10.815    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.815    
                         arrival time                         -22.810    
  -------------------------------------------------------------------
                         slack                                -11.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.554     0.895    system_i/uP_control/result_cuad/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y64         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y64         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/Q
                         net (fo=1, routed)           0.159     1.218    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/data0[13]
    SLICE_X22Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.263 r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.263    system_i/uP_control/result_cuad/U0/GPIO_DBus[18]
    SLICE_X22Y64         FDRE                                         r  system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.822     1.192    system_i/uP_control/result_cuad/U0/s_axi_aclk
    SLICE_X22Y64         FDRE                                         r  system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y64         FDRE (Hold_fdre_C_D)         0.091     1.249    system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.763%)  route 0.197ns (58.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.558     0.899    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X25Y56         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/Q
                         net (fo=1, routed)           0.197     1.236    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X20Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.829     1.199    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.052     1.217    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.964%)  route 0.151ns (40.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.560     0.901    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=1, routed)           0.151     1.179    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg_n_0_[29]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.098     1.277 r  system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.277    system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1[29]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.830     1.200    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.546%)  route 0.196ns (54.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.560     0.901    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X24Y45         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.196     1.261    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1[8]
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.830     1.200    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.072     1.238    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.144%)  route 0.210ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.558     0.899    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y56         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/Q
                         net (fo=1, routed)           0.210     1.250    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X20Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.829     1.199    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.059     1.224    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.287%)  route 0.237ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.559     0.900    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.237     1.278    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1[1]
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.830     1.200    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.075     1.246    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.155%)  route 0.170ns (42.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.584     0.925    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.170     1.223    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.322 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.322    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.854     1.224    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.219%)  route 0.210ns (59.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.558     0.899    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X23Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[15]/Q
                         net (fo=1, routed)           0.210     1.249    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X19Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.830     1.200    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y55         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.046     1.212    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.623%)  route 0.221ns (51.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.567     0.908    system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y48         FDRE                                         r  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][12]/Q
                         net (fo=2, routed)           0.221     1.292    system_i/uP/fifo_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data_reg[12]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  system_i/uP/fifo_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.337    system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/D[9]
    SLICE_X10Y51         FDRE                                         r  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.834     1.204    system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.121     1.296    system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.996%)  route 0.193ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.561     0.902    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X24Y47         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.193     1.258    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1[19]
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.830     1.200    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.046     1.212    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y12   system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y14   system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y12   system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y14   system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y12  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y12  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           73  Failing Endpoints,  Worst Slack       -1.758ns,  Total Violation      -41.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.779ns (8.497%)  route 8.389ns (91.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         7.021    12.146    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X39Y76         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.550    10.742    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X39Y76         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/C
                         clock pessimism              0.130    10.872    
                         clock uncertainty           -0.125    10.747    
    SLICE_X39Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    10.388    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.388    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.779ns (8.617%)  route 8.261ns (91.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 10.666 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.894    12.018    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X22Y80         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.474    10.666    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X22Y80         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[8]/C
                         clock pessimism              0.130    10.796    
                         clock uncertainty           -0.125    10.671    
    SLICE_X22Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    10.312    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 -1.707    

Slack (VIOLATED) :        -1.703ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.779ns (8.621%)  route 8.257ns (91.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 10.666 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.889    12.014    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X23Y80         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.474    10.666    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X23Y80         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[8]/C
                         clock pessimism              0.130    10.796    
                         clock uncertainty           -0.125    10.671    
    SLICE_X23Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    10.312    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -1.703    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.779ns (8.845%)  route 8.029ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.661    11.786    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X28Y79         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.478    10.670    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X28Y79         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/C
                         clock pessimism              0.130    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X28Y79         FDPE (Recov_fdpe_C_PRE)     -0.361    10.314    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.779ns (8.908%)  route 7.966ns (91.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 10.671 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.598    11.723    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X25Y84         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.479    10.671    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X25Y84         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/C
                         clock pessimism              0.130    10.801    
                         clock uncertainty           -0.125    10.676    
    SLICE_X25Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    10.317    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[12]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 0.779ns (8.905%)  route 7.969ns (91.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.601    11.726    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X33Y83         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.483    10.675    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X33Y83         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[12]/C
                         clock pessimism              0.130    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X33Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    10.321    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.779ns (8.908%)  route 7.966ns (91.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 10.671 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.598    11.723    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X24Y84         FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.479    10.671    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X24Y84         FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[15]/C
                         clock pessimism              0.130    10.801    
                         clock uncertainty           -0.125    10.676    
    SLICE_X24Y84         FDCE (Recov_fdce_C_CLR)     -0.319    10.357    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -1.354ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[10]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.779ns (8.888%)  route 7.985ns (91.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.618    11.742    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X36Y77         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.551    10.743    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X36Y77         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[10]/C
                         clock pessimism              0.130    10.873    
                         clock uncertainty           -0.125    10.748    
    SLICE_X36Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    10.389    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                 -1.354    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 0.779ns (9.010%)  route 7.867ns (90.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.673 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.499    11.624    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X31Y82         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.481    10.673    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X31Y82         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/C
                         clock pessimism              0.130    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X31Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    10.319    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.779ns (9.057%)  route 7.822ns (90.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 10.669 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.368     4.824    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.301     5.125 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         6.455    11.579    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]_0
    SLICE_X22Y82         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.477    10.669    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X22Y82         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]/C
                         clock pessimism              0.130    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X22Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    10.315    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.315    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 -1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/data_out_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.247ns (15.156%)  route 1.383ns (84.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           0.560     1.612    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.099     1.711 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         0.823     2.534    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X24Y48         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/data_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.829     1.199    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X24Y48         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/data_out_reg_reg/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.103    system_i/lock_in/inst/lock_in/filtro_fase/data_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.247ns (13.974%)  route 1.521ns (86.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           0.560     1.612    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.099     1.711 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         0.961     2.672    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y29         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.820     1.190    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[21]/C
                         clock pessimism             -0.029     1.161    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.247ns (13.974%)  route 1.521ns (86.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           0.560     1.612    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.099     1.711 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         0.961     2.672    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y29         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.820     1.190    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[22]/C
                         clock pessimism             -0.029     1.161    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.247ns (13.974%)  route 1.521ns (86.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           0.560     1.612    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.099     1.711 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         0.961     2.672    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y29         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.820     1.190    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[23]/C
                         clock pessimism             -0.029     1.161    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.247ns (13.974%)  route 1.521ns (86.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           0.560     1.612    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.099     1.711 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=640, routed)         0.961     2.672    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y29         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.820     1.190    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[24]/C
                         clock pessimism             -0.029     1.161    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/index_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.246ns (14.548%)  route 1.445ns (85.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.157     2.210    system_i/data_source_0/inst/reset_n
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.098     2.308 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.288     2.596    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  system_i/data_source_0/inst/index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.827     1.197    system_i/data_source_0/inst/clock
    SLICE_X35Y36         FDCE                                         r  system_i/data_source_0/inst/index_reg[12]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.160     1.008    system_i/data_source_0/inst/index_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/index_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.246ns (14.548%)  route 1.445ns (85.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.157     2.210    system_i/data_source_0/inst/reset_n
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.098     2.308 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.288     2.596    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  system_i/data_source_0/inst/index_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.827     1.197    system_i/data_source_0/inst/clock
    SLICE_X35Y36         FDCE                                         r  system_i/data_source_0/inst/index_reg[13]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.160     1.008    system_i/data_source_0/inst/index_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/index_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.246ns (14.548%)  route 1.445ns (85.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.157     2.210    system_i/data_source_0/inst/reset_n
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.098     2.308 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.288     2.596    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  system_i/data_source_0/inst/index_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.827     1.197    system_i/data_source_0/inst/clock
    SLICE_X35Y36         FDCE                                         r  system_i/data_source_0/inst/index_reg[14]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.160     1.008    system_i/data_source_0/inst/index_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/index_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.246ns (14.548%)  route 1.445ns (85.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.157     2.210    system_i/data_source_0/inst/reset_n
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.098     2.308 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.288     2.596    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  system_i/data_source_0/inst/index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.827     1.197    system_i/data_source_0/inst/clock
    SLICE_X35Y36         FDCE                                         r  system_i/data_source_0/inst/index_reg[6]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.160     1.008    system_i/data_source_0/inst/index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.246ns (13.946%)  route 1.518ns (86.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=6, routed)           1.157     2.210    system_i/data_source_0/inst/reset_n
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.098     2.308 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.361     2.669    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X37Y46         FDCE                                         f  system_i/data_source_0/inst/data_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.859     1.229    system_i/data_source_0/inst/clock
    SLICE_X37Y46         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[4]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.160     1.040    system_i/data_source_0/inst/data_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  1.629    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.575ns (12.133%)  route 4.164ns (87.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.487     7.787    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.563     4.475    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y88         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.575ns (12.133%)  route 4.164ns (87.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.487     7.787    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.563     4.475    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y88         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.575ns (12.498%)  route 4.026ns (87.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.348     7.649    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.562     4.474    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 0.575ns (12.915%)  route 3.877ns (87.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.200     7.500    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 0.575ns (13.359%)  route 3.729ns (86.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.052     7.352    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 0.575ns (13.359%)  route 3.729ns (86.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.052     7.352    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 0.575ns (13.359%)  route 3.729ns (86.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.052     7.352    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 0.580ns (14.416%)  route 3.443ns (85.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.755     3.063    system_i/data_source_0/inst/clock
    SLICE_X40Y48         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.456     3.519 f  system_i/data_source_0/inst/data_out_reg_reg[2]/Q
                         net (fo=6, routed)           3.443     6.962    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[2]
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.086 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.086    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[2]
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.558     4.470    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.575ns (14.356%)  route 3.430ns (85.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.753     7.053    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.558     4.470    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 0.575ns (14.356%)  route 3.430ns (85.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.740     3.048    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     3.504 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.677     4.181    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.119     4.300 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.753     7.053    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.558     4.470    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.418%)  route 0.224ns (54.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.586     0.927    system_i/data_source_0/inst/clock
    SLICE_X40Y64         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141     1.068 f  system_i/data_source_0/inst/data_out_reg_reg[7]/Q
                         net (fo=6, routed)           0.224     1.291    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[7]
    SLICE_X42Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.336    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[7]
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.854     2.000    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.524%)  route 0.231ns (52.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.584     0.925    system_i/data_source_0/inst/clock
    SLICE_X38Y63         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.089 f  system_i/data_source_0/inst/data_out_reg_reg[8]/Q
                         net (fo=6, routed)           0.231     1.319    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[8]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.364 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.364    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[8]
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.714%)  route 0.271ns (59.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.588     0.929    system_i/data_source_0/inst/clock
    SLICE_X41Y61         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.070 f  system_i/data_source_0/inst/data_out_reg_reg[9]/Q
                         net (fo=6, routed)           0.271     1.340    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[9]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.385    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[9]
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.999%)  route 0.361ns (66.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.589     0.930    system_i/data_source_0/inst/clock
    SLICE_X41Y57         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.071 f  system_i/data_source_0/inst/data_out_reg_reg[6]/Q
                         net (fo=6, routed)           0.361     1.432    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[6]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.477 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.477    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[6]
    SLICE_X42Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.853     1.999    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.213%)  route 0.506ns (70.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.559     0.900    system_i/data_source_0/inst/clock
    SLICE_X34Y60         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164     1.064 f  system_i/data_source_0/inst/data_out_reg_reg[11]/Q
                         net (fo=6, routed)           0.506     1.570    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[11]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.615 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.615    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[11]
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.850     1.996    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.999%)  route 0.488ns (70.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.588     0.929    system_i/data_source_0/inst/clock
    SLICE_X38Y54         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.093 f  system_i/data_source_0/inst/data_out_reg_reg[0]/Q
                         net (fo=6, routed)           0.488     1.580    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[0]
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.625 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.625    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[0]
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.446%)  route 0.517ns (73.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.586     0.927    system_i/data_source_0/inst/clock
    SLICE_X36Y61         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.141     1.068 f  system_i/data_source_0/inst/data_out_reg_reg[10]/Q
                         net (fo=6, routed)           0.517     1.585    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[10]
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.630    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[10]
    SLICE_X42Y70         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.248%)  route 0.581ns (75.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.588     0.929    system_i/data_source_0/inst/clock
    SLICE_X41Y60         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     1.070 f  system_i/data_source_0/inst/data_out_reg_reg[1]/Q
                         net (fo=6, routed)           0.581     1.651    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[1]
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.696 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.696    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[1]
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.392%)  route 0.648ns (75.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.587     0.928    system_i/data_source_0/inst/clock
    SLICE_X38Y58         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.164     1.092 f  system_i/data_source_0/inst/data_out_reg_reg[5]/Q
                         net (fo=6, routed)           0.648     1.739    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[5]
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.784 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[5]
    SLICE_X42Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.190ns (21.737%)  route 0.684ns (78.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.587     0.928    system_i/data_source_0/inst/clock
    SLICE_X36Y58         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.069 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.300     1.369    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.049     1.418 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.384     1.802    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.859     2.005    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 0.124ns (3.959%)  route 3.008ns (96.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.008     3.008    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.132 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.132    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y64         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.560     2.752    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y64         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.045ns (3.125%)  route 1.395ns (96.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.395     1.395    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.440    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y64         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.853     1.223    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y64         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.730ns  (logic 0.580ns (12.262%)  route 4.150ns (87.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.323     7.706    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X35Y48         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.501     2.693    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y48         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 0.580ns (12.535%)  route 4.047ns (87.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.220     7.603    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X36Y50         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.566     2.758    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.580ns (12.605%)  route 4.021ns (87.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.194     7.577    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X34Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.501     2.693    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 0.580ns (12.630%)  route 4.012ns (87.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.185     7.568    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X34Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.501     2.693    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 0.580ns (12.636%)  route 4.010ns (87.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.183     7.566    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X35Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.501     2.693    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.065%)  route 3.859ns (86.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.032     7.415    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X35Y46         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.500     2.692    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y46         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 0.580ns (13.112%)  route 3.843ns (86.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.016     7.399    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y41         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.574     2.766    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y41         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 0.580ns (13.463%)  route 3.728ns (86.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          1.901     7.284    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X34Y44         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.500     2.692    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y44         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 0.580ns (13.574%)  route 3.693ns (86.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          1.866     7.249    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X36Y43         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.575     2.767    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y43         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 0.580ns (14.066%)  route 3.543ns (85.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.668     2.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y29         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     3.432 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           1.827     5.259    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.383 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          1.716     7.099    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X37Y41         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        1.574     2.766    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y41         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.490%)  route 0.088ns (38.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.563     0.904    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X7Y59          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141     1.045 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[2]/Q
                         net (fo=4, routed)           0.088     1.133    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X6Y59          FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.832     1.202    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X6Y59          FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.551     0.892    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y71         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[30]/Q
                         net (fo=3, routed)           0.136     1.169    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X20Y70         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.818     1.188    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y70         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.592%)  route 0.132ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.557     0.898    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/Q
                         net (fo=3, routed)           0.132     1.171    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X21Y63         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.824     1.194    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y63         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.646%)  route 0.136ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.552     0.893    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=4, routed)           0.136     1.193    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[17]
    SLICE_X21Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.819     1.189    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X21Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.481%)  route 0.150ns (51.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.562     0.903    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X7Y61          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/Q
                         net (fo=4, routed)           0.150     1.193    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X8Y62          FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.829     1.199    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y62          FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.330%)  route 0.170ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.551     0.892    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y71         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[28]/Q
                         net (fo=3, routed)           0.170     1.203    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X17Y71         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.818     1.188    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y71         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.552     0.893    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y79         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/Q
                         net (fo=2, routed)           0.172     1.206    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X14Y79         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.819     1.189    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y79         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.864%)  route 0.173ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.552     0.893    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y79         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[61]/Q
                         net (fo=3, routed)           0.173     1.207    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[29]
    SLICE_X16Y77         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.817     1.187    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y77         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.406%)  route 0.177ns (55.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.551     0.892    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y71         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[31]/Q
                         net (fo=3, routed)           0.177     1.209    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X15Y71         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.818     1.188    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y71         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.333%)  route 0.177ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.552     0.893    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X19Y79         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[60]/Q
                         net (fo=3, routed)           0.177     1.211    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X16Y78         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5197, routed)        0.818     1.188    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y78         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     5.677    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





