 ** Message System Log
 ** Database: 
 ** Date:   Thu Jan 21 00:23:09 2016


****************
Macro Parameters
****************

Name                            : sCLK
Family                          : PA3LCLP
Output Format                   : VERILOG
Type                            : Static PLL
PowerDown                       : Active Low
Lock                            : Active High
Input Freq(Mhz)                 : 20.000000
CLKA Source                     : Hardwired I/O
Feedback Delay Value Index      : 1
Feedback Mux Select             : 1
XDLY Mux Select                 : No
Primary Freq(Mhz)               : 1.000000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 0.000000
Use GLB                         : NO
Use YB                          : NO
GLB Delay Value Index           : 32
YB Delay Value Index            : 32
Secondary1 PhaseShift           : 0
Secondary1 Mux Select           : 0
Secondary2 Freq(Mhz)            : 0.000000
Use GLC                         : NO
Use YC                          : NO
GLC Delay Value Index           : 32
YC Delay Value Index            : 32
Secondary2 PhaseShift           : 0
Secondary2 Mux Select           : 0
Lock Control                    : No

Configuration Bits:
FINDIV[6:0]     0000011
FBDIV[6:0]      0000100
OADIV[4:0]      11000
OBDIV[4:0]      00000
OCDIV[4:0]      00000
OAMUX[2:0]      100
OBMUX[2:0]      000
OCMUX[2:0]      000
FBSEL[1:0]      01
FBDLY[4:0]      00000
XDLYSEL         0
DLYGLA[4:0]     00000
DLYGLB[4:0]     00000
DLYGLC[4:0]     00000
DLYYB[4:0]      00000
DLYYC[4:0]      00000
VCOSEL[2:0]     000

Primary Clock Frequency 1.000
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 3.330


Wrote Verilog netlist to C:/Users/matze/Documents/igloo/system/teamprojekt2/smartgen\sCLK\sCLK.v.

 ** Log Ended:   Thu Jan 21 00:23:09 2016

