   1               		.file	"ServerLLDN.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  11               		.comm	n,1,1
  12               		.section	.bss.tTS,"aw",@nobits
  15               	tTS:
  16 0000 0000 0000 		.zero	4
  17               		.text
  19               	sysclk_get_main_hz:
  20               	.LFB67:
  21               		.file 1 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
  22               		.loc 1 175 0
  23               		.cfi_startproc
  24 0000 CF93      		push r28
  25               	.LCFI0:
  26               		.cfi_def_cfa_offset 3
  27               		.cfi_offset 28, -2
  28 0002 DF93      		push r29
  29               	.LCFI1:
  30               		.cfi_def_cfa_offset 4
  31               		.cfi_offset 29, -3
  32 0004 CDB7      		in r28,__SP_L__
  33 0006 DEB7      		in r29,__SP_H__
  34               	.LCFI2:
  35               		.cfi_def_cfa_register 28
  36               	/* prologue: function */
  37               	/* frame size = 0 */
  38               	/* stack size = 2 */
  39               	.L__stack_usage = 2
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
  40               		.loc 1 185 0
  41 0008 80E0      		ldi r24,0
  42 000a 94E2      		ldi r25,lo8(36)
  43 000c A4EF      		ldi r26,lo8(-12)
  44 000e B0E0      		ldi r27,0
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
  45               		.loc 1 195 0
  46 0010 BC01      		movw r22,r24
  47 0012 CD01      		movw r24,r26
  48               	/* epilogue start */
  49 0014 DF91      		pop r29
  50 0016 CF91      		pop r28
  51 0018 0895      		ret
  52               		.cfi_endproc
  53               	.LFE67:
  56               	sysclk_get_source_clock_hz:
  57               	.LFB68:
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
  58               		.loc 1 206 0
  59               		.cfi_startproc
  60 001a CF93      		push r28
  61               	.LCFI3:
  62               		.cfi_def_cfa_offset 3
  63               		.cfi_offset 28, -2
  64 001c DF93      		push r29
  65               	.LCFI4:
  66               		.cfi_def_cfa_offset 4
  67               		.cfi_offset 29, -3
  68 001e CDB7      		in r28,__SP_L__
  69 0020 DEB7      		in r29,__SP_H__
  70               	.LCFI5:
  71               		.cfi_def_cfa_register 28
  72               	/* prologue: function */
  73               	/* frame size = 0 */
  74               	/* stack size = 2 */
  75               	.L__stack_usage = 2
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
  76               		.loc 1 213 0
  77 0022 0E94 0000 		call sysclk_get_main_hz
  78 0026 DC01      		movw r26,r24
  79 0028 CB01      		movw r24,r22
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
  80               		.loc 1 284 0
  81 002a BC01      		movw r22,r24
  82 002c CD01      		movw r24,r26
  83               	/* epilogue start */
  84 002e DF91      		pop r29
  85 0030 CF91      		pop r28
  86 0032 0895      		ret
  87               		.cfi_endproc
  88               	.LFE68:
  90               		.section	.progmem.data.baudctrl_1mhz,"a",@progbits
  93               	baudctrl_1mhz:
  94 0000 3300      		.word	51
  95 0002 1900      		.word	25
  96 0004 0C00      		.word	12
  97 0006 0600      		.word	6
  98 0008 0300      		.word	3
  99 000a 0200      		.word	2
 100 000c 0100      		.word	1
 101 000e FF00      		.word	255
 102               		.section	.progmem.data.baudctrl_8mhz,"a",@progbits
 105               	baudctrl_8mhz:
 106 0000 A001      		.word	416
 107 0002 CF00      		.word	207
 108 0004 6700      		.word	103
 109 0006 3300      		.word	51
 110 0008 1900      		.word	25
 111 000a 0C00      		.word	12
 112 000c 0700      		.word	7
 113 000e 0800      		.word	8
 114               		.section	.progmem.data.baudctrl_16mhz,"a",@progbits
 117               	baudctrl_16mhz:
 118 0000 4003      		.word	832
 119 0002 A001      		.word	416
 120 0004 CF00      		.word	207
 121 0006 6700      		.word	103
 122 0008 3300      		.word	51
 123 000a 1900      		.word	25
 124 000c 1000      		.word	16
 125 000e 1000      		.word	16
 126               		.text
 128               	usart_double_baud_enable:
 129               	.LFB101:
 130               		.file 2 "../../../platform/mega_rf/drivers/usart/usart_megarf.h"
   1:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief USART driver for AVR MEGARF.
   5:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This file contains basic functions for the AVR MEGA USART, with support for
   7:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * all modes, settings and clock speeds.
   8:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   9:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Copyright (c) 2013-2015 Atmel Corporation. All rights reserved.
  10:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  11:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_start
  12:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  13:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \page License
  14:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  16:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  17:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  19:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer.
  20:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  21:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  23:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    and/or other materials provided with the distribution.
  24:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  26:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    from this software without specific prior written permission.
  27:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  29:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    Atmel microcontroller product.
  30:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  31:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  32:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  33:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  34:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  35:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  37:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  38:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  39:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  40:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  42:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  43:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_stop
  44:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  45:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  46:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifndef _USART_MEGARF_H_
  47:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define _USART_MEGARF_H_
  48:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  49:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifdef __cplusplus
  50:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** extern "C" {
  51:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #endif
  52:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  53:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "compiler.h"
  54:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "status_codes.h"
  55:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  56:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
  57:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \defgroup megarf_usart_group USART module (USART)
  58:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * See \ref megarf_usart_quickstart.
  60:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  61:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This is a driver for configuring, enabling, disabling and use of the on-chip
  62:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART.
  63:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  64:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \section dependencies Dependencies
  65:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  66:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * The USART module depends on the following modules:
  67:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref sysclk_group for peripheral clock control.
  68:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref port_driver_group for peripheral io port control.
  69:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  70:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * @{
  71:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  72:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  73:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 1200 */
  74:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_1200      0x00
  75:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 2400 */
  76:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_2400      0x01
  77:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 4800 */
  78:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_4800      0x02
  79:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 9600 */
  80:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_9600      0x03
  81:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 19200 */
  82:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_19200     0x04
  83:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 38400 */
  84:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_38400     0x05
  85:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 57600 */
  86:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_57600     0x06
  87:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 115200 */
  88:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_115200    0x07
  89:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Baudrate not in lookup table */
  90:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_UNDEFINED 0xFF
  91:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  92:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint8_t register8_t;
  93:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint16_t register16_t;
  94:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Universal Synchronous/Asynchronous Receiver/Transmitter */
  95:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct USART_struct {
  96:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnA;  /* Control Register A */
  97:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnB;  /* Control Register B */
  98:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnC;  /* Control Register C */
  99:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t reserved;
 100:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register16_t UBRR;  /* Baud Rate Register Value */
 101:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UDR;  /* I/O Data Register */
 102:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_t;
 103:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 104:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA0    (*(USART_t *)0xC0)   /* Universal Asynchronous
 105:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A0 */
 106:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA1    (*(USART_t *)0XC8)   /* Universal Asynchronous
 107:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A1 */
 108:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 109:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxA  bit masks and bit positions */
 110:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bm  0x80 /* RX complete bit mask.*/
 111:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bp  7 /* RX complete bit position.*/
 112:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 113:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bm  0x40 /* TX complete bit mask.*/
 114:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bp  6 /* TX complete bit position.*/
 115:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 116:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bm  0x20 /* DATA Register Empty Bit mask.*/
 117:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bp  5 /*  DATA Register Empty bit position.*/
 118:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 119:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bm   0x10 /* Frame Error bit mask.*/
 120:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bp   4 /*Frame error bit position.*/
 121:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 122:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bm  0x08 /* Data Over Run bit mask.*/
 123:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bp  3 /* Data Over Run bit position.*/
 124:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 125:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bm  0x04 /* Parity error bit mask.*/
 126:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bp  2 /* Parity error bit position.*/
 127:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 128:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bm  0x02 /* Double TX speed bit mask.*/
 129:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bp  1 /* Double TX speed bit position.*/
 130:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 131:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPCM_bm  0x01 /* Multi Processor bit mask.*/
 132:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPMC_bp  0 /* Multi processor bit position.*/
 133:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 134:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxB  bit masks and bit positions */
 135:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bm  0x80 /* RX complete interrupt Enable bit mask.*/
 136:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bp  7 /* RX complete interrupt Enable bit position.*/
 137:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 138:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bm  0x40 /* TX complete interrupt Enable bit mask.*/
 139:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bp  6 /* TX complete interrupt Enable bit position.*/
 140:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 141:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bm  0x20 /* Data register empty interrupt Enable bit mask.*/
 142:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bp  5 /* Data register empty interrupt Enable bit position.*/
 143:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 144:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bm  0x10  /* Receiver Enable bit mask. */
 145:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bp  4  /* Receiver Enable bit position. */
 146:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 147:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bm  0x08  /* Transmitter Enable bit mask. */
 148:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bp  3  /* Transmitter Enable bit position. */
 149:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 150:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bm  0x04  /* Character Size bit mask. */
 151:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bp  2 /* Character Size bit position. */
 152:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 153:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bm  0x02  /* Transmit bit 8 bit mask. */
 154:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bp  1  /* Transmit bit 8 bit position. */
 155:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 156:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bm  0x01  /* Transmit bit 8 bit mask. */
 157:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bp  0  /* Transmit bit 8 bit position. */
 158:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 159:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxC  bit masks and bit positions */
 160:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gm  0xC0 /* USART Mode Select 01 grp mask.*/
 161:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gp  6 /* USART Mode Select 01 grp position.*/
 162:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 163:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bm  0x80 /* USART Mode Select 01 bit mask.*/
 164:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bp  7 /* USART Mode Select 01 bit position.*/
 165:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 166:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bm  0x40 /* USART Mode Select 00 bit mask.*/
 167:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bp  6 /* USART Mode Select 00 bit position.*/
 168:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 169:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gm  0x30 /* USART Parity Mode Select grp mask.*/
 170:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gp  4 /* USART Parity Mode Select grp position.*/
 171:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 172:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bm  0x20 /* USART Parity Mode Select 01 bit mask.*/
 173:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bp  5 /* USART Parity Mode Select 01 bit position.*/
 174:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 175:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bm  0x10 /* USART Parity Mode Select 00 bit mask.*/
 176:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bp  4 /* USART Parity Mode Select 00 bit position.*/
 177:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 178:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bm  0x08 /* USART stop bit mask.*/
 179:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bp  3 /* USART stop bit Position.*/
 180:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 181:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gm  0x06  /* Character Size 10 bit 1 mask. */
 182:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gp  1 /* Character Size 10 bit position. */
 183:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 184:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bm  0x04  /* Character Size 10 bit 1 mask. */
 185:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bp  2 /* Character Size 10 bit position. */
 186:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 187:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bm  0x02  /* Character Size 00 bit 1 mask. */
 188:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bp  1 /* Character Size bit 00 position. */
 189:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 190:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bm  0x01  /* Sync mode Pol bit 1 mask. */
 191:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bp  0 /*Sync mode Pol bit 0 position */
 192:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 193:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bm 0x02 /* Clock Phase bit mask. */
 194:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bp 1 /* Clock Phase bit position. */
 195:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 196:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bm 0x04 /* Data order bit mask. */
 197:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bp 2 /* Data order bit position. */
 198:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 199:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Character Size */
 200:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CHSIZE_enum {
 201:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_5BIT_gc = (0x00),  /* Character size: 5 bit */
 202:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_6BIT_gc = (0x01),  /* Character size: 6 bit */
 203:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_7BIT_gc = (0x02),  /* Character size: 7 bit */
 204:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_8BIT_gc = (0x03),  /* Character size: 8 bit */
 205:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_9BIT_gc = (0x07),  /* Character size: 9 bit */
 206:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CHSIZE_t;
 207:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 208:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Communication Mode */
 209:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CMODE_enum {
 210:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_ASYNCHRONOUS_gc = (0x00 << USART_UMSEL01_gp),  /*
 211:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 212:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 213:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *Asynchronous
 214:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            * Mode */
 215:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_SYNCHRONOUS_gc = (0x01 << USART_UMSEL01_gp),  /* Synchronous
 216:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                           * Mode */
 217:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_IRDA_gc = (0x02 << USART_UMSEL01_gp),  /* IrDA Mode */
 218:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_MSPI_gc = (0x03 << USART_UMSEL01_gp),  /* Master SPI Mode */
 219:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CMODE_t;
 220:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 221:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Parity Mode */
 222:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_PMODE_enum {
 223:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_DISABLED_gc = (0x00 << USART_PMODE_gp),  /* No Parity */
 224:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_EVEN_gc = (0x02 << USART_PMODE_gp),  /* Even Parity */
 225:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_ODD_gc = (0x03 << USART_PMODE_gp),  /* Odd Parity */
 226:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_PMODE_t;
 227:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 228:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 1 Mhz */
 229:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_1mhz[]) = {
 230:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 1200 */
 231:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 2400 */
 232:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 4800 */
 233:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0006, /* Baud: 9600 */
 234:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0003, /* Baud: 19200 */
 235:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0002, /* Baud: 38400 */
 236:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0001, /* Baud: 57600 */
 237:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_BAUD_UNDEFINED, /* Baud: 115200 */
 238:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 239:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 240:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 8 Mhz */
 241:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_8mhz[]) = {
 242:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 1200 */
 243:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 2400 */
 244:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 4800 */
 245:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 9600 */
 246:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 19200 */
 247:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 38400 */
 248:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0007, /* Baud: 57600 */
 249:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0008, /* Baud: 115200 */
 250:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 251:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 252:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 16 Mhz */
 253:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_16mhz[]) = {
 254:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0340, /* Baud: 1200 */
 255:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 2400 */
 256:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 4800 */
 257:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 9600 */
 258:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 19200 */
 259:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 38400 */
 260:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 57600 */
 261:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 115200 */
 262:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 263:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 264:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 265:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing RS232 and similar modes. */
 266:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_rs232_options {
 267:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART (unused in slave modes). */
 268:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 269:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 270:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of bits to transmit as a character (5 to 9). */
 271:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_t charlength;
 272:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 273:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Parity type: USART_PMODE_DISABLED_gc, USART_PMODE_EVEN_gc, */
 274:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! USART_PMODE_ODD_gc. */
 275:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_t paritytype;
 276:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 277:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of stop bits between two characters: */
 278:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! true: 2 stop bits */
 279:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! false: 1 stop bit */
 280:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	bool stopbits;
 281:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_rs232_options_t;
 282:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 283:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing SPI master mode. */
 284:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_spi_options {
 285:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART in SPI mode. */
 286:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 287:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 288:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! SPI transmission mode. */
 289:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t spimode;
 290:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 291:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t data_order;
 292:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_spi_options_t;
 293:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 294:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 295:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 296:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receiver.
 297:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 298:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module
 299:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 300:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_enable(USART_t *usart)
 301:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 302:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXEN_bm;
 303:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 304:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 305:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 306:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receiver.
 307:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 308:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 309:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 310:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_disable(USART_t *usart)
 311:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 312:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXEN_bm;
 313:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 314:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 315:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 316:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Configure the USART frame format.
 317:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 318:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  Sets the frame format, Frame Size, parity mode and number of stop bits.
 319:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 320:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param usart Pointer to the USART module
 321:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param charSize The character size. Use USART_CHSIZE_t type.
 322:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 323:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param twoStopBits Enable two stop bit mode. Use bool type.
 324:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 325:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
 326:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		USART_PMODE_t parityMode, bool twoStopBits)
 327:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 328:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC
 329:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnC &
 330:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
 331:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE01C_gp);
 332:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB
 333:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnB &
 334:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
 335:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE2_bp);
 336:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 337:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
 338:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 339:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
 340:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_STOPB_bp);
 341:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 342:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 343:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 344:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmitter.
 345:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 346:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 347:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 348:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_enable(USART_t *usart)
 349:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 350:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXEN_bm;
 351:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 352:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 353:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 354:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmitter.
 355:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 356:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 357:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 358:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_disable(USART_t *usart)
 359:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 360:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXEN_bm;
 361:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 362:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 363:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 364:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmit complete interrupt.
 365:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 366:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 367:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 368:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_enable(USART_t *usart)
 369:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 370:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXC_bm;
 371:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 372:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 373:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 374:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receive complete interrupt.
 375:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 376:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 377:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 378:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
 379:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 380:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXC_bm;
 381:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 382:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 383:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 384:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART data register empty interrupt.
 385:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 386:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 387:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 388:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_enable(USART_t *usart)
 389:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 390:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_DRIE_bm;
 391:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 392:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 393:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 394:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmit complete interrupt.
 395:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 396:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 397:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 398:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_disable(USART_t *usart)
 399:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 400:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXC_bm;
 401:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 402:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 403:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 404:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receive complete interrupt.
 405:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 406:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 407:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 408:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_disable(USART_t *usart)
 409:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 410:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXC_bm;
 411:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 412:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 413:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 414:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART data register empty interrupt.
 415:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 416:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 417:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 418:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_disable(USART_t *usart)
 419:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 420:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_DRIE_bm;
 421:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 422:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 423:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 424:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Set the mode the USART run in.
 425:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 426:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Set the mode the USART run in. The default mode is asynchronous mode.
 427:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 428:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module register section.
 429:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usartmode Selects the USART mode. Use USART_CMODE_t type.
 430:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 431:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART modes:
 432:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x0        : Asynchronous mode.
 433:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x1        : Synchronous mode.
 434:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x2        : IrDA mode.
 435:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x3        : Master SPI mode.
 436:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 437:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
 438:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 439:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
 440:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 441:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 442:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 443:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Check if data register empty flag is set.
 444:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 445:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 446:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 447:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_data_register_is_empty(USART_t *usart)
 448:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 449:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_DRE_bm;
 450:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 451:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 452:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 453:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the RX complete interrupt flag is set.
 454:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 455:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the RX complete interrupt flag is set.
 456:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 457:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 458:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 459:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_rx_is_complete(USART_t *usart)
 460:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 461:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_RXC_bm;
 462:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 463:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 464:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 465:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the TX complete interrupt flag is set.
 466:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 467:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the TX complete interrupt flag is set.
 468:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 469:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 470:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 471:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_tx_is_complete(USART_t *usart)
 472:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 473:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_TXC_bm;
 474:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 475:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 476:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 477:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Clear TX complete interrupt flag.
 478:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * TX flag is clear after complete transmission, automatically.
 479:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 480:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 481:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_clear_tx_complete(USART_t *usart)
 482:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 483:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****          usart->UCSRnA |=  USART_TXC_bm;
 484:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 485:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 486:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 487:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Write a data to the USART data register.
 488:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 489:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 490:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param txdata The data to be transmitted.
 491:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 492:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_put(USART_t *usart, uint8_t txdata)
 493:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 494:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UDR = txdata;
 495:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 496:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 497:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 498:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Read a data to the USART data register.
 499:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 500:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 501:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 502:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \return The received data
 503:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 504:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline uint8_t usart_get(USART_t *usart)
 505:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 506:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UDR;
 507:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 508:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 509:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 510:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Double the USART transmission speed.
 511:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 512:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 513:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 514:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_double_baud_enable(USART_t *usart)
 515:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 131               		.loc 2 515 0
 132               		.cfi_startproc
 133 0034 CF93      		push r28
 134               	.LCFI6:
 135               		.cfi_def_cfa_offset 3
 136               		.cfi_offset 28, -2
 137 0036 DF93      		push r29
 138               	.LCFI7:
 139               		.cfi_def_cfa_offset 4
 140               		.cfi_offset 29, -3
 141 0038 00D0      		rcall .
 142               	.LCFI8:
 143               		.cfi_def_cfa_offset 6
 144 003a CDB7      		in r28,__SP_L__
 145 003c DEB7      		in r29,__SP_H__
 146               	.LCFI9:
 147               		.cfi_def_cfa_register 28
 148               	/* prologue: function */
 149               	/* frame size = 2 */
 150               	/* stack size = 4 */
 151               	.L__stack_usage = 4
 152 003e 9A83      		std Y+2,r25
 153 0040 8983      		std Y+1,r24
 516:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	usart->UCSRnA |=  USART_U2X_bm;
 154               		.loc 2 516 0
 155 0042 8981      		ldd r24,Y+1
 156 0044 9A81      		ldd r25,Y+2
 157 0046 FC01      		movw r30,r24
 158 0048 8081      		ld r24,Z
 159 004a 282F      		mov r18,r24
 160 004c 2260      		ori r18,lo8(2)
 161 004e 8981      		ldd r24,Y+1
 162 0050 9A81      		ldd r25,Y+2
 163 0052 FC01      		movw r30,r24
 164 0054 2083      		st Z,r18
 517:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 165               		.loc 2 517 0
 166 0056 0000      		nop
 167               	/* epilogue start */
 168 0058 0F90      		pop __tmp_reg__
 169 005a 0F90      		pop __tmp_reg__
 170 005c DF91      		pop r29
 171 005e CF91      		pop r28
 172 0060 0895      		ret
 173               		.cfi_endproc
 174               	.LFE101:
 177               	usart_serial_init:
 178               	.LFB104:
 179               		.file 3 "../../../platform/common/services/serial/megarf_usart/usart_serial.h"
   1:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /**
   2:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \file
   3:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   4:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \brief This file defines a useful set of functions for the Serial interface on 
   5:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * AVR MEGARF devices.
   6:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   7:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   9:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_start
  10:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  11:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \page License
  12:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  13:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  16:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  19:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  23:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  26:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  29:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  41:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_stop
  42:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  43:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  44:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifndef _USART_SERIAL_H_
  45:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #define _USART_SERIAL_H_
  46:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  47:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifdef __cplusplus
  48:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** extern "C" {
  49:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #endif
  50:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  51:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "compiler.h"
  52:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "sysclk.h"
  53:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "status_codes.h"
  54:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "usart_megarf.h"
  55:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  56:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \name Serial Management Configuration
  57:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  58:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @{ */
  59:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "conf_usart_serial.h"
  60:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @} */
  61:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  62:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef usart_rs232_options_t usart_serial_options_t;
  63:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  64:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef USART_t *usart_if;
  65:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  66:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Initializes the Usart in master mode.
  67:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  68:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart       Base address of the USART instance.
  69:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param options     Options needed to set up RS232 communication (see \ref
  70:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * usart_serial_options_t).
  71:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  72:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval true if the initialization was successful
  73:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval false if initialization failed (error in baud rate calculation)
  74:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  75:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline bool usart_serial_init(usart_if usart, const
  76:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		usart_serial_options_t *options)
  77:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 180               		.loc 3 77 0
 181               		.cfi_startproc
 182 0062 CF93      		push r28
 183               	.LCFI10:
 184               		.cfi_def_cfa_offset 3
 185               		.cfi_offset 28, -2
 186 0064 DF93      		push r29
 187               	.LCFI11:
 188               		.cfi_def_cfa_offset 4
 189               		.cfi_offset 29, -3
 190 0066 CDB7      		in r28,__SP_L__
 191 0068 DEB7      		in r29,__SP_H__
 192               	.LCFI12:
 193               		.cfi_def_cfa_register 28
 194 006a 2B97      		sbiw r28,11
 195               	.LCFI13:
 196               		.cfi_def_cfa_offset 15
 197 006c 0FB6      		in __tmp_reg__,__SREG__
 198 006e F894      		cli
 199 0070 DEBF      		out __SP_H__,r29
 200 0072 0FBE      		out __SREG__,__tmp_reg__
 201 0074 CDBF      		out __SP_L__,r28
 202               	/* prologue: function */
 203               	/* frame size = 11 */
 204               	/* stack size = 13 */
 205               	.L__stack_usage = 13
 206 0076 9987      		std Y+9,r25
 207 0078 8887      		std Y+8,r24
 208 007a 7B87      		std Y+11,r23
 209 007c 6A87      		std Y+10,r22
  78:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	/* USART options. */
  79:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options_t usart_rs232_options;
  80:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.charlength   = options->charlength;
 210               		.loc 3 80 0
 211 007e 8A85      		ldd r24,Y+10
 212 0080 9B85      		ldd r25,Y+11
 213 0082 FC01      		movw r30,r24
 214 0084 8481      		ldd r24,Z+4
 215 0086 8D83      		std Y+5,r24
  81:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.paritytype   = options->paritytype;
 216               		.loc 3 81 0
 217 0088 8A85      		ldd r24,Y+10
 218 008a 9B85      		ldd r25,Y+11
 219 008c FC01      		movw r30,r24
 220 008e 8581      		ldd r24,Z+5
 221 0090 8E83      		std Y+6,r24
  82:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.stopbits     = options->stopbits;
 222               		.loc 3 82 0
 223 0092 8A85      		ldd r24,Y+10
 224 0094 9B85      		ldd r25,Y+11
 225 0096 FC01      		movw r30,r24
 226 0098 8681      		ldd r24,Z+6
 227 009a 8F83      		std Y+7,r24
  83:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.baudrate     = options->baudrate;
 228               		.loc 3 83 0
 229 009c 8A85      		ldd r24,Y+10
 230 009e 9B85      		ldd r25,Y+11
 231 00a0 FC01      		movw r30,r24
 232 00a2 8081      		ld r24,Z
 233 00a4 9181      		ldd r25,Z+1
 234 00a6 A281      		ldd r26,Z+2
 235 00a8 B381      		ldd r27,Z+3
 236 00aa 8983      		std Y+1,r24
 237 00ac 9A83      		std Y+2,r25
 238 00ae AB83      		std Y+3,r26
 239 00b0 BC83      		std Y+4,r27
  84:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  85:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	if (usart_init_rs232(usart, &usart_rs232_options)) {
 240               		.loc 3 85 0
 241 00b2 8885      		ldd r24,Y+8
 242 00b4 9985      		ldd r25,Y+9
 243 00b6 9E01      		movw r18,r28
 244 00b8 2F5F      		subi r18,-1
 245 00ba 3F4F      		sbci r19,-1
 246 00bc B901      		movw r22,r18
 247 00be 0E94 0000 		call usart_init_rs232
 248 00c2 8823      		tst r24
 249 00c4 01F0      		breq .L7
  86:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return true;
 250               		.loc 3 86 0
 251 00c6 81E0      		ldi r24,lo8(1)
 252 00c8 00C0      		rjmp .L9
 253               	.L7:
  87:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	} else {
  88:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return false;
 254               		.loc 3 88 0
 255 00ca 80E0      		ldi r24,0
 256               	.L9:
 257               	/* epilogue start */
  89:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	}
  90:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 258               		.loc 3 90 0 discriminator 1
 259 00cc 2B96      		adiw r28,11
 260 00ce 0FB6      		in __tmp_reg__,__SREG__
 261 00d0 F894      		cli
 262 00d2 DEBF      		out __SP_H__,r29
 263 00d4 0FBE      		out __SREG__,__tmp_reg__
 264 00d6 CDBF      		out __SP_L__,r28
 265 00d8 DF91      		pop r29
 266 00da CF91      		pop r28
 267 00dc 0895      		ret
 268               		.cfi_endproc
 269               	.LFE104:
 272               	usart_serial_putchar:
 273               	.LFB105:
  91:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  92:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Sends a character with the USART.
  93:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  94:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
  95:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param c       Character to write.
  96:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  97:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \return Status code
  98:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  99:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
 100:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 274               		.loc 3 100 0
 275               		.cfi_startproc
 276 00de CF93      		push r28
 277               	.LCFI14:
 278               		.cfi_def_cfa_offset 3
 279               		.cfi_offset 28, -2
 280 00e0 DF93      		push r29
 281               	.LCFI15:
 282               		.cfi_def_cfa_offset 4
 283               		.cfi_offset 29, -3
 284 00e2 00D0      		rcall .
 285 00e4 1F92      		push __zero_reg__
 286               	.LCFI16:
 287               		.cfi_def_cfa_offset 7
 288 00e6 CDB7      		in r28,__SP_L__
 289 00e8 DEB7      		in r29,__SP_H__
 290               	.LCFI17:
 291               		.cfi_def_cfa_register 28
 292               	/* prologue: function */
 293               	/* frame size = 3 */
 294               	/* stack size = 5 */
 295               	.L__stack_usage = 5
 296 00ea 9A83      		std Y+2,r25
 297 00ec 8983      		std Y+1,r24
 298 00ee 6B83      		std Y+3,r22
 101:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	return usart_putchar(usart, c);
 299               		.loc 3 101 0
 300 00f0 8981      		ldd r24,Y+1
 301 00f2 9A81      		ldd r25,Y+2
 302 00f4 6B81      		ldd r22,Y+3
 303 00f6 0E94 0000 		call usart_putchar
 304               	/* epilogue start */
 102:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 305               		.loc 3 102 0
 306 00fa 0F90      		pop __tmp_reg__
 307 00fc 0F90      		pop __tmp_reg__
 308 00fe 0F90      		pop __tmp_reg__
 309 0100 DF91      		pop r29
 310 0102 CF91      		pop r28
 311 0104 0895      		ret
 312               		.cfi_endproc
 313               	.LFE105:
 316               	usart_serial_getchar:
 317               	.LFB106:
 103:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
 104:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Waits until a character is received, and returns it.
 105:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 106:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
 107:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param data   Data to read
 108:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 109:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
 110:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
 111:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 318               		.loc 3 111 0
 319               		.cfi_startproc
 320 0106 CF93      		push r28
 321               	.LCFI18:
 322               		.cfi_def_cfa_offset 3
 323               		.cfi_offset 28, -2
 324 0108 DF93      		push r29
 325               	.LCFI19:
 326               		.cfi_def_cfa_offset 4
 327               		.cfi_offset 29, -3
 328 010a 00D0      		rcall .
 329 010c 00D0      		rcall .
 330               	.LCFI20:
 331               		.cfi_def_cfa_offset 8
 332 010e CDB7      		in r28,__SP_L__
 333 0110 DEB7      		in r29,__SP_H__
 334               	.LCFI21:
 335               		.cfi_def_cfa_register 28
 336               	/* prologue: function */
 337               	/* frame size = 4 */
 338               	/* stack size = 6 */
 339               	.L__stack_usage = 6
 340 0112 9A83      		std Y+2,r25
 341 0114 8983      		std Y+1,r24
 342 0116 7C83      		std Y+4,r23
 343 0118 6B83      		std Y+3,r22
 112:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	*data = usart_getchar(usart);
 344               		.loc 3 112 0
 345 011a 8981      		ldd r24,Y+1
 346 011c 9A81      		ldd r25,Y+2
 347 011e 0E94 0000 		call usart_getchar
 348 0122 282F      		mov r18,r24
 349 0124 8B81      		ldd r24,Y+3
 350 0126 9C81      		ldd r25,Y+4
 351 0128 FC01      		movw r30,r24
 352 012a 2083      		st Z,r18
 113:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 353               		.loc 3 113 0
 354 012c 0000      		nop
 355               	/* epilogue start */
 356 012e 0F90      		pop __tmp_reg__
 357 0130 0F90      		pop __tmp_reg__
 358 0132 0F90      		pop __tmp_reg__
 359 0134 0F90      		pop __tmp_reg__
 360 0136 DF91      		pop r29
 361 0138 CF91      		pop r28
 362 013a 0895      		ret
 363               		.cfi_endproc
 364               	.LFE106:
 367               	stdio_serial_init:
 368               	.LFB107:
 369               		.file 4 "../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h"
   1:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
   2:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   3:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \file
   4:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   5:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \brief Common Standard I/O Serial Management.
   6:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   7:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * This file defines a useful set of functions for the Stdio Serial interface on AVR
   8:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * and SAM devices.
   9:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  10:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Copyright (c) 2009-2013 Atmel Corporation. All rights reserved.
  11:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  12:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_start
  13:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  14:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \page License
  15:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  16:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Redistribution and use in source and binary forms, with or without
  17:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * modification, are permitted provided that the following conditions are met:
  18:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  19:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  20:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer.
  21:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  22:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  24:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    and/or other materials provided with the distribution.
  25:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  26:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  27:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    from this software without specific prior written permission.
  28:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  29:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  30:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    Atmel microcontroller product.
  31:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  32:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  33:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  34:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  35:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  36:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  38:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  39:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  40:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  41:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  42:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  43:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  44:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_stop
  45:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  46:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  ******************************************************************************/
  47:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  48:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  49:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef _STDIO_SERIAL_H_
  50:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #define _STDIO_SERIAL_H_
  51:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  52:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
  53:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \defgroup group_common_utils_stdio_stdio_serial Standard serial I/O (stdio)
  54:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \ingroup group_common_utils_stdio
  55:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  56:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Common standard serial I/O management driver that
  57:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * implements a stdio serial interface on AVR and SAM devices.
  58:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  59:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \{
  60:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  61:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  62:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include <stdio.h>
  63:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "compiler.h"
  64:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef SAMD20
  65:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # include "sysclk.h"
  66:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  67:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "serial.h"
  68:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  69:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #if (XMEGA || MEGA_RF) && defined(__GNUC__)
  70:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _write (char c, int *f);
  71:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _read (int *f);
  72:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  73:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  74:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  75:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the base of the USART module instance to use for stdio.
  76:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern volatile void *volatile stdio_base;
  77:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level write function.
  78:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern int (*ptr_put)(void volatile*, char);
  79:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  80:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level read function.
  81:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern void (*ptr_get)(void volatile*, char*);
  82:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  83:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /*! \brief Initializes the stdio in Serial Mode.
  84:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  85:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param usart       Base address of the USART instance.
  86:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
  87:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  88:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  89:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
  90:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** {
 370               		.loc 4 90 0
 371               		.cfi_startproc
 372 013c CF93      		push r28
 373               	.LCFI22:
 374               		.cfi_def_cfa_offset 3
 375               		.cfi_offset 28, -2
 376 013e DF93      		push r29
 377               	.LCFI23:
 378               		.cfi_def_cfa_offset 4
 379               		.cfi_offset 29, -3
 380 0140 00D0      		rcall .
 381 0142 00D0      		rcall .
 382               	.LCFI24:
 383               		.cfi_def_cfa_offset 8
 384 0144 CDB7      		in r28,__SP_L__
 385 0146 DEB7      		in r29,__SP_H__
 386               	.LCFI25:
 387               		.cfi_def_cfa_register 28
 388               	/* prologue: function */
 389               	/* frame size = 4 */
 390               	/* stack size = 6 */
 391               	.L__stack_usage = 6
 392 0148 9A83      		std Y+2,r25
 393 014a 8983      		std Y+1,r24
 394 014c 7C83      		std Y+4,r23
 395 014e 6B83      		std Y+3,r22
  91:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	stdio_base = (void *)usart;
 396               		.loc 4 91 0
 397 0150 8981      		ldd r24,Y+1
 398 0152 9A81      		ldd r25,Y+2
 399 0154 9093 0000 		sts stdio_base+1,r25
 400 0158 8093 0000 		sts stdio_base,r24
  92:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
 401               		.loc 4 92 0
 402 015c 80E0      		ldi r24,lo8(gs(usart_serial_putchar))
 403 015e 90E0      		ldi r25,hi8(gs(usart_serial_putchar))
 404 0160 9093 0000 		sts ptr_put+1,r25
 405 0164 8093 0000 		sts ptr_put,r24
  93:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
 406               		.loc 4 93 0
 407 0168 80E0      		ldi r24,lo8(gs(usart_serial_getchar))
 408 016a 90E0      		ldi r25,hi8(gs(usart_serial_getchar))
 409 016c 9093 0000 		sts ptr_get+1,r25
 410 0170 8093 0000 		sts ptr_get,r24
  94:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if (XMEGA || MEGA_RF)
  95:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((USART_t *)usart,opt);
 411               		.loc 4 95 0
 412 0174 2B81      		ldd r18,Y+3
 413 0176 3C81      		ldd r19,Y+4
 414 0178 8981      		ldd r24,Y+1
 415 017a 9A81      		ldd r25,Y+2
 416 017c B901      		movw r22,r18
 417 017e 0E94 0000 		call usart_serial_init
  96:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif UC3
  97:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init(usart,(usart_serial_options_t *)opt);
  98:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif SAM
  99:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
 100:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # else
 101:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  error Unsupported chip type
 102:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 103:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
 104:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if defined(__GNUC__)
 105:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if (XMEGA || MEGA_RF)
 106:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR GCC libc print redirection uses fdevopen.
 107:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
 418               		.loc 4 107 0
 419 0182 60E0      		ldi r22,lo8(gs(_read))
 420 0184 70E0      		ldi r23,hi8(gs(_read))
 421 0186 80E0      		ldi r24,lo8(gs(_write))
 422 0188 90E0      		ldi r25,hi8(gs(_write))
 423 018a 0E94 0000 		call fdevopen
 108:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 109:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if UC3 || SAM
 110:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR32 and SAM GCC
 111:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Specify that stdout and stdin should not be buffered.
 112:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdout, NULL);
 113:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdin, NULL);
 114:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Note: Already the case in IAR's Normal DLIB default configuration
 115:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// and AVR GCC library:
 116:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - printf() emits one character at a time.
 117:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - getchar() requests only 1 byte to exit.
 118:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 119:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 120:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** }
 424               		.loc 4 120 0
 425 018e 0000      		nop
 426               	/* epilogue start */
 427 0190 0F90      		pop __tmp_reg__
 428 0192 0F90      		pop __tmp_reg__
 429 0194 0F90      		pop __tmp_reg__
 430 0196 0F90      		pop __tmp_reg__
 431 0198 DF91      		pop r29
 432 019a CF91      		pop r28
 433 019c 0895      		ret
 434               		.cfi_endproc
 435               	.LFE107:
 438               	macsc_enable_manual_bts:
 439               	.LFB121:
 440               		.file 5 "../../../platform/mega_rf/drivers/macsc/macsc_megarf.h"
   1:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief AVR MEGARF MAC Symbol Counter Driver Definitions
   5:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   7:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   8:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_start
   9:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  10:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \page License
  11:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  12:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  22:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    from this software without specific prior written permission.
  24:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    Atmel microcontroller product.
  27:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  40:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_stop
  41:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  42:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  43:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifndef MACSC_MEGARF_H
  44:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_MEGARF_H
  45:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  46:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <compiler.h>
  47:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <parts.h>
  48:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include "status_codes.h"
  49:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  50:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifdef __cplusplus
  51:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** extern "C" {
  52:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #endif
  53:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  54:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  55:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_group MAC Symbol Counter Driver(MACSC)
  56:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  57:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * See \ref megarf_macsc_quickstart
  58:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This is a driver for the AVR MEGARF MAC Symbol Counter Driver(MACSC).
  60:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * It provides functions for enabling, disabling and configuring the module.
  61:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  62:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \section dependencies Dependencies
  63:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This driver depends on the following modules:
  64:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * - \ref interrupt_group for ISR definition and disabling interrupts during
  65:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * critical code sections.
  66:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
  67:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  68:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  69:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  70:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Interrupt event callback function type
  71:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  72:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The interrupt handler can be configured to do a function callback,
  73:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * the callback function must match the macsc_callback_t type.
  74:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  75:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  76:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** typedef void (*macsc_callback_t)(void);
  77:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  78:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! MAC symbol counter compare Channel index */
  79:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_cc_channel {
  80:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 1 */
  81:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC1 = 1,
  82:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 2 */
  83:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC2 = 2,
  84:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 3 */
  85:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC3 = 3,
  86:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
  87:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  88:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief MAC SC clock source select
  89:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  90:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * uses the SCCKSEL bit in SSCR register to select macsc clk src
  91:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  92:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If the bit is one,the RTC clock from TOSC1 is selected, otherwise the symbol
  93:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * counter operates with the clock from XTAL1.
  94:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * During transceiver sleep modes the clock falls back to the RTC clock source,
  95:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * regardless of the selected clock. After wakeup, it switches back to the
  96:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * previosly
  97:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * selected clock source.
  98:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  99:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 100:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_xtal {
 101:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! 16MHz as macsc clock */
 102:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_16MHz = 0,
 103:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_32KHz = 1,
 104:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
 105:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 106:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 107:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @brief Reads the 32-bit timer register in the required order of bytes
 108:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 109:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hh hh octet of 32-bit register
 110:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hl hl octet of 32-bit register
 111:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param lh lh octet of 32-bit register
 112:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param ll ll octet of 32-bit register
 113:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 114:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @returns uint32_t Value of timer register
 115:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 116:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read32(volatile uint8_t *hh,
 117:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *hl,
 118:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *lh,
 119:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *ll)
 120:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 121:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	union {
 122:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint8_t a[4];
 123:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint32_t rv;
 124:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 125:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x;
 126:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 127:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[0] = *ll;
 128:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[1] = *lh;
 129:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[2] = *hl;
 130:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[3] = *hh;
 131:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 132:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return x.rv;
 133:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 134:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 135:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! compare modes */
 136:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_ABSOLUTE_CMP 0
 137:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_RELATIVE_CMP 1
 138:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 139:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** String concatenation by preprocessor used to create proper register names.
 140:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  **/
 141:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define CONCAT(a, b) a ## b
 142:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 143:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** Creates proper subregister names and reads the corresponding values. */
 144:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_READ32(reg)                  macsc_read32(&CONCAT(reg, HH), \
 145:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, HL), \
 146:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LH), \
 147:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LL))
 148:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 149:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_WRITE32(reg, val)	\
 150:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	do { \
 151:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		union { uint8_t a[4]; uint32_t v; } \
 152:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x; \
 153:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x.v = val; \
 154:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HH) = x.a[3]; \
 155:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HL) = x.a[2]; \
 156:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LH) = x.a[1]; \
 157:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LL) = x.a[0]; \
 158:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} \
 159:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	while (0)
 160:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 161:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 162:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable MAC SC
 163:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 164:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Enables the SC
 165:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 166:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param clk_src selection of clk source,avalable options in macsc_xtal,fixed
 167:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *  prescalar
 168:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param sleep_enable enable RTC as clock source during sleep
 169:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param auto_ts enable automatic timestamping
 170:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 171:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 172:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable(void);
 173:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 174:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 175:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if MACSC is enabled
 176:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 177:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the MACSC is enabled.
 178:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 179:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 180:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 181:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 182:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_enable(void);
 183:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 184:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 185:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable MAC SC
 186:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 187:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Disables the MAC SC
 188:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 189:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 190:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 191:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 192:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_disable(void);
 193:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 194:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 195:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if back-off slot counter is enabled
 196:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 197:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the back-off slot counter is enabled.
 198:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 199:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 200:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 201:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 202:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_backoff_enable(void);
 203:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 204:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 205:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enables compare interrupts of the MACSC
 206:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 207:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 208:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 209:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable_cmp_int(enum macsc_cc_channel channel);
 210:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 211:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 212:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disables compare interrupts of the MACSC
 213:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 214:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 215:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */void macsc_disable_cmp_int(enum macsc_cc_channel channel);
 216:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 217:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 218:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Usage of Absolute compare mode of the MACSC
 219:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 220:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param abs_rel  0 for absoulte cmp;1 for relative cmp
 221:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cmp compare value for SCOCRx register
 222:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 223:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 224:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_use_cmp(bool abs_rel, uint32_t cmp,enum macsc_cc_channel channel);
 225:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 226:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 227:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \ingroup macsc_group
 228:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_interrupt_group MAC Symbol Counter (MACSC) interrupt
 229:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * management
 230:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This group provides functions to configure MACSC module interrupts
 231:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 232:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
 233:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 234:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 235:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 236:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC overflow interrupt callback function
 237:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 238:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 239:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 240:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 241:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 242:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 243:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 244:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_ovf_int_cb(macsc_callback_t callback);
 245:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 246:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 247:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 1 interrupt callback function
 248:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 249:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 250:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 251:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 252:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 253:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 254:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 255:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp1_int_cb(macsc_callback_t callback);
 256:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 257:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 258:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 2 interrupt callback function
 259:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 260:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 261:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 262:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 263:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 264:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 265:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 266:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp2_int_cb(macsc_callback_t callback);
 267:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 268:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 269:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 3 interrupt callback function
 270:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 271:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 272:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 273:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 274:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 275:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 276:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 277:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp3_int_cb(macsc_callback_t callback);
 278:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 279:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 280:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC backoff slot counter interrupt callback function
 281:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 282:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 283:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 284:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 285:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 286:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 287:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 288:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback);
 289:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** //@}
 290:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 291:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 292:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable 32.768KHz clk using timer 2 async register
 293:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 294:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 295:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 296:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 297:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_enable(void)
 298:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 299:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR |= (1 << AS2);
 300:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 301:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 302:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 303:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable 32.768KHz clk using timer 2 async register
 304:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 305:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 306:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 307:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_disable(void)
 308:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 309:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR &= ~(1 << AS2);
 310:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 311:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 312:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* @} */
 313:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 314:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 315:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Configure MAC Symbol Counter Clock Source
 316:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 317:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param macsc macsc clk src
 318:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 319:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_clock_source(enum macsc_xtal source)
 320:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 321:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (source == MACSC_16MHz) {
 322:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 |= (source << SCCKSEL);
 323:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} else if (source == MACSC_32KHz) {
 324:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 &= ~(1 << SCCKSEL);
 325:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 326:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 327:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 328:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 329:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Read MAC SC Clock Source
 330:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 331:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 332:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return macsc_xtal enum Clock source selection
 333:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 334:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline enum macsc_xtal macsc_read_clock_source(void)
 335:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 336:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (enum macsc_xtal)(SCCR0 & (1 << SCCKSEL));
 337:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 338:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 339:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 340:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Counter value of the MAC Symbol counter
 341:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 342:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cnt_value Counter value
 343:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 344:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_count(uint32_t cnt_value)
 345:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 346:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_WRITE32(SCCNT, cnt_value);
 347:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 348:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 349:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 350:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Counter value of the MAC Symbol counter
 351:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 352:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note Output the Counter value
 353:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 354:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_count(void)
 355:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 356:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCCNT));
 357:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 358:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 359:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 360:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief enable back-off slot counter
 361:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 362:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 363:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  Enables interrupt as well	.
 364:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 365:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 366:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 367:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_backoff_slot_cnt_enable(void)
 368:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 369:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (!(PRR1 & (1 << PRTRX24))) {
 370:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR1 = (1 << SCENBO);
 371:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQS |= (1 << IRQSBO);
 372:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQM |= (1 << IRQMBO);
 373:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		return true;
 374:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 375:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	else return false;
 376:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 377:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 378:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 379:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable back-off slot counter
 380:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 381:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 382:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note    Disables interrupt as well	.
 383:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 384:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 385:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 386:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_backoff_slot_cnt_disable(void)
 387:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 388:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR1 &= ~(1 << SCENBO);
 389:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQM &= ~(1 << IRQMBO);
 390:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 391:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 392:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 393:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Tests if the Backoff slot cntr interrupt flag is set
 394:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 395:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return  backoff slot cntr interrupt has occurred or not : IRQSBO
 396:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 397:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_is_slot_cntr_interrupt_flag_set(void)
 398:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 399:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (SCIRQS & (1 << IRQSBO));
 400:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 401:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 402:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 403:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Clears the Backoff Slot cntr interrupt flag
 404:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 405:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  IRQSBO is cleared
 406:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 407:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_clear_slot_cntr_interrupt_flag(void)
 408:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 409:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQS |= (1 << IRQSBO);
 410:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 411:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 412:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 413:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the SFD Timestamp register
 414:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 415:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received frame :SCTSR(read-only register)
 416:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 417:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_ts(void)
 418:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 419:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCTSR));
 420:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 421:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 422:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 423:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Beacon Timestamp register
 424:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 425:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received beacon frame :SCBTSR
 426:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 427:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_bts(void)
 428:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 429:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCBTSR));
 430:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 431:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 432:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 433:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Beacon Timestamp register of the MAC Symbol counter
 434:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The manual beacon timestamping can be used in conjunction with the
 435:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * relative compare mode of the three compare units to generate compare match
 436:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * interrupts without having a beacon frame received
 437:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 438:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If set to 1, the current symbol counter value is stored into the beacon
 439:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * timestamp register.
 440:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The bit is cleared afterwards.
 441:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 442:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 443:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_enable_manual_bts(void)
 444:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 441               		.loc 5 444 0
 442               		.cfi_startproc
 443 019e CF93      		push r28
 444               	.LCFI26:
 445               		.cfi_def_cfa_offset 3
 446               		.cfi_offset 28, -2
 447 01a0 DF93      		push r29
 448               	.LCFI27:
 449               		.cfi_def_cfa_offset 4
 450               		.cfi_offset 29, -3
 451 01a2 CDB7      		in r28,__SP_L__
 452 01a4 DEB7      		in r29,__SP_H__
 453               	.LCFI28:
 454               		.cfi_def_cfa_register 28
 455               	/* prologue: function */
 456               	/* frame size = 0 */
 457               	/* stack size = 2 */
 458               	.L__stack_usage = 2
 445:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 |= (1 << SCMBTS);
 459               		.loc 5 445 0
 460 01a6 8CED      		ldi r24,lo8(-36)
 461 01a8 90E0      		ldi r25,0
 462 01aa 2CED      		ldi r18,lo8(-36)
 463 01ac 30E0      		ldi r19,0
 464 01ae F901      		movw r30,r18
 465 01b0 2081      		ld r18,Z
 466 01b2 2064      		ori r18,lo8(64)
 467 01b4 FC01      		movw r30,r24
 468 01b6 2083      		st Z,r18
 446:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 &= ~(1 << SCTSE);
 469               		.loc 5 446 0
 470 01b8 8CED      		ldi r24,lo8(-36)
 471 01ba 90E0      		ldi r25,0
 472 01bc 2CED      		ldi r18,lo8(-36)
 473 01be 30E0      		ldi r19,0
 474 01c0 F901      		movw r30,r18
 475 01c2 2081      		ld r18,Z
 476 01c4 277F      		andi r18,lo8(-9)
 477 01c6 FC01      		movw r30,r24
 478 01c8 2083      		st Z,r18
 447:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 479               		.loc 5 447 0
 480 01ca 0000      		nop
 481               	/* epilogue start */
 482 01cc DF91      		pop r29
 483 01ce CF91      		pop r28
 484 01d0 0895      		ret
 485               		.cfi_endproc
 486               	.LFE121:
 488               	.global	appState
 489               		.section	.bss.appState,"aw",@nobits
 492               	appState:
 493 0000 00        		.zero	1
 494               		.section	.bss.msgReq,"aw",@nobits
 497               	msgReq:
 498 0000 0000 0000 		.zero	20
 498      0000 0000 
 498      0000 0000 
 498      0000 0000 
 498      0000 0000 
 499               		.section	.bss.PanId,"aw",@nobits
 502               	PanId:
 503 0000 00        		.zero	1
 504               		.text
 506               	appSendData:
 507               	.LFB130:
 508               		.file 6 "ServerLLDN.c"
   1:ServerLLDN.c  **** /*
   2:ServerLLDN.c  **** 	* ServerLLDN.c
   3:ServerLLDN.c  **** 	*
   4:ServerLLDN.c  **** 	* Created: 10/18/2019 5:15:37 PM
   5:ServerLLDN.c  **** 	*  Author: guilherme
   6:ServerLLDN.c  **** 	*/ 
   7:ServerLLDN.c  **** 
   8:ServerLLDN.c  **** #include <stdlib.h>
   9:ServerLLDN.c  **** #include <stdio.h>
  10:ServerLLDN.c  **** #include <string.h>
  11:ServerLLDN.c  **** #include <inttypes.h>
  12:ServerLLDN.c  **** #include "config.h"
  13:ServerLLDN.c  **** #include "sys.h"
  14:ServerLLDN.c  **** #include "phy.h"
  15:ServerLLDN.c  **** #include "sys.h"
  16:ServerLLDN.c  **** #include "nwk.h"
  17:ServerLLDN.c  **** #include "sysclk.h"
  18:ServerLLDN.c  **** #include "sysTimer.h"
  19:ServerLLDN.c  **** #include "sleep_mgr.h"
  20:ServerLLDN.c  **** #include "sleepmgr.h"
  21:ServerLLDN.c  **** #include "led.h"
  22:ServerLLDN.c  **** #include "ioport.h"
  23:ServerLLDN.c  **** #include "conf_sleepmgr.h"
  24:ServerLLDN.c  **** #include "board.h"
  25:ServerLLDN.c  **** #include "platform.h"
  26:ServerLLDN.c  **** #include "lldn.h"
  27:ServerLLDN.c  **** 
  28:ServerLLDN.c  **** #if APP_COORDINATOR
  29:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
  30:ServerLLDN.c  **** 		/* Only ARM */
  31:ServerLLDN.c  **** 		#include "stdio_usb.h"
  32:ServerLLDN.c  **** 		#define MASTER_MACSC	0
  33:ServerLLDN.c  **** 		#define TIMESLOT_TIMER	0
  34:ServerLLDN.c  **** 	#else
  35:ServerLLDN.c  **** 		/* Only megarf series */
  36:ServerLLDN.c  **** 		#include "conf_sio2host.h" // necessary for prints
  37:ServerLLDN.c  **** 		#define MASTER_MACSC	1
  38:ServerLLDN.c  **** 		#define TIMESLOT_TIMER	0
  39:ServerLLDN.c  **** 	#endif
  40:ServerLLDN.c  **** #else
  41:ServerLLDN.c  **** 	/* Only megarf series */
  42:ServerLLDN.c  **** 	#include "conf_sio2host.h" // necessary for prints
  43:ServerLLDN.c  **** 	#define MASTER_MACSC		1
  44:ServerLLDN.c  **** #endif
  45:ServerLLDN.c  **** 
  46:ServerLLDN.c  **** #define PRINT 0
  47:ServerLLDN.c  **** 
  48:ServerLLDN.c  **** #if (MASTER_MACSC == 1)
  49:ServerLLDN.c  **** 	#include "macsc_megarf.h"
  50:ServerLLDN.c  **** #else
  51:ServerLLDN.c  **** 	// static SYS_Timer_t				tmrBeaconInterval;			// Beacon
  52:ServerLLDN.c  **** 	// static SYS_Timer_t				tmrComputeData;				// Compute data
  53:ServerLLDN.c  **** #endif
  54:ServerLLDN.c  **** 	
  55:ServerLLDN.c  **** // equation for tTS gives time in seconds, the division by SYMBOL_TIME changes to symbols for count
  56:ServerLLDN.c  **** AppState_t	appState = APP_STATE_INITIAL;
  57:ServerLLDN.c  **** static NWK_DataReq_t msgReq;
  58:ServerLLDN.c  **** static uint8_t PanId;
  59:ServerLLDN.c  **** 
  60:ServerLLDN.c  **** static void appSendData(void)
  61:ServerLLDN.c  **** {
 509               		.loc 6 61 0
 510               		.cfi_startproc
 511 01d2 CF93      		push r28
 512               	.LCFI29:
 513               		.cfi_def_cfa_offset 3
 514               		.cfi_offset 28, -2
 515 01d4 DF93      		push r29
 516               	.LCFI30:
 517               		.cfi_def_cfa_offset 4
 518               		.cfi_offset 29, -3
 519 01d6 CDB7      		in r28,__SP_L__
 520 01d8 DEB7      		in r29,__SP_H__
 521               	.LCFI31:
 522               		.cfi_def_cfa_register 28
 523               	/* prologue: function */
 524               	/* frame size = 0 */
 525               	/* stack size = 2 */
 526               	.L__stack_usage = 2
  62:ServerLLDN.c  **** 	if(msgReq.options != 0)
 527               		.loc 6 62 0
 528 01da 8091 0000 		lds r24,msgReq+9
 529 01de 9091 0000 		lds r25,msgReq+9+1
 530 01e2 892B      		or r24,r25
 531 01e4 01F0      		breq .L17
  63:ServerLLDN.c  **** 	{
  64:ServerLLDN.c  **** 		// printf("\nMSG REQ SENT %d",msgReq.options);
  65:ServerLLDN.c  **** 		NWK_DataReq(&msgReq);
 532               		.loc 6 65 0
 533 01e6 80E0      		ldi r24,lo8(msgReq)
 534 01e8 90E0      		ldi r25,hi8(msgReq)
 535 01ea 0E94 0000 		call NWK_DataReq
 536               	.L17:
  66:ServerLLDN.c  **** 	#if !APP_COORDINATOR
  67:ServerLLDN.c  **** 	#endif
  68:ServerLLDN.c  **** 	}
  69:ServerLLDN.c  **** }
 537               		.loc 6 69 0
 538 01ee 0000      		nop
 539               	/* epilogue start */
 540 01f0 DF91      		pop r29
 541 01f2 CF91      		pop r28
 542 01f4 0895      		ret
 543               		.cfi_endproc
 544               	.LFE130:
 546               		.section	.bss.rec_beacon,"aw",@nobits
 549               	rec_beacon:
 550 0000 0000      		.zero	2
 551               		.section	.bss.msgConfigStatus,"aw",@nobits
 554               	msgConfigStatus:
 555 0000 0000 0000 		.zero	6
 555      0000 
 556               		.section	.bss.msgDiscResponse,"aw",@nobits
 559               	msgDiscResponse:
 560 0000 0000 0000 		.zero	4
 561               		.section	.data.payloadSize,"aw",@progbits
 564               	payloadSize:
 565 0000 01        		.byte	1
 566               	.global	assTimeSlot
 567               		.section	.data.assTimeSlot,"aw",@progbits
 570               	assTimeSlot:
 571 0000 FF        		.byte	-1
 572               	.global	tsDuration
 573               		.section	.bss.tsDuration,"aw",@nobits
 576               	tsDuration:
 577 0000 00        		.zero	1
 578               		.section	.bss.ack_received,"aw",@nobits
 581               	ack_received:
 582 0000 00        		.zero	1
 583               	.global	MacLLDNMgmtTS
 584               		.section	.bss.MacLLDNMgmtTS,"aw",@nobits
 587               	MacLLDNMgmtTS:
 588 0000 00        		.zero	1
 589               	.global	associated
 590               		.section	.bss.associated,"aw",@nobits
 593               	associated:
 594 0000 00        		.zero	1
 595               		.text
 597               	send_message_timeHandler:
 598               	.LFB131:
  70:ServerLLDN.c  **** 
  71:ServerLLDN.c  **** #if APP_COORDINATOR
  72:ServerLLDN.c  **** 
  73:ServerLLDN.c  **** 	#define NODOS_ASSOCIADOS_ESPERADOS 12
  74:ServerLLDN.c  **** 
  75:ServerLLDN.c  **** 	float beaconInterval;
  76:ServerLLDN.c  **** 	AppPanState_t appPanState = APP_PAN_STATE_RESET;		// Initial state of PAN node
  77:ServerLLDN.c  **** 	NWK_ACKFormat_t ACKFrame;								// ACK Frame Payload used in Discovery State
  78:ServerLLDN.c  **** 	int ACKFrame_size = 0;									// Bitmap size 
  79:ServerLLDN.c  **** 	uint8_t cycles_counter = macLLDNdiscoveryModeTimeout;
  80:ServerLLDN.c  **** 	int counter_associados = 0;								// Associated nodes counter
  81:ServerLLDN.c  **** 	NWK_ConfigRequest_t msgsConfRequest[254];				// Array for Configure Request messages, one position
  82:ServerLLDN.c  **** 	NWK_ConfigRequest_t ConfigRequest;
  83:ServerLLDN.c  **** 	int macLLDNnumUplinkTS = 0;								// Number of uplink timeslots, is also the control of associate
  84:ServerLLDN.c  **** 	int tsDuration  = 0;						
  85:ServerLLDN.c  **** 	int index_ConfRequest = 0;
  86:ServerLLDN.c  **** 	int index_TimeSlot = 0;
  87:ServerLLDN.c  **** 	static SYS_Timer_t tmrDelay_Discovery;							// Timer for delay between messages
  88:ServerLLDN.c  **** 	static SYS_Timer_t tmrDelay_Configuration;						// Timer for delay between messages
  89:ServerLLDN.c  **** 	
  90:ServerLLDN.c  **** 	
  91:ServerLLDN.c  **** 	int count_discovery = 0;
  92:ServerLLDN.c  **** 	int count_configuration = 0;
  93:ServerLLDN.c  **** 
  94:ServerLLDN.c  **** 	
  95:ServerLLDN.c  **** 	static void tmrDelayHandler(SYS_Timer_t *timer)
  96:ServerLLDN.c  **** 	{
  97:ServerLLDN.c  **** 		// printf("\nTimer_Software");
  98:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
  99:ServerLLDN.c  **** 	}
 100:ServerLLDN.c  **** 	
 101:ServerLLDN.c  **** 	
 102:ServerLLDN.c  **** 	static void tmrResetHandler(SYS_Timer_t *timer)
 103:ServerLLDN.c  **** 	{
 104:ServerLLDN.c  **** 		// printf("\nTimer_Software");
 105:ServerLLDN.c  **** 		appState = APP_STATE_INITIAL;
 106:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_RESET;
 107:ServerLLDN.c  **** 	}
 108:ServerLLDN.c  **** 	
 109:ServerLLDN.c  **** 	
 110:ServerLLDN.c  **** 	static void lldn_server_beacon(void)
 111:ServerLLDN.c  **** 	{
 112:ServerLLDN.c  **** 		// printf("\nBeacon Timer");
 113:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 114:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 115:ServerLLDN.c  **** 	}
 116:ServerLLDN.c  **** 	
 117:ServerLLDN.c  **** 	static void downlink_delay_handler(void)
 118:ServerLLDN.c  **** 	{
 119:ServerLLDN.c  **** 		if(msgReq.options == NWK_OPT_LLDN_ACK)
 120:ServerLLDN.c  **** 		{
 121:ServerLLDN.c  **** 			//printf("\ndelay timer");
 122:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 123:ServerLLDN.c  **** 		}
 124:ServerLLDN.c  **** 	}
 125:ServerLLDN.c  **** 	
 126:ServerLLDN.c  **** 	static void start_online_handled(void)
 127:ServerLLDN.c  **** 	{
 128:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_ONLINE_INITIAL
 129:ServerLLDN.c  **** 	}
 130:ServerLLDN.c  **** 	
 131:ServerLLDN.c  **** 	static void end_online_handler(void)
 132:ServerLLDN.c  **** 	{
 133:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_ONLINE_END_BE;
 134:ServerLLDN.c  **** 	}
 135:ServerLLDN.c  **** 	
 136:ServerLLDN.c  **** 	#if TIMESLOT_TIMER
 137:ServerLLDN.c  **** 	static void teste_handler(void)
 138:ServerLLDN.c  **** 	{
 139:ServerLLDN.c  **** 		if(msgReq.options)
 140:ServerLLDN.c  **** 		printf("\n***TIMESLOT****");
 141:ServerLLDN.c  **** 		macsc_disable_cmp_int(MACSC_CC3);
 142:ServerLLDN.c  **** 	}
 143:ServerLLDN.c  **** 	#endif
 144:ServerLLDN.c  **** 	
 145:ServerLLDN.c  **** 	static void addToAckArray(uint16_t addres)
 146:ServerLLDN.c  **** 	{	
 147:ServerLLDN.c  **** 		count_discovery++;
 148:ServerLLDN.c  **** 		int pos =(int) addres / 8;
 149:ServerLLDN.c  **** 		int bit_shift = 8 - (addres % 8);
 150:ServerLLDN.c  **** 		
 151:ServerLLDN.c  **** 		if(ACKFrame.ackFlags[pos] & 1 << bit_shift)
 152:ServerLLDN.c  **** 			printf("\n Addres colision");
 153:ServerLLDN.c  **** 		else
 154:ServerLLDN.c  **** 		{
 155:ServerLLDN.c  **** 			ACKFrame.ackFlags[pos] |= 1 << bit_shift;
 156:ServerLLDN.c  **** 			count_discovery++;
 157:ServerLLDN.c  **** 		}
 158:ServerLLDN.c  **** 		if (pos + 1 > ACKFrame_size)
 159:ServerLLDN.c  **** 		ACKFrame_size = pos + 1;
 160:ServerLLDN.c  **** 	}
 161:ServerLLDN.c  **** 	
 162:ServerLLDN.c  **** 	static void addConfRequestArray(NWK_ConfigStatus_t *node)
 163:ServerLLDN.c  **** 	{
 164:ServerLLDN.c  **** 		count_configuration++;
 165:ServerLLDN.c  **** 		index_ConfRequest++;
 166:ServerLLDN.c  **** 		if(node->ts_dir.tsDuration > tsDuration)
 167:ServerLLDN.c  **** 			tsDuration = node->ts_dir.tsDuration;
 168:ServerLLDN.c  **** 		// tem que atualizar o tamanho final
 169:ServerLLDN.c  **** 		msgsConfRequest[index_ConfRequest].id = LL_CONFIGURATION_REQUEST;
 170:ServerLLDN.c  ****  		msgsConfRequest[index_ConfRequest].macAddr = node->macAddr;
 171:ServerLLDN.c  ****  		msgsConfRequest[index_ConfRequest].s_macAddr = APP_ADDR;
 172:ServerLLDN.c  ****  		msgsConfRequest[index_ConfRequest].tx_channel = APP_CHANNEL;
 173:ServerLLDN.c  ****  		msgsConfRequest[index_ConfRequest].assTimeSlot = (uint8_t)index_ConfRequest + (uint8_t)index_Tim
 174:ServerLLDN.c  ****  		msgsConfRequest[index_ConfRequest].conf.macLLDNmgmtTS = MacLLDNMgmtTS;
 175:ServerLLDN.c  **** 	}
 176:ServerLLDN.c  **** 		
 177:ServerLLDN.c  **** 	static void CopyToConfigRequest(int i)
 178:ServerLLDN.c  **** 	{
 179:ServerLLDN.c  **** 		ConfigRequest.id = msgsConfRequest[i].id;
 180:ServerLLDN.c  **** 		ConfigRequest.s_macAddr = msgsConfRequest[i].s_macAddr;
 181:ServerLLDN.c  **** 		ConfigRequest.tx_channel = msgsConfRequest[i].tx_channel;
 182:ServerLLDN.c  **** 		ConfigRequest.assTimeSlot = msgsConfRequest[i].assTimeSlot;
 183:ServerLLDN.c  **** 		ConfigRequest.macAddr = msgsConfRequest[i].macAddr;
 184:ServerLLDN.c  **** 		ConfigRequest.conf.tsDuration = tsDuration;
 185:ServerLLDN.c  **** 		ConfigRequest.conf.macLLDNmgmtTS = msgsConfRequest[i].conf.macLLDNmgmtTS;
 186:ServerLLDN.c  **** 	}
 187:ServerLLDN.c  **** 	
 188:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 189:ServerLLDN.c  **** 	{
 190:ServerLLDN.c  **** 		if(ind->data[0] == LL_DISCOVER_RESPONSE)
 191:ServerLLDN.c  **** 		{
 192:ServerLLDN.c  **** 			NWK_DiscoverResponse_t *msg = (NWK_DiscoverResponse_t*)ind->data;
 193:ServerLLDN.c  **** 			addToAckArray(msg->macAddr);
 194:ServerLLDN.c  **** 			#if PRINT
 195:ServerLLDN.c  **** 			printf("\nDISC %d", msg->macAddr);	
 196:ServerLLDN.c  **** 			#endif
 197:ServerLLDN.c  **** 		}
 198:ServerLLDN.c  **** 		else if(ind->data[0] == LL_CONFIGURATION_STATUS)
 199:ServerLLDN.c  **** 		{
 200:ServerLLDN.c  **** 			NWK_ConfigStatus_t *msg = (NWK_ConfigStatus_t*)ind->data;
 201:ServerLLDN.c  **** 			addConfRequestArray(msg);
 202:ServerLLDN.c  **** 			#if PRINT
 203:ServerLLDN.c  **** 			printf("\nCONF %d", msg->macAddr);	
 204:ServerLLDN.c  **** 			#endif
 205:ServerLLDN.c  **** 		}
 206:ServerLLDN.c  **** 		else return false;			
 207:ServerLLDN.c  **** 		return true;
 208:ServerLLDN.c  **** 	}
 209:ServerLLDN.c  **** 	
 210:ServerLLDN.c  **** 	static void appPanPrepareACK(void)
 211:ServerLLDN.c  **** 	{
 212:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 213:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 214:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 215:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_ACK;
 216:ServerLLDN.c  **** 		msgReq.data					= (uint8_t *)&ACKFrame;
 217:ServerLLDN.c  **** 		msgReq.size					= sizeof(uint8_t)*(ACKFrame_size + 1);
 218:ServerLLDN.c  **** 		
 219:ServerLLDN.c  **** 	}
 220:ServerLLDN.c  **** 
 221:ServerLLDN.c  **** 	static void appPanReset(void)
 222:ServerLLDN.c  **** 	{
 223:ServerLLDN.c  **** 		// prepare beacon reset message
 224:ServerLLDN.c  **** 		msgReq.dstAddr		= 0;
 225:ServerLLDN.c  **** 		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 226:ServerLLDN.c  **** 		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 227:ServerLLDN.c  **** 		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
 228:ServerLLDN.c  **** 		msgReq.data			= NULL;
 229:ServerLLDN.c  **** 		msgReq.size			= 0;
 230:ServerLLDN.c  **** 
 231:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 232:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 233:ServerLLDN.c  **** 		ACKFrame_size = 0;
 234:ServerLLDN.c  **** 		index_TimeSlot = 0;
 235:ServerLLDN.c  **** 		index_ConfRequest = 0;
 236:ServerLLDN.c  **** 		counter_associados = 0;
 237:ServerLLDN.c  **** 		tsDuration = 0;
 238:ServerLLDN.c  **** 	}
 239:ServerLLDN.c  **** 
 240:ServerLLDN.c  **** 	static void appPanDiscInit(void)
 241:ServerLLDN.c  **** 	{	
 242:ServerLLDN.c  **** 		/* clear Ack array of previous discovery state */
 243:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 244:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 245:ServerLLDN.c  **** 		ACKFrame_size = 0;
 246:ServerLLDN.c  **** 		/* Prepare Beacon Message as first beacon in discovery state */		
 247:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 248:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 249:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 250:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE;
 251:ServerLLDN.c  **** 		msgReq.data					= NULL;
 252:ServerLLDN.c  **** 		msgReq.size					= 0;
 253:ServerLLDN.c  **** 		
 254:ServerLLDN.c  **** 		
 255:ServerLLDN.c  **** 		/* Only start timers if it is the first association process */
 256:ServerLLDN.c  **** 		if(cycles_counter == 0) 
 257:ServerLLDN.c  **** 		{
 258:ServerLLDN.c  **** 			
 259:ServerLLDN.c  **** 		/* Calculates Beacon Intervals according to 802.15.4e - 2012 p. 70 */
 260:ServerLLDN.c  **** 		n = 127; // 180 -safe octets
 261:ServerLLDN.c  **** 		tTS =  ((p_var*sp + (m+n)*sm + macMinLIFSPeriod)/v_var);
 262:ServerLLDN.c  **** 		#if (MASTER_MACSC == 1)
 263:ServerLLDN.c  **** 		
 264:ServerLLDN.c  **** 			beaconInterval = 2 * numBaseTimeSlotperMgmt * (tTS) / (SYMBOL_TIME);
 265:ServerLLDN.c  **** 			/*
 266:ServerLLDN.c  **** 			* Configure interrupts callback functions
 267:ServerLLDN.c  **** 			* overflow interrupt, compare 1,2,3 interrupts
 268:ServerLLDN.c  **** 			*/
 269:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(lldn_server_beacon);
 270:ServerLLDN.c  **** 			macsc_set_cmp3_int_cb(downlink_delay_handler);
 271:ServerLLDN.c  **** 			/*
 272:ServerLLDN.c  **** 			* Configure MACSC to generate compare interrupts from channels 1,2,3
 273:ServerLLDN.c  **** 			* Set compare mode to absolute, set compare value.
 274:ServerLLDN.c  **** 			*/
 275:ServerLLDN.c  **** 			macsc_enable_manual_bts();
 276:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 277:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC3);
 278:ServerLLDN.c  **** 
 279:ServerLLDN.c  **** 			
 280:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval , MACSC_CC1);
 281:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, 3 * beaconInterval / 8 , MACSC_CC3);
 282:ServerLLDN.c  **** 			
 283:ServerLLDN.c  **** 			/* Timer used in testing */
 284:ServerLLDN.c  **** 			#if TIMESLOT_TIMER
 285:ServerLLDN.c  **** 			macsc_set_cmp2_int_cb(teste_handler);	
 286:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC2);
 287:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval / 2, MACSC_CC2);
 288:ServerLLDN.c  **** 			#endif
 289:ServerLLDN.c  **** 			
 290:ServerLLDN.c  **** 		#endif
 291:ServerLLDN.c  **** 		}
 292:ServerLLDN.c  **** 	}
 293:ServerLLDN.c  **** 
 294:ServerLLDN.c  **** 	static void appPanOnlineInit()
 295:ServerLLDN.c  **** 	{
 296:ServerLLDN.c  **** 		beaconInterval = (assTimeSlot + MacLLDNMgmtTS*numBaseTimeSlotperMgmt) * tsDuration; // in octets
 297:ServerLLDN.c  **** 		// Configure Timers
 298:ServerLLDN.c  **** 		macsc_set_cmp1_int_cb(end_online_handler);
 299:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 300:ServerLLDN.c  **** 		macsc_enable_cmp_int(MACSC_CC1);
 301:ServerLLDN.c  **** 		macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval, MACSC_CC1);
 302:ServerLLDN.c  **** 	}
 303:ServerLLDN.c  **** 
 304:ServerLLDN.c  **** 
 305:ServerLLDN.c  **** #else 
 306:ServerLLDN.c  **** 	static NwkFrameBeaconHeaderLLDN_t *rec_beacon;
 307:ServerLLDN.c  **** 	static NWK_ConfigStatus_t msgConfigStatus;
 308:ServerLLDN.c  **** 	static NWK_DiscoverResponse_t msgDiscResponse;
 309:ServerLLDN.c  **** 
 310:ServerLLDN.c  **** 	static uint8_t payloadSize = 0x01;
 311:ServerLLDN.c  **** 	uint8_t assTimeSlot = 0xFF;
 312:ServerLLDN.c  **** 	uint8_t tsDuration = 0;
 313:ServerLLDN.c  **** 	
 314:ServerLLDN.c  **** 	static bool ack_received;
 315:ServerLLDN.c  **** 	bool MacLLDNMgmtTS = 0; 
 316:ServerLLDN.c  **** 	bool associated = 0;
 317:ServerLLDN.c  **** 	
 318:ServerLLDN.c  **** 	static void send_message_timeHandler(void)
 319:ServerLLDN.c  **** 	{
 599               		.loc 6 319 0
 600               		.cfi_startproc
 601 01f6 CF93      		push r28
 602               	.LCFI32:
 603               		.cfi_def_cfa_offset 3
 604               		.cfi_offset 28, -2
 605 01f8 DF93      		push r29
 606               	.LCFI33:
 607               		.cfi_def_cfa_offset 4
 608               		.cfi_offset 29, -3
 609 01fa CDB7      		in r28,__SP_L__
 610 01fc DEB7      		in r29,__SP_H__
 611               	.LCFI34:
 612               		.cfi_def_cfa_register 28
 613               	/* prologue: function */
 614               	/* frame size = 0 */
 615               	/* stack size = 2 */
 616               	.L__stack_usage = 2
 320:ServerLLDN.c  **** 		appState = APP_STATE_SEND;	
 617               		.loc 6 320 0
 618 01fe 82E0      		ldi r24,lo8(2)
 619 0200 8093 0000 		sts appState,r24
 321:ServerLLDN.c  **** 	}
 620               		.loc 6 321 0
 621 0204 0000      		nop
 622               	/* epilogue start */
 623 0206 DF91      		pop r29
 624 0208 CF91      		pop r28
 625 020a 0895      		ret
 626               		.cfi_endproc
 627               	.LFE131:
 629               		.section	.rodata
 630               	.LC1:
 631 0000 6163 6B20 		.string	"ack = %d"
 631      3D20 2564 
 631      00
 632               		.text
 634               	appBeaconInd:
 635               	.LFB132:
 322:ServerLLDN.c  **** 
 323:ServerLLDN.c  **** 	
 324:ServerLLDN.c  **** 	static bool appBeaconInd(NWK_DataInd_t *ind)
 325:ServerLLDN.c  **** 	{
 636               		.loc 6 325 0
 637               		.cfi_startproc
 638 020c CF93      		push r28
 639               	.LCFI35:
 640               		.cfi_def_cfa_offset 3
 641               		.cfi_offset 28, -2
 642 020e DF93      		push r29
 643               	.LCFI36:
 644               		.cfi_def_cfa_offset 4
 645               		.cfi_offset 29, -3
 646 0210 00D0      		rcall .
 647 0212 00D0      		rcall .
 648               	.LCFI37:
 649               		.cfi_def_cfa_offset 8
 650 0214 CDB7      		in r28,__SP_L__
 651 0216 DEB7      		in r29,__SP_H__
 652               	.LCFI38:
 653               		.cfi_def_cfa_register 28
 654               	/* prologue: function */
 655               	/* frame size = 4 */
 656               	/* stack size = 6 */
 657               	.L__stack_usage = 6
 658 0218 9C83      		std Y+4,r25
 659 021a 8B83      		std Y+3,r24
 326:ServerLLDN.c  **** 		macsc_enable_manual_bts();	
 660               		.loc 6 326 0
 661 021c 0E94 0000 		call macsc_enable_manual_bts
 327:ServerLLDN.c  **** 		rec_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
 662               		.loc 6 327 0
 663 0220 8B81      		ldd r24,Y+3
 664 0222 9C81      		ldd r25,Y+4
 665 0224 FC01      		movw r30,r24
 666 0226 8085      		ldd r24,Z+8
 667 0228 9185      		ldd r25,Z+9
 668 022a 9093 0000 		sts rec_beacon+1,r25
 669 022e 8093 0000 		sts rec_beacon,r24
 328:ServerLLDN.c  **** 		PanId = rec_beacon->PanId; // s pode mudar se ele associar
 670               		.loc 6 328 0
 671 0232 8091 0000 		lds r24,rec_beacon
 672 0236 9091 0000 		lds r25,rec_beacon+1
 673 023a FC01      		movw r30,r24
 674 023c 8481      		ldd r24,Z+4
 675 023e 8093 0000 		sts PanId,r24
 329:ServerLLDN.c  **** 		
 330:ServerLLDN.c  **** 		if( (rec_beacon->Flags.txState == DISC_MODE && !ack_received) || 
 676               		.loc 6 330 0
 677 0242 8091 0000 		lds r24,rec_beacon
 678 0246 9091 0000 		lds r25,rec_beacon+1
 679 024a FC01      		movw r30,r24
 680 024c 8381      		ldd r24,Z+3
 681 024e 8770      		andi r24,lo8(7)
 682 0250 8430      		cpi r24,lo8(4)
 683 0252 01F4      		brne .L20
 684               		.loc 6 330 0 is_stmt 0 discriminator 1
 685 0254 9091 0000 		lds r25,ack_received
 686 0258 81E0      		ldi r24,lo8(1)
 687 025a 8927      		eor r24,r25
 688 025c 8823      		tst r24
 689 025e 01F4      		brne .L21
 690               	.L20:
 331:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received))
 691               		.loc 6 331 0 is_stmt 1 discriminator 3
 692 0260 8091 0000 		lds r24,rec_beacon
 693 0264 9091 0000 		lds r25,rec_beacon+1
 694 0268 FC01      		movw r30,r24
 695 026a 8381      		ldd r24,Z+3
 696 026c 8770      		andi r24,lo8(7)
 330:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received))
 697               		.loc 6 330 0 discriminator 3
 698 026e 8630      		cpi r24,lo8(6)
 699 0270 01F0      		breq .+2
 700 0272 00C0      		rjmp .L22
 701               		.loc 6 331 0
 702 0274 8091 0000 		lds r24,ack_received
 703 0278 8823      		tst r24
 704 027a 01F4      		brne .+2
 705 027c 00C0      		rjmp .L22
 706               	.L21:
 707               	.LBB2:
 332:ServerLLDN.c  **** 		{
 333:ServerLLDN.c  **** 			int msg_wait_time = rec_beacon->Flags.numBaseMgmtTimeslots * rec_beacon->TimeSlotSize* 2 - 250; 
 708               		.loc 6 333 0
 709 027e 8091 0000 		lds r24,rec_beacon
 710 0282 9091 0000 		lds r25,rec_beacon+1
 711 0286 FC01      		movw r30,r24
 712 0288 8381      		ldd r24,Z+3
 713 028a 8295      		swap r24
 714 028c 8695      		lsr r24
 715 028e 8770      		andi r24,lo8(7)
 716 0290 482F      		mov r20,r24
 717 0292 50E0      		ldi r21,0
 718 0294 8091 0000 		lds r24,rec_beacon
 719 0298 9091 0000 		lds r25,rec_beacon+1
 720 029c FC01      		movw r30,r24
 721 029e 8681      		ldd r24,Z+6
 722 02a0 282F      		mov r18,r24
 723 02a2 30E0      		ldi r19,0
 724 02a4 429F      		mul r20,r18
 725 02a6 C001      		movw r24,r0
 726 02a8 439F      		mul r20,r19
 727 02aa 900D      		add r25,r0
 728 02ac 529F      		mul r21,r18
 729 02ae 900D      		add r25,r0
 730 02b0 1124      		clr r1
 731 02b2 8D57      		subi r24,125
 732 02b4 9109      		sbc r25,__zero_reg__
 733 02b6 880F      		lsl r24
 734 02b8 991F      		rol r25
 735 02ba 9A83      		std Y+2,r25
 736 02bc 8983      		std Y+1,r24
 334:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(send_message_timeHandler);
 737               		.loc 6 334 0
 738 02be 80E0      		ldi r24,lo8(gs(send_message_timeHandler))
 739 02c0 90E0      		ldi r25,hi8(gs(send_message_timeHandler))
 740 02c2 0E94 0000 		call macsc_set_cmp1_int_cb
 335:ServerLLDN.c  **** 			
 336:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 741               		.loc 6 336 0
 742 02c6 81E0      		ldi r24,lo8(1)
 743 02c8 0E94 0000 		call macsc_enable_cmp_int
 337:ServerLLDN.c  **** 				  
 338:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, msg_wait_time , MACSC_CC1);
 744               		.loc 6 338 0
 745 02cc 8981      		ldd r24,Y+1
 746 02ce 9A81      		ldd r25,Y+2
 747 02d0 092E      		mov __tmp_reg__,r25
 748 02d2 000C      		lsl r0
 749 02d4 AA0B      		sbc r26,r26
 750 02d6 BB0B      		sbc r27,r27
 751 02d8 21E0      		ldi r18,lo8(1)
 752 02da AC01      		movw r20,r24
 753 02dc BD01      		movw r22,r26
 754 02de 81E0      		ldi r24,lo8(1)
 755 02e0 0E94 0000 		call macsc_use_cmp
 339:ServerLLDN.c  **** 			appState = (rec_beacon->Flags.txState == DISC_MODE) ? APP_STATE_PREP_DISC_REPONSE : APP_STATE_PR
 756               		.loc 6 339 0
 757 02e4 8091 0000 		lds r24,rec_beacon
 758 02e8 9091 0000 		lds r25,rec_beacon+1
 759 02ec FC01      		movw r30,r24
 760 02ee 8381      		ldd r24,Z+3
 761 02f0 8770      		andi r24,lo8(7)
 762 02f2 8430      		cpi r24,lo8(4)
 763 02f4 01F4      		brne .L23
 764               		.loc 6 339 0 is_stmt 0 discriminator 1
 765 02f6 84E0      		ldi r24,lo8(4)
 766 02f8 00C0      		rjmp .L24
 767               	.L23:
 768               		.loc 6 339 0 discriminator 2
 769 02fa 85E0      		ldi r24,lo8(5)
 770               	.L24:
 771               		.loc 6 339 0 discriminator 4
 772 02fc 8093 0000 		sts appState,r24
 773               	.LBE2:
 332:ServerLLDN.c  **** 			int msg_wait_time = rec_beacon->Flags.numBaseMgmtTimeslots * rec_beacon->TimeSlotSize* 2 - 250; 
 774               		.loc 6 332 0 is_stmt 1 discriminator 4
 775 0300 00C0      		rjmp .L25
 776               	.L22:
 340:ServerLLDN.c  **** 		}
 341:ServerLLDN.c  **** 		else if (rec_beacon->Flags.txState == RESET_MODE)
 777               		.loc 6 341 0
 778 0302 8091 0000 		lds r24,rec_beacon
 779 0306 9091 0000 		lds r25,rec_beacon+1
 780 030a FC01      		movw r30,r24
 781 030c 8381      		ldd r24,Z+3
 782 030e 8770      		andi r24,lo8(7)
 783 0310 8730      		cpi r24,lo8(7)
 784 0312 01F4      		brne .L25
 342:ServerLLDN.c  **** 		{
 343:ServerLLDN.c  **** 			
 344:ServerLLDN.c  **** 			ack_received = 0;
 785               		.loc 6 344 0
 786 0314 1092 0000 		sts ack_received,__zero_reg__
 345:ServerLLDN.c  **** 			associated = 0;
 787               		.loc 6 345 0
 788 0318 1092 0000 		sts associated,__zero_reg__
 346:ServerLLDN.c  **** 			printf("ack = %d" ,ack_received);
 789               		.loc 6 346 0
 790 031c 8091 0000 		lds r24,ack_received
 791 0320 882F      		mov r24,r24
 792 0322 90E0      		ldi r25,0
 793 0324 292F      		mov r18,r25
 794 0326 2F93      		push r18
 795 0328 8F93      		push r24
 796 032a 80E0      		ldi r24,lo8(.LC1)
 797 032c 90E0      		ldi r25,hi8(.LC1)
 798 032e 892F      		mov r24,r25
 799 0330 8F93      		push r24
 800 0332 80E0      		ldi r24,lo8(.LC1)
 801 0334 90E0      		ldi r25,hi8(.LC1)
 802 0336 8F93      		push r24
 803 0338 0E94 0000 		call printf
 804 033c 0F90      		pop __tmp_reg__
 805 033e 0F90      		pop __tmp_reg__
 806 0340 0F90      		pop __tmp_reg__
 807 0342 0F90      		pop __tmp_reg__
 808               	.L25:
 347:ServerLLDN.c  **** 		}
 348:ServerLLDN.c  **** 
 349:ServerLLDN.c  **** 		return true;
 809               		.loc 6 349 0
 810 0344 81E0      		ldi r24,lo8(1)
 811               	/* epilogue start */
 350:ServerLLDN.c  **** 	}
 812               		.loc 6 350 0
 813 0346 0F90      		pop __tmp_reg__
 814 0348 0F90      		pop __tmp_reg__
 815 034a 0F90      		pop __tmp_reg__
 816 034c 0F90      		pop __tmp_reg__
 817 034e DF91      		pop r29
 818 0350 CF91      		pop r28
 819 0352 0895      		ret
 820               		.cfi_endproc
 821               	.LFE132:
 823               		.section	.rodata
 824               	.LC2:
 825 0009 0A20 6163 		.string	"\n ack true"
 825      6B20 7472 
 825      7565 00
 826               		.text
 828               	appAckInd:
 829               	.LFB133:
 351:ServerLLDN.c  **** 	
 352:ServerLLDN.c  **** 	static bool appAckInd(NWK_DataInd_t *ind)
 353:ServerLLDN.c  **** 	{
 830               		.loc 6 353 0
 831               		.cfi_startproc
 832 0354 CF93      		push r28
 833               	.LCFI39:
 834               		.cfi_def_cfa_offset 3
 835               		.cfi_offset 28, -2
 836 0356 DF93      		push r29
 837               	.LCFI40:
 838               		.cfi_def_cfa_offset 4
 839               		.cfi_offset 29, -3
 840 0358 CDB7      		in r28,__SP_L__
 841 035a DEB7      		in r29,__SP_H__
 842               	.LCFI41:
 843               		.cfi_def_cfa_register 28
 844 035c 2897      		sbiw r28,8
 845               	.LCFI42:
 846               		.cfi_def_cfa_offset 12
 847 035e 0FB6      		in __tmp_reg__,__SREG__
 848 0360 F894      		cli
 849 0362 DEBF      		out __SP_H__,r29
 850 0364 0FBE      		out __SREG__,__tmp_reg__
 851 0366 CDBF      		out __SP_L__,r28
 852               	/* prologue: function */
 853               	/* frame size = 8 */
 854               	/* stack size = 10 */
 855               	.L__stack_usage = 10
 856 0368 9887      		std Y+8,r25
 857 036a 8F83      		std Y+7,r24
 354:ServerLLDN.c  **** 		NWK_ACKFormat_t *ackframe = (NWK_ACKFormat_t*)ind->data;
 858               		.loc 6 354 0
 859 036c 8F81      		ldd r24,Y+7
 860 036e 9885      		ldd r25,Y+8
 861 0370 FC01      		movw r30,r24
 862 0372 8085      		ldd r24,Z+8
 863 0374 9185      		ldd r25,Z+9
 864 0376 9A83      		std Y+2,r25
 865 0378 8983      		std Y+1,r24
 355:ServerLLDN.c  **** 		if(PanId == ackframe->sourceId)
 866               		.loc 6 355 0
 867 037a 8981      		ldd r24,Y+1
 868 037c 9A81      		ldd r25,Y+2
 869 037e FC01      		movw r30,r24
 870 0380 9081      		ld r25,Z
 871 0382 8091 0000 		lds r24,PanId
 872 0386 9817      		cp r25,r24
 873 0388 01F4      		brne .L28
 874               	.LBB3:
 356:ServerLLDN.c  **** 		{
 357:ServerLLDN.c  **** 			int pos = APP_ADDR / 8;
 875               		.loc 6 357 0
 876 038a 1C82      		std Y+4,__zero_reg__
 877 038c 1B82      		std Y+3,__zero_reg__
 358:ServerLLDN.c  **** 			int bit_shift = 8 - APP_ADDR % 8;
 878               		.loc 6 358 0
 879 038e 87E0      		ldi r24,lo8(7)
 880 0390 90E0      		ldi r25,0
 881 0392 9E83      		std Y+6,r25
 882 0394 8D83      		std Y+5,r24
 359:ServerLLDN.c  **** 			if( ackframe->ackFlags[pos] & 1 << bit_shift)	
 883               		.loc 6 359 0
 884 0396 2981      		ldd r18,Y+1
 885 0398 3A81      		ldd r19,Y+2
 886 039a 8B81      		ldd r24,Y+3
 887 039c 9C81      		ldd r25,Y+4
 888 039e 820F      		add r24,r18
 889 03a0 931F      		adc r25,r19
 890 03a2 0196      		adiw r24,1
 891 03a4 FC01      		movw r30,r24
 892 03a6 8081      		ld r24,Z
 893 03a8 882F      		mov r24,r24
 894 03aa 90E0      		ldi r25,0
 895 03ac 0D80      		ldd r0,Y+5
 896 03ae 00C0      		rjmp 2f
 897               		1:
 898 03b0 9595      		asr r25
 899 03b2 8795      		ror r24
 900               		2:
 901 03b4 0A94      		dec r0
 902 03b6 02F4      		brpl 1b
 903 03b8 8170      		andi r24,1
 904 03ba 9927      		clr r25
 905 03bc 892B      		or r24,r25
 906 03be 01F0      		breq .L28
 360:ServerLLDN.c  **** 				{
 361:ServerLLDN.c  **** 				printf("\n ack true");
 907               		.loc 6 361 0
 908 03c0 80E0      		ldi r24,lo8(.LC2)
 909 03c2 90E0      		ldi r25,hi8(.LC2)
 910 03c4 892F      		mov r24,r25
 911 03c6 8F93      		push r24
 912 03c8 80E0      		ldi r24,lo8(.LC2)
 913 03ca 90E0      		ldi r25,hi8(.LC2)
 914 03cc 8F93      		push r24
 915 03ce 0E94 0000 		call printf
 916 03d2 0F90      		pop __tmp_reg__
 917 03d4 0F90      		pop __tmp_reg__
 362:ServerLLDN.c  **** 				ack_received = true;
 918               		.loc 6 362 0
 919 03d6 81E0      		ldi r24,lo8(1)
 920 03d8 8093 0000 		sts ack_received,r24
 921               	.L28:
 922               	.LBE3:
 363:ServerLLDN.c  **** 				}
 364:ServerLLDN.c  **** 		}
 365:ServerLLDN.c  **** 		return true;
 923               		.loc 6 365 0
 924 03dc 81E0      		ldi r24,lo8(1)
 925               	/* epilogue start */
 366:ServerLLDN.c  **** 	}
 926               		.loc 6 366 0
 927 03de 2896      		adiw r28,8
 928 03e0 0FB6      		in __tmp_reg__,__SREG__
 929 03e2 F894      		cli
 930 03e4 DEBF      		out __SP_H__,r29
 931 03e6 0FBE      		out __SREG__,__tmp_reg__
 932 03e8 CDBF      		out __SP_L__,r28
 933 03ea DF91      		pop r29
 934 03ec CF91      		pop r28
 935 03ee 0895      		ret
 936               		.cfi_endproc
 937               	.LFE133:
 940               	appCommandInd:
 941               	.LFB134:
 367:ServerLLDN.c  **** 	
 368:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 369:ServerLLDN.c  **** 	{
 942               		.loc 6 369 0
 943               		.cfi_startproc
 944 03f0 CF93      		push r28
 945               	.LCFI43:
 946               		.cfi_def_cfa_offset 3
 947               		.cfi_offset 28, -2
 948 03f2 DF93      		push r29
 949               	.LCFI44:
 950               		.cfi_def_cfa_offset 4
 951               		.cfi_offset 29, -3
 952 03f4 00D0      		rcall .
 953 03f6 00D0      		rcall .
 954               	.LCFI45:
 955               		.cfi_def_cfa_offset 8
 956 03f8 CDB7      		in r28,__SP_L__
 957 03fa DEB7      		in r29,__SP_H__
 958               	.LCFI46:
 959               		.cfi_def_cfa_register 28
 960               	/* prologue: function */
 961               	/* frame size = 4 */
 962               	/* stack size = 6 */
 963               	.L__stack_usage = 6
 964 03fc 9C83      		std Y+4,r25
 965 03fe 8B83      		std Y+3,r24
 370:ServerLLDN.c  **** 		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
 966               		.loc 6 370 0
 967 0400 8B81      		ldd r24,Y+3
 968 0402 9C81      		ldd r25,Y+4
 969 0404 FC01      		movw r30,r24
 970 0406 8085      		ldd r24,Z+8
 971 0408 9185      		ldd r25,Z+9
 972 040a FC01      		movw r30,r24
 973 040c 8081      		ld r24,Z
 974 040e 8F30      		cpi r24,lo8(15)
 975 0410 01F4      		brne .L31
 976               	.LBB4:
 371:ServerLLDN.c  **** 		{
 372:ServerLLDN.c  **** 			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
 977               		.loc 6 372 0
 978 0412 8B81      		ldd r24,Y+3
 979 0414 9C81      		ldd r25,Y+4
 980 0416 FC01      		movw r30,r24
 981 0418 8085      		ldd r24,Z+8
 982 041a 9185      		ldd r25,Z+9
 983 041c 9A83      		std Y+2,r25
 984 041e 8983      		std Y+1,r24
 373:ServerLLDN.c  **** 			if(msg->macAddr == APP_ADDR)
 985               		.loc 6 373 0
 986 0420 8981      		ldd r24,Y+1
 987 0422 9A81      		ldd r25,Y+2
 988 0424 FC01      		movw r30,r24
 989 0426 8481      		ldd r24,Z+4
 990 0428 9581      		ldd r25,Z+5
 991 042a 0197      		sbiw r24,1
 992 042c 01F4      		brne .L31
 374:ServerLLDN.c  **** 			{
 375:ServerLLDN.c  **** 				PHY_SetChannel(msg->tx_channel);
 993               		.loc 6 375 0
 994 042e 8981      		ldd r24,Y+1
 995 0430 9A81      		ldd r25,Y+2
 996 0432 FC01      		movw r30,r24
 997 0434 8281      		ldd r24,Z+2
 998 0436 0E94 0000 		call PHY_SetChannel
 376:ServerLLDN.c  **** 				NWK_SetPanId(msg->s_macAddr);
 999               		.loc 6 376 0
 1000 043a 8981      		ldd r24,Y+1
 1001 043c 9A81      		ldd r25,Y+2
 1002 043e FC01      		movw r30,r24
 1003 0440 8181      		ldd r24,Z+1
 1004 0442 882F      		mov r24,r24
 1005 0444 90E0      		ldi r25,0
 1006 0446 0E94 0000 		call NWK_SetPanId
 377:ServerLLDN.c  **** 				assTimeSlot = msg->assTimeSlot;
 1007               		.loc 6 377 0
 1008 044a 8981      		ldd r24,Y+1
 1009 044c 9A81      		ldd r25,Y+2
 1010 044e FC01      		movw r30,r24
 1011 0450 8381      		ldd r24,Z+3
 1012 0452 8093 0000 		sts assTimeSlot,r24
 378:ServerLLDN.c  **** 				tsDuration = msg->conf.tsDuration;
 1013               		.loc 6 378 0
 1014 0456 8981      		ldd r24,Y+1
 1015 0458 9A81      		ldd r25,Y+2
 1016 045a FC01      		movw r30,r24
 1017 045c 8681      		ldd r24,Z+6
 1018 045e 8F77      		andi r24,lo8(127)
 1019 0460 8093 0000 		sts tsDuration,r24
 1020               	.L31:
 1021               	.LBE4:
 379:ServerLLDN.c  **** 			}
 380:ServerLLDN.c  **** 		}
 381:ServerLLDN.c  **** 		return true;
 1022               		.loc 6 381 0
 1023 0464 81E0      		ldi r24,lo8(1)
 1024               	/* epilogue start */
 382:ServerLLDN.c  **** 	}
 1025               		.loc 6 382 0
 1026 0466 0F90      		pop __tmp_reg__
 1027 0468 0F90      		pop __tmp_reg__
 1028 046a 0F90      		pop __tmp_reg__
 1029 046c 0F90      		pop __tmp_reg__
 1030 046e DF91      		pop r29
 1031 0470 CF91      		pop r28
 1032 0472 0895      		ret
 1033               		.cfi_endproc
 1034               	.LFE134:
 1036               	.global	appPrepareDiscoverResponse
 1038               	appPrepareDiscoverResponse:
 1039               	.LFB135:
 383:ServerLLDN.c  **** 
 384:ServerLLDN.c  **** 	void appPrepareDiscoverResponse()
 385:ServerLLDN.c  **** 	{
 1040               		.loc 6 385 0
 1041               		.cfi_startproc
 1042 0474 CF93      		push r28
 1043               	.LCFI47:
 1044               		.cfi_def_cfa_offset 3
 1045               		.cfi_offset 28, -2
 1046 0476 DF93      		push r29
 1047               	.LCFI48:
 1048               		.cfi_def_cfa_offset 4
 1049               		.cfi_offset 29, -3
 1050 0478 CDB7      		in r28,__SP_L__
 1051 047a DEB7      		in r29,__SP_H__
 1052               	.LCFI49:
 1053               		.cfi_def_cfa_register 28
 1054               	/* prologue: function */
 1055               	/* frame size = 0 */
 1056               	/* stack size = 2 */
 1057               	.L__stack_usage = 2
 386:ServerLLDN.c  **** 		msgDiscResponse.id					= LL_DISCOVER_RESPONSE;
 1058               		.loc 6 386 0
 1059 047c 8DE0      		ldi r24,lo8(13)
 1060 047e 8093 0000 		sts msgDiscResponse,r24
 387:ServerLLDN.c  **** 		msgDiscResponse.macAddr				= APP_ADDR;
 1061               		.loc 6 387 0
 1062 0482 81E0      		ldi r24,lo8(1)
 1063 0484 90E0      		ldi r25,0
 1064 0486 9093 0000 		sts msgDiscResponse+1+1,r25
 1065 048a 8093 0000 		sts msgDiscResponse+1,r24
 388:ServerLLDN.c  **** 		msgDiscResponse.ts_dir.tsDuration	= payloadSize;
 1066               		.loc 6 388 0
 1067 048e 8091 0000 		lds r24,payloadSize
 1068 0492 8F77      		andi r24,lo8(127)
 1069 0494 8F77      		andi r24,lo8(127)
 1070 0496 9091 0000 		lds r25,msgDiscResponse+3
 1071 049a 9078      		andi r25,lo8(-128)
 1072 049c 892B      		or r24,r25
 1073 049e 8093 0000 		sts msgDiscResponse+3,r24
 389:ServerLLDN.c  **** 		msgDiscResponse.ts_dir.dirIndicator = 1;
 1074               		.loc 6 389 0
 1075 04a2 8091 0000 		lds r24,msgDiscResponse+3
 1076 04a6 8068      		ori r24,lo8(-128)
 1077 04a8 8093 0000 		sts msgDiscResponse+3,r24
 390:ServerLLDN.c  **** 		
 391:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1078               		.loc 6 391 0
 1079 04ac 1092 0000 		sts msgReq+5+1,__zero_reg__
 1080 04b0 1092 0000 		sts msgReq+5,__zero_reg__
 392:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1081               		.loc 6 392 0
 1082 04b4 83E0      		ldi r24,lo8(3)
 1083 04b6 8093 0000 		sts msgReq+7,r24
 393:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1084               		.loc 6 393 0
 1085 04ba 83E0      		ldi r24,lo8(3)
 1086 04bc 8093 0000 		sts msgReq+8,r24
 394:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1087               		.loc 6 394 0
 1088 04c0 80E0      		ldi r24,0
 1089 04c2 90E8      		ldi r25,lo8(-128)
 1090 04c4 9093 0000 		sts msgReq+9+1,r25
 1091 04c8 8093 0000 		sts msgReq+9,r24
 395:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgDiscResponse;
 1092               		.loc 6 395 0
 1093 04cc 80E0      		ldi r24,lo8(msgDiscResponse)
 1094 04ce 90E0      		ldi r25,hi8(msgDiscResponse)
 1095 04d0 9093 0000 		sts msgReq+13+1,r25
 1096 04d4 8093 0000 		sts msgReq+13,r24
 396:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgDiscResponse);
 1097               		.loc 6 396 0
 1098 04d8 84E0      		ldi r24,lo8(4)
 1099 04da 8093 0000 		sts msgReq+15,r24
 397:ServerLLDN.c  **** 	}
 1100               		.loc 6 397 0
 1101 04de 0000      		nop
 1102               	/* epilogue start */
 1103 04e0 DF91      		pop r29
 1104 04e2 CF91      		pop r28
 1105 04e4 0895      		ret
 1106               		.cfi_endproc
 1107               	.LFE135:
 1109               	.global	appPrepareConfigurationStatus
 1111               	appPrepareConfigurationStatus:
 1112               	.LFB136:
 398:ServerLLDN.c  **** 	
 399:ServerLLDN.c  **** 	void appPrepareConfigurationStatus()
 400:ServerLLDN.c  **** 	{
 1113               		.loc 6 400 0
 1114               		.cfi_startproc
 1115 04e6 CF93      		push r28
 1116               	.LCFI50:
 1117               		.cfi_def_cfa_offset 3
 1118               		.cfi_offset 28, -2
 1119 04e8 DF93      		push r29
 1120               	.LCFI51:
 1121               		.cfi_def_cfa_offset 4
 1122               		.cfi_offset 29, -3
 1123 04ea CDB7      		in r28,__SP_L__
 1124 04ec DEB7      		in r29,__SP_H__
 1125               	.LCFI52:
 1126               		.cfi_def_cfa_register 28
 1127               	/* prologue: function */
 1128               	/* frame size = 0 */
 1129               	/* stack size = 2 */
 1130               	.L__stack_usage = 2
 401:ServerLLDN.c  **** 		msgConfigStatus.id					  = LL_CONFIGURATION_STATUS;
 1131               		.loc 6 401 0
 1132 04ee 8EE0      		ldi r24,lo8(14)
 1133 04f0 8093 0000 		sts msgConfigStatus,r24
 402:ServerLLDN.c  **** 		msgConfigStatus.macAddr				  = APP_ADDR;
 1134               		.loc 6 402 0
 1135 04f4 81E0      		ldi r24,lo8(1)
 1136 04f6 90E0      		ldi r25,0
 1137 04f8 9093 0000 		sts msgConfigStatus+3+1,r25
 1138 04fc 8093 0000 		sts msgConfigStatus+3,r24
 403:ServerLLDN.c  **** 		msgConfigStatus.s_macAddr			  = APP_ADDR;
 1139               		.loc 6 403 0
 1140 0500 81E0      		ldi r24,lo8(1)
 1141 0502 8093 0000 		sts msgConfigStatus+1,r24
 404:ServerLLDN.c  **** 		msgConfigStatus.ts_dir.tsDuration	  = payloadSize;
 1142               		.loc 6 404 0
 1143 0506 8091 0000 		lds r24,payloadSize
 1144 050a 8F77      		andi r24,lo8(127)
 1145 050c 8F77      		andi r24,lo8(127)
 1146 050e 9091 0000 		lds r25,msgConfigStatus+5
 1147 0512 9078      		andi r25,lo8(-128)
 1148 0514 892B      		or r24,r25
 1149 0516 8093 0000 		sts msgConfigStatus+5,r24
 405:ServerLLDN.c  **** 		msgConfigStatus.ts_dir.dirIndicator   = 1;
 1150               		.loc 6 405 0
 1151 051a 8091 0000 		lds r24,msgConfigStatus+5
 1152 051e 8068      		ori r24,lo8(-128)
 1153 0520 8093 0000 		sts msgConfigStatus+5,r24
 406:ServerLLDN.c  **** 		// assTimeSlot precisa ser variado quando for implementar
 407:ServerLLDN.c  **** 		// no caso inicial a rede no est em andamento ainda portanto faz
 408:ServerLLDN.c  **** 		// sentido nenhum nodo ter timeslot assigned
 409:ServerLLDN.c  **** 		msgConfigStatus.assTimeSlot = assTimeSlot;
 1154               		.loc 6 409 0
 1155 0524 8091 0000 		lds r24,assTimeSlot
 1156 0528 8093 0000 		sts msgConfigStatus+2,r24
 410:ServerLLDN.c  **** 
 411:ServerLLDN.c  **** 		
 412:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1157               		.loc 6 412 0
 1158 052c 1092 0000 		sts msgReq+5+1,__zero_reg__
 1159 0530 1092 0000 		sts msgReq+5,__zero_reg__
 413:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1160               		.loc 6 413 0
 1161 0534 83E0      		ldi r24,lo8(3)
 1162 0536 8093 0000 		sts msgReq+7,r24
 414:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1163               		.loc 6 414 0
 1164 053a 83E0      		ldi r24,lo8(3)
 1165 053c 8093 0000 		sts msgReq+8,r24
 415:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1166               		.loc 6 415 0
 1167 0540 80E0      		ldi r24,0
 1168 0542 90E8      		ldi r25,lo8(-128)
 1169 0544 9093 0000 		sts msgReq+9+1,r25
 1170 0548 8093 0000 		sts msgReq+9,r24
 416:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgConfigStatus;
 1171               		.loc 6 416 0
 1172 054c 80E0      		ldi r24,lo8(msgConfigStatus)
 1173 054e 90E0      		ldi r25,hi8(msgConfigStatus)
 1174 0550 9093 0000 		sts msgReq+13+1,r25
 1175 0554 8093 0000 		sts msgReq+13,r24
 417:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgConfigStatus);
 1176               		.loc 6 417 0
 1177 0558 86E0      		ldi r24,lo8(6)
 1178 055a 8093 0000 		sts msgReq+15,r24
 418:ServerLLDN.c  **** 	}
 1179               		.loc 6 418 0
 1180 055e 0000      		nop
 1181               	/* epilogue start */
 1182 0560 DF91      		pop r29
 1183 0562 CF91      		pop r28
 1184 0564 0895      		ret
 1185               		.cfi_endproc
 1186               	.LFE136:
 1189               	appInit:
 1190               	.LFB137:
 419:ServerLLDN.c  **** 	
 420:ServerLLDN.c  **** #endif // APP_COORDINATOR
 421:ServerLLDN.c  **** 
 422:ServerLLDN.c  **** static void appInit(void)
 423:ServerLLDN.c  **** {
 1191               		.loc 6 423 0
 1192               		.cfi_startproc
 1193 0566 CF93      		push r28
 1194               	.LCFI53:
 1195               		.cfi_def_cfa_offset 3
 1196               		.cfi_offset 28, -2
 1197 0568 DF93      		push r29
 1198               	.LCFI54:
 1199               		.cfi_def_cfa_offset 4
 1200               		.cfi_offset 29, -3
 1201 056a CDB7      		in r28,__SP_L__
 1202 056c DEB7      		in r29,__SP_H__
 1203               	.LCFI55:
 1204               		.cfi_def_cfa_register 28
 1205               	/* prologue: function */
 1206               	/* frame size = 0 */
 1207               	/* stack size = 2 */
 1208               	.L__stack_usage = 2
 424:ServerLLDN.c  **** 	NWK_SetAddr(APP_ADDR);
 1209               		.loc 6 424 0
 1210 056e 81E0      		ldi r24,lo8(1)
 1211 0570 90E0      		ldi r25,0
 1212 0572 0E94 0000 		call NWK_SetAddr
 425:ServerLLDN.c  **** 	PHY_SetChannel(APP_CHANNEL);
 1213               		.loc 6 425 0
 1214 0576 8FE0      		ldi r24,lo8(15)
 1215 0578 0E94 0000 		call PHY_SetChannel
 426:ServerLLDN.c  **** 	PHY_SetRxState(true);
 1216               		.loc 6 426 0
 1217 057c 81E0      		ldi r24,lo8(1)
 1218 057e 0E94 0000 		call PHY_SetRxState
 427:ServerLLDN.c  **** 		
 428:ServerLLDN.c  **** 	#if APP_COORDINATOR
 429:ServerLLDN.c  **** 	  /* Timer used for delay between messages */
 430:ServerLLDN.c  **** 	  tmrDelay_Discovery.interval = 2000;
 431:ServerLLDN.c  **** 	  tmrDelay_Discovery.mode = SYS_TIMER_PERIODIC_MODE;
 432:ServerLLDN.c  **** 	  tmrDelay_Discovery.handler = tmrResetHandler;
 433:ServerLLDN.c  **** 	  // SYS_TimerStart(&tmrDelay_Discovery);
 434:ServerLLDN.c  **** 
 435:ServerLLDN.c  **** 	  
 436:ServerLLDN.c  **** 	  /* Timer used for delay between messages */
 437:ServerLLDN.c  **** 	  tmrDelay_Configuration.interval = 2;
 438:ServerLLDN.c  **** 	  tmrDelay_Configuration.mode = SYS_TIMER_INTERVAL_MODE;
 439:ServerLLDN.c  **** 	  tmrDelay_Configuration.handler = tmrDelayHandler;
 440:ServerLLDN.c  **** 	  
 441:ServerLLDN.c  **** 		/* 
 442:ServerLLDN.c  **** 		* Disable CSMA/CA
 443:ServerLLDN.c  **** 		* Disable auto ACK
 444:ServerLLDN.c  **** 		*/
 445:ServerLLDN.c  **** 		NWK_SetPanId(APP_PANID);
 446:ServerLLDN.c  **** 		PanId = APP_PANID;
 447:ServerLLDN.c  **** 		ACKFrame.sourceId = APP_PANID;
 448:ServerLLDN.c  **** 		PHY_SetTdmaMode(true);
 449:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 450:ServerLLDN.c  **** 	#else
 451:ServerLLDN.c  **** 		/*
 452:ServerLLDN.c  **** 		 * Enable CSMA/CA
 453:ServerLLDN.c  **** 		 * Enable Random CSMA seed generator
 454:ServerLLDN.c  **** 		 */
 455:ServerLLDN.c  **** 		PHY_SetTdmaMode(false);
 1219               		.loc 6 455 0
 1220 0582 80E0      		ldi r24,0
 1221 0584 0E94 0000 		call PHY_SetTdmaMode
 456:ServerLLDN.c  **** 		PHY_SetOptimizedCSMAValues();
 1222               		.loc 6 456 0
 1223 0588 0E94 0000 		call PHY_SetOptimizedCSMAValues
 457:ServerLLDN.c  **** 		
 458:ServerLLDN.c  **** 		payloadSize = 0x01;
 1224               		.loc 6 458 0
 1225 058c 81E0      		ldi r24,lo8(1)
 1226 058e 8093 0000 		sts payloadSize,r24
 459:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
 1227               		.loc 6 459 0
 1228 0592 60E0      		ldi r22,lo8(gs(appBeaconInd))
 1229 0594 70E0      		ldi r23,hi8(gs(appBeaconInd))
 1230 0596 80E0      		ldi r24,0
 1231 0598 0E94 0000 		call NWK_OpenEndpoint
 460:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
 1232               		.loc 6 460 0
 1233 059c 60E0      		ldi r22,lo8(gs(appAckInd))
 1234 059e 70E0      		ldi r23,hi8(gs(appAckInd))
 1235 05a0 84E0      		ldi r24,lo8(4)
 1236 05a2 0E94 0000 		call NWK_OpenEndpoint
 461:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 1237               		.loc 6 461 0
 1238 05a6 60E0      		ldi r22,lo8(gs(appCommandInd))
 1239 05a8 70E0      		ldi r23,hi8(gs(appCommandInd))
 1240 05aa 83E0      		ldi r24,lo8(3)
 1241 05ac 0E94 0000 		call NWK_OpenEndpoint
 462:ServerLLDN.c  **** 		/*
 463:ServerLLDN.c  **** 		* Configure interrupts callback functions
 464:ServerLLDN.c  **** 		*/
 465:ServerLLDN.c  **** 		
 466:ServerLLDN.c  **** 	#endif // APP_COORDENATOR
 467:ServerLLDN.c  **** 	PHY_SetPromiscuousMode(true);
 1242               		.loc 6 467 0
 1243 05b0 81E0      		ldi r24,lo8(1)
 1244 05b2 0E94 0000 		call PHY_SetPromiscuousMode
 468:ServerLLDN.c  **** 
 469:ServerLLDN.c  **** }
 1245               		.loc 6 469 0
 1246 05b6 0000      		nop
 1247               	/* epilogue start */
 1248 05b8 DF91      		pop r29
 1249 05ba CF91      		pop r28
 1250 05bc 0895      		ret
 1251               		.cfi_endproc
 1252               	.LFE137:
 1255               	APP_TaskHandler:
 1256               	.LFB138:
 470:ServerLLDN.c  **** 
 471:ServerLLDN.c  **** static void APP_TaskHandler(void)
 472:ServerLLDN.c  **** {
 1257               		.loc 6 472 0
 1258               		.cfi_startproc
 1259 05be CF93      		push r28
 1260               	.LCFI56:
 1261               		.cfi_def_cfa_offset 3
 1262               		.cfi_offset 28, -2
 1263 05c0 DF93      		push r29
 1264               	.LCFI57:
 1265               		.cfi_def_cfa_offset 4
 1266               		.cfi_offset 29, -3
 1267 05c2 CDB7      		in r28,__SP_L__
 1268 05c4 DEB7      		in r29,__SP_H__
 1269               	.LCFI58:
 1270               		.cfi_def_cfa_register 28
 1271               	/* prologue: function */
 1272               	/* frame size = 0 */
 1273               	/* stack size = 2 */
 1274               	.L__stack_usage = 2
 473:ServerLLDN.c  **** 	switch (appState){
 1275               		.loc 6 473 0
 1276 05c6 8091 0000 		lds r24,appState
 1277 05ca 882F      		mov r24,r24
 1278 05cc 90E0      		ldi r25,0
 1279 05ce 8230      		cpi r24,2
 1280 05d0 9105      		cpc r25,__zero_reg__
 1281 05d2 01F0      		breq .L38
 1282 05d4 8330      		cpi r24,3
 1283 05d6 9105      		cpc r25,__zero_reg__
 1284 05d8 04F4      		brge .L39
 1285 05da 892B      		or r24,r25
 1286 05dc 01F0      		breq .L40
 474:ServerLLDN.c  **** 		case APP_STATE_INITIAL:
 475:ServerLLDN.c  **** 		{
 476:ServerLLDN.c  **** 			appInit();
 477:ServerLLDN.c  **** 			#if APP_COORDINATOR
 478:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 479:ServerLLDN.c  **** 			#else
 480:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 481:ServerLLDN.c  **** 			#endif
 482:ServerLLDN.c  **** 			break;
 483:ServerLLDN.c  **** 		}
 484:ServerLLDN.c  **** 		case APP_STATE_SEND:
 485:ServerLLDN.c  **** 		{
 486:ServerLLDN.c  **** 			appSendData();
 487:ServerLLDN.c  **** 			#if APP_COORDINATOR
 488:ServerLLDN.c  **** 				/* Every time a message is send updates coordinator to prepare next message */
 489:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 490:ServerLLDN.c  **** 			#else
 491:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 492:ServerLLDN.c  **** 			#endif
 493:ServerLLDN.c  **** 			break;
 494:ServerLLDN.c  **** 		}
 495:ServerLLDN.c  **** 		#if APP_COORDINATOR // COORDINATOR SPECIFIC STATE MACHINE
 496:ServerLLDN.c  **** 		case APP_STATE_ATT_PAN_STATE:
 497:ServerLLDN.c  **** 		{
 498:ServerLLDN.c  **** 			switch(appPanState)
 499:ServerLLDN.c  **** 			{
 500:ServerLLDN.c  **** 				/* Prepare beacon to desassociate all nodes */
 501:ServerLLDN.c  **** 				case APP_PAN_STATE_RESET:
 502:ServerLLDN.c  **** 				{
 503:ServerLLDN.c  **** 					appPanReset();
 504:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 505:ServerLLDN.c  **** 					appState	= APP_STATE_SEND;
 506:ServerLLDN.c  **** 					cycles_counter = 0;
 507:ServerLLDN.c  **** 					break;
 508:ServerLLDN.c  **** 				}
 509:ServerLLDN.c  **** 				/* Prepare first Beacon of Discovery */
 510:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_INITIAL:
 511:ServerLLDN.c  **** 				{
 512:ServerLLDN.c  **** 					index_ConfRequest = 0;
 513:ServerLLDN.c  **** 					count_discovery = 0;
 514:ServerLLDN.c  **** 					count_configuration = 0; 
 515:ServerLLDN.c  **** 					/* if nodes associated is equal to expected number of associated nodes stop association proces
 516:ServerLLDN.c  **** 					 * this implementation was done as is to be used in tests, for real network functionality 
 517:ServerLLDN.c  **** 					 * the number of max association processes must be done through macLLDNdiscoveryModeTimeout
 518:ServerLLDN.c  **** 					 */
 519:ServerLLDN.c  **** 					if(counter_associados == NODOS_ASSOCIADOS_ESPERADOS || cycles_counter >= 12)
 520:ServerLLDN.c  **** 					{	
 521:ServerLLDN.c  **** 						printf("\n%d, %d", cycles_counter, counter_associados);
 522:ServerLLDN.c  **** 						counter_associados = 0;
 523:ServerLLDN.c  **** 						/* if all nodes expected where associated stop beacon generation interruptions */
 524:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC1);
 525:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC2);
 526:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC3);
 527:ServerLLDN.c  **** 						msgReq.options = 0;
 528:ServerLLDN.c  **** 						/* set coordinator node to idle further implementation of online state must be done */
 529:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 530:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_IDLE;
 531:ServerLLDN.c  **** 						
 532:ServerLLDN.c  **** 					}
 533:ServerLLDN.c  **** 					/* if not all nodes expected where associated run through association process again */
 534:ServerLLDN.c  **** 					else 
 535:ServerLLDN.c  **** 					{
 536:ServerLLDN.c  **** 						/* prepare beacon message and start timers for beacon */
 537:ServerLLDN.c  **** 						appPanDiscInit();
 538:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 539:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
 540:ServerLLDN.c  **** 					}
 541:ServerLLDN.c  **** 					break;
 542:ServerLLDN.c  **** 				}
 543:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_SECOND_BE:
 544:ServerLLDN.c  **** 				{
 545:ServerLLDN.c  **** 					/* Prepares message as: Discovery Beacon and Second Beacon */
 546:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE | NWK_OPT_SECOND_BEACON ;
 547:ServerLLDN.c  **** 					msgReq.data = NULL;
 548:ServerLLDN.c  **** 					msgReq.size = 0;
 549:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 550:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_PREPARE_ACK;
 551:ServerLLDN.c  **** 					break;
 552:ServerLLDN.c  **** 				}
 553:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_PREPARE_ACK:
 554:ServerLLDN.c  **** 				{
 555:ServerLLDN.c  **** 					/* This timer implements a delay between messages, 
 556:ServerLLDN.c  **** 					 * if not used the nodes are not able to receive the message
 557:ServerLLDN.c  **** 					 */
 558:ServerLLDN.c  **** 					appPanPrepareACK();
 559:ServerLLDN.c  **** 					//SYS_TimerStart(&tmrDelay_Discovery);
 560:ServerLLDN.c  **** 					
 561:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_INITIAL; 
 562:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 563:ServerLLDN.c  **** 					break;
 564:ServerLLDN.c  **** 				}
 565:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_INITIAL:
 566:ServerLLDN.c  **** 				{
 567:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and First State Beacon */
 568:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE;
 569:ServerLLDN.c  **** 					msgReq.data = NULL;
 570:ServerLLDN.c  **** 					msgReq.size = 0;
 571:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 572:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_SECOND_BEACON;
 573:ServerLLDN.c  **** 					break;
 574:ServerLLDN.c  **** 
 575:ServerLLDN.c  **** 				}
 576:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_SECOND_BEACON:
 577:ServerLLDN.c  **** 				{
 578:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and Second State Beacon */
 579:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_SECOND_BEACON;
 580:ServerLLDN.c  **** 					msgReq.data = NULL;
 581:ServerLLDN.c  **** 					msgReq.size = 0;
 582:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 583:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 584:ServerLLDN.c  **** 					break;
 585:ServerLLDN.c  **** 				}
 586:ServerLLDN.c  **** 				case APP_PAN_STATE_SEND_CONF_REQUEST:
 587:ServerLLDN.c  **** 				{
 588:ServerLLDN.c  **** 					index_TimeSlot = index_ConfRequest;
 589:ServerLLDN.c  **** 					/* Send Configuration Requests frames 
 590:ServerLLDN.c  **** 					 * PRECISA SER MUDADO, NA IMPLEMENTAO ATUAL A LOCAO DE SLOTS NO EST CORRETA
 591:ServerLLDN.c  **** 					 */
 592:ServerLLDN.c  **** 					if(index_ConfRequest > 0)
 593:ServerLLDN.c  **** 					{
 594:ServerLLDN.c  **** 						CopyToConfigRequest(index_ConfRequest);
 595:ServerLLDN.c  **** 						msgReq.options		= NWK_OPT_MAC_COMMAND;
 596:ServerLLDN.c  **** 						msgReq.data			= (uint8_t*)&ConfigRequest;
 597:ServerLLDN.c  **** 						msgReq.size			= sizeof(NWK_ConfigRequest_t);
 598:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 599:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 600:ServerLLDN.c  **** 						index_ConfRequest--;
 601:ServerLLDN.c  **** 						counter_associados++;
 602:ServerLLDN.c  **** 						SYS_TimerStart(&tmrDelay_Configuration);
 603:ServerLLDN.c  **** 					}
 604:ServerLLDN.c  **** 					else
 605:ServerLLDN.c  **** 					{
 606:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
 607:ServerLLDN.c  **** 					}
 608:ServerLLDN.c  **** 					break;
 609:ServerLLDN.c  **** 				}
 610:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_THIRD_BEACON:
 611:ServerLLDN.c  **** 				{
 612:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_THIRD_BEACON;
 613:ServerLLDN.c  **** 					msgReq.data = NULL;
 614:ServerLLDN.c  **** 					msgReq.size = 0;
 615:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 616:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 617:ServerLLDN.c  **** 					cycles_counter++;	
 618:ServerLLDN.c  **** 					
 619:ServerLLDN.c  **** 					break;
 620:ServerLLDN.c  **** 				}
 621:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_INITIAL:
 622:ServerLLDN.c  **** 				{
 623:ServerLLDN.c  **** 					appPanOnlineInit();
 624:ServerLLDN.c  **** 					break;
 625:ServerLLDN.c  **** 				}
 626:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_END_BE:
 627:ServerLLDN.c  **** 				{
 628:ServerLLDN.c  **** 					if(0)
 629:ServerLLDN.c  **** 					{
 630:ServerLLDN.c  **** 						// implementar as condies para entrar no processo de associao
 631:ServerLLDN.c  **** 					}
 632:ServerLLDN.c  **** 					else
 633:ServerLLDN.c  **** 					{
 634:ServerLLDN.c  **** 						int idle_time =  2 * numBaseTimeSlotperMgmt * (tTS) * 5 / (SYMBOL_TIME); // 5 is the total of
 635:ServerLLDN.c  **** 						macsc_set_cmp1_int_cb(start_online_handled);
 636:ServerLLDN.c  **** 						macsc_enable_manual_bts();
 637:ServerLLDN.c  **** 						macsc_enable_cmp_int(MACSC_CC1);
 638:ServerLLDN.c  **** 						macsc_use_cmp(MACSC_RELATIVE_CMP, idle_time, MACSC_CC1);
 639:ServerLLDN.c  **** 					}
 640:ServerLLDN.c  **** 					break;
 641:ServerLLDN.c  **** 				}
 642:ServerLLDN.c  **** 				case APP_PAN_STATE_IDLE:
 643:ServerLLDN.c  **** 				{
 644:ServerLLDN.c  **** 					msgReq.options = 0;
 645:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 646:ServerLLDN.c  **** 					break;
 647:ServerLLDN.c  **** 				}
 648:ServerLLDN.c  **** 			}
 649:ServerLLDN.c  **** 			break;	
 650:ServerLLDN.c  **** 		}
 651:ServerLLDN.c  **** 		#else // NODES SPECIFIC STATE MACHINE
 652:ServerLLDN.c  **** 		case APP_STATE_PREP_DISC_REPONSE:
 653:ServerLLDN.c  **** 		{
 654:ServerLLDN.c  **** 			// desativar timer espera timeslot
 655:ServerLLDN.c  **** 			if(rec_beacon->confSeqNumber == 0)
 656:ServerLLDN.c  **** 			{
 657:ServerLLDN.c  **** 				appPrepareDiscoverResponse();
 658:ServerLLDN.c  **** 			}
 659:ServerLLDN.c  **** 			else msgReq.options = 0;
 660:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 661:ServerLLDN.c  **** 			break;
 662:ServerLLDN.c  **** 		}
 663:ServerLLDN.c  **** 		
 664:ServerLLDN.c  **** 		case APP_STATE_PREP_CONFIG_STATUS:
 665:ServerLLDN.c  **** 		{
 666:ServerLLDN.c  **** 			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
 667:ServerLLDN.c  **** 			if(ack_received && rec_beacon->confSeqNumber == 0 && associated == 0) {
 668:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 669:ServerLLDN.c  **** 			}
 670:ServerLLDN.c  **** 			// se o nodo no recebeu desativa o timer e fica em idle
 671:ServerLLDN.c  **** 			else {
 672:ServerLLDN.c  **** 				macsc_disable_cmp_int(MACSC_CC1);
 673:ServerLLDN.c  **** 			}
 674:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 675:ServerLLDN.c  **** 			break;
 676:ServerLLDN.c  **** 		}
 677:ServerLLDN.c  **** 		#endif
 678:ServerLLDN.c  **** 		default:
 679:ServerLLDN.c  **** 		{
 680:ServerLLDN.c  **** 			break;
 1287               		.loc 6 680 0
 1288 05de 00C0      		rjmp .L43
 1289               	.L39:
 473:ServerLLDN.c  **** 	switch (appState){
 1290               		.loc 6 473 0
 1291 05e0 8430      		cpi r24,4
 1292 05e2 9105      		cpc r25,__zero_reg__
 1293 05e4 01F0      		breq .L41
 1294 05e6 0597      		sbiw r24,5
 1295 05e8 01F0      		breq .L42
 1296               		.loc 6 680 0
 1297 05ea 00C0      		rjmp .L43
 1298               	.L40:
 476:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1299               		.loc 6 476 0
 1300 05ec 0E94 0000 		call appInit
 480:ServerLLDN.c  **** 			#endif
 1301               		.loc 6 480 0
 1302 05f0 81E0      		ldi r24,lo8(1)
 1303 05f2 8093 0000 		sts appState,r24
 482:ServerLLDN.c  **** 		}
 1304               		.loc 6 482 0
 1305 05f6 00C0      		rjmp .L43
 1306               	.L38:
 486:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1307               		.loc 6 486 0
 1308 05f8 0E94 0000 		call appSendData
 491:ServerLLDN.c  **** 			#endif
 1309               		.loc 6 491 0
 1310 05fc 81E0      		ldi r24,lo8(1)
 1311 05fe 8093 0000 		sts appState,r24
 493:ServerLLDN.c  **** 		}
 1312               		.loc 6 493 0
 1313 0602 00C0      		rjmp .L43
 1314               	.L41:
 655:ServerLLDN.c  **** 			{
 1315               		.loc 6 655 0
 1316 0604 8091 0000 		lds r24,rec_beacon
 1317 0608 9091 0000 		lds r25,rec_beacon+1
 1318 060c FC01      		movw r30,r24
 1319 060e 8581      		ldd r24,Z+5
 1320 0610 8823      		tst r24
 1321 0612 01F4      		brne .L44
 657:ServerLLDN.c  **** 			}
 1322               		.loc 6 657 0
 1323 0614 0E94 0000 		call appPrepareDiscoverResponse
 1324 0618 00C0      		rjmp .L45
 1325               	.L44:
 659:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 1326               		.loc 6 659 0
 1327 061a 1092 0000 		sts msgReq+9+1,__zero_reg__
 1328 061e 1092 0000 		sts msgReq+9,__zero_reg__
 1329               	.L45:
 660:ServerLLDN.c  **** 			break;
 1330               		.loc 6 660 0
 1331 0622 81E0      		ldi r24,lo8(1)
 1332 0624 8093 0000 		sts appState,r24
 661:ServerLLDN.c  **** 		}
 1333               		.loc 6 661 0
 1334 0628 00C0      		rjmp .L43
 1335               	.L42:
 667:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1336               		.loc 6 667 0
 1337 062a 8091 0000 		lds r24,ack_received
 1338 062e 8823      		tst r24
 1339 0630 01F0      		breq .L46
 667:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1340               		.loc 6 667 0 is_stmt 0 discriminator 1
 1341 0632 8091 0000 		lds r24,rec_beacon
 1342 0636 9091 0000 		lds r25,rec_beacon+1
 1343 063a FC01      		movw r30,r24
 1344 063c 8581      		ldd r24,Z+5
 1345 063e 8823      		tst r24
 1346 0640 01F4      		brne .L46
 667:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1347               		.loc 6 667 0 discriminator 2
 1348 0642 9091 0000 		lds r25,associated
 1349 0646 81E0      		ldi r24,lo8(1)
 1350 0648 8927      		eor r24,r25
 1351 064a 8823      		tst r24
 1352 064c 01F0      		breq .L46
 668:ServerLLDN.c  **** 			}
 1353               		.loc 6 668 0 is_stmt 1
 1354 064e 0E94 0000 		call appPrepareConfigurationStatus
 1355 0652 00C0      		rjmp .L47
 1356               	.L46:
 672:ServerLLDN.c  **** 			}
 1357               		.loc 6 672 0
 1358 0654 81E0      		ldi r24,lo8(1)
 1359 0656 0E94 0000 		call macsc_disable_cmp_int
 1360               	.L47:
 674:ServerLLDN.c  **** 			break;
 1361               		.loc 6 674 0
 1362 065a 81E0      		ldi r24,lo8(1)
 1363 065c 8093 0000 		sts appState,r24
 675:ServerLLDN.c  **** 		}
 1364               		.loc 6 675 0
 1365 0660 0000      		nop
 1366               	.L43:
 681:ServerLLDN.c  **** 		}
 682:ServerLLDN.c  **** 	}
 683:ServerLLDN.c  **** }
 1367               		.loc 6 683 0
 1368 0662 0000      		nop
 1369               	/* epilogue start */
 1370 0664 DF91      		pop r29
 1371 0666 CF91      		pop r28
 1372 0668 0895      		ret
 1373               		.cfi_endproc
 1374               	.LFE138:
 1376               		.section	.rodata
 1377               	.LC0:
 1378 0014 00        		.byte	0
 1379 0015 C2        		.byte	-62
 1380 0016 01        		.byte	1
 1381 0017 00        		.byte	0
 1382 0018 03        		.byte	3
 1383 0019 00        		.byte	0
 1384 001a 00        		.byte	0
 1385               		.text
 1386               	.global	main
 1388               	main:
 1389               	.LFB139:
 684:ServerLLDN.c  **** 
 685:ServerLLDN.c  **** 	/*****************************************************************************
 686:ServerLLDN.c  **** 	*****************************************************************************/
 687:ServerLLDN.c  **** 	int main(void)
 688:ServerLLDN.c  **** 	{
 1390               		.loc 6 688 0
 1391               		.cfi_startproc
 1392 066a 0F93      		push r16
 1393               	.LCFI59:
 1394               		.cfi_def_cfa_offset 3
 1395               		.cfi_offset 16, -2
 1396 066c 1F93      		push r17
 1397               	.LCFI60:
 1398               		.cfi_def_cfa_offset 4
 1399               		.cfi_offset 17, -3
 1400 066e CF93      		push r28
 1401               	.LCFI61:
 1402               		.cfi_def_cfa_offset 5
 1403               		.cfi_offset 28, -4
 1404 0670 DF93      		push r29
 1405               	.LCFI62:
 1406               		.cfi_def_cfa_offset 6
 1407               		.cfi_offset 29, -5
 1408 0672 CDB7      		in r28,__SP_L__
 1409 0674 DEB7      		in r29,__SP_H__
 1410               	.LCFI63:
 1411               		.cfi_def_cfa_register 28
 1412 0676 2797      		sbiw r28,7
 1413               	.LCFI64:
 1414               		.cfi_def_cfa_offset 13
 1415 0678 0FB6      		in __tmp_reg__,__SREG__
 1416 067a F894      		cli
 1417 067c DEBF      		out __SP_H__,r29
 1418 067e 0FBE      		out __SREG__,__tmp_reg__
 1419 0680 CDBF      		out __SP_L__,r28
 1420               	/* prologue: function */
 1421               	/* frame size = 7 */
 1422               	/* stack size = 11 */
 1423               	.L__stack_usage = 11
 689:ServerLLDN.c  **** 		sysclk_init();
 1424               		.loc 6 689 0
 1425 0682 0E94 0000 		call sysclk_init
 690:ServerLLDN.c  **** 		board_init();
 1426               		.loc 6 690 0
 1427 0686 0E94 0000 		call board_init
 691:ServerLLDN.c  **** 
 692:ServerLLDN.c  **** 		SYS_Init();
 1428               		.loc 6 692 0
 1429 068a 0E94 0000 		call SYS_Init
 693:ServerLLDN.c  **** 		/* Disable CSMA/CA
 694:ServerLLDN.c  **** 		 * Disable auto ACK
 695:ServerLLDN.c  **** 		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
 696:ServerLLDN.c  **** 		 */
 697:ServerLLDN.c  **** 
 698:ServerLLDN.c  **** 		sm_init();
 1430               		.loc 6 698 0
 1431 068e 0E94 0000 		call sm_init
 699:ServerLLDN.c  **** 
 700:ServerLLDN.c  **** 		// Initialize interrupt vector table support.
 701:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 702:ServerLLDN.c  **** 		irq_initialize_vectors();
 703:ServerLLDN.c  **** 	#endif
 704:ServerLLDN.c  **** 		cpu_irq_enable();
 1432               		.loc 6 704 0
 1433               	/* #APP */
 1434               	 ;  704 "ServerLLDN.c" 1
 1435 0692 7894      		sei
 1436               	 ;  0 "" 2
 705:ServerLLDN.c  **** 
 706:ServerLLDN.c  **** 	#if 1
 707:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 708:ServerLLDN.c  **** 		stdio_usb_init();
 709:ServerLLDN.c  **** 	#else
 710:ServerLLDN.c  **** 		const usart_serial_options_t usart_serial_options =
 1437               		.loc 6 710 0
 1438               	/* #NOAPP */
 1439 0694 27E0      		ldi r18,lo8(7)
 1440 0696 E0E0      		ldi r30,lo8(.LC0)
 1441 0698 F0E0      		ldi r31,hi8(.LC0)
 1442 069a CE01      		movw r24,r28
 1443 069c 0196      		adiw r24,1
 1444 069e DC01      		movw r26,r24
 1445               		0:
 1446 06a0 0190      		ld r0,Z+
 1447 06a2 0D92      		st X+,r0
 1448 06a4 2A95      		dec r18
 1449 06a6 01F4      		brne 0b
 711:ServerLLDN.c  **** 		{
 712:ServerLLDN.c  **** 			.baudrate     = USART_HOST_BAUDRATE,
 713:ServerLLDN.c  **** 			.charlength   = USART_HOST_CHAR_LENGTH,
 714:ServerLLDN.c  **** 			.paritytype   = USART_HOST_PARITY,
 715:ServerLLDN.c  **** 			.stopbits     = USART_HOST_STOP_BITS
 716:ServerLLDN.c  **** 		};
 717:ServerLLDN.c  **** 
 718:ServerLLDN.c  **** 		stdio_serial_init(USART_HOST, &usart_serial_options);
 1450               		.loc 6 718 0
 1451 06a8 CE01      		movw r24,r28
 1452 06aa 0196      		adiw r24,1
 1453 06ac BC01      		movw r22,r24
 1454 06ae 80EC      		ldi r24,lo8(-64)
 1455 06b0 90E0      		ldi r25,0
 1456 06b2 0E94 0000 		call stdio_serial_init
 719:ServerLLDN.c  **** 		usart_double_baud_enable(USART_HOST);
 1457               		.loc 6 719 0
 1458 06b6 80EC      		ldi r24,lo8(-64)
 1459 06b8 90E0      		ldi r25,0
 1460 06ba 0E94 0000 		call usart_double_baud_enable
 720:ServerLLDN.c  **** 		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
 1461               		.loc 6 720 0
 1462 06be 0E94 0000 		call sysclk_get_source_clock_hz
 1463 06c2 DC01      		movw r26,r24
 1464 06c4 CB01      		movw r24,r22
 1465 06c6 8C01      		movw r16,r24
 1466 06c8 9D01      		movw r18,r26
 1467 06ca 40E0      		ldi r20,0
 1468 06cc 52EC      		ldi r21,lo8(-62)
 1469 06ce 61E0      		ldi r22,lo8(1)
 1470 06d0 70E0      		ldi r23,0
 1471 06d2 80EC      		ldi r24,lo8(-64)
 1472 06d4 90E0      		ldi r25,0
 1473 06d6 0E94 0000 		call usart_set_baudrate_precalculated
 1474               	.L49:
 721:ServerLLDN.c  **** 
 722:ServerLLDN.c  **** 	#endif
 723:ServerLLDN.c  **** 	#endif
 724:ServerLLDN.c  **** 		for(;;)
 725:ServerLLDN.c  **** 		{
 726:ServerLLDN.c  **** 			SYS_TaskHandler();
 1475               		.loc 6 726 0 discriminator 1
 1476 06da 0E94 0000 		call SYS_TaskHandler
 727:ServerLLDN.c  **** 			APP_TaskHandler();
 1477               		.loc 6 727 0 discriminator 1
 1478 06de 0E94 0000 		call APP_TaskHandler
 728:ServerLLDN.c  **** 		}
 1479               		.loc 6 728 0 discriminator 1
 1480 06e2 00C0      		rjmp .L49
 1481               		.cfi_endproc
 1482               	.LFE139:
 1484               	.Letext0:
 1485               		.file 7 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
 1486               		.file 8 "../../../stack/LwMesh/TDMA/nwk/inc/nwkFrame.h"
 1487               		.file 9 "../../../stack/LwMesh/TDMA/nwk/inc/nwkRx.h"
 1488               		.file 10 "../../../stack/LwMesh/TDMA/nwk/inc/nwkDataReq.h"
 1489               		.file 11 "../../../platform/mega_rf/drivers/sleep/sleep.h"
 1490               		.file 12 "lldn.h"
 1491               		.file 13 "../../../platform/mega_rf/utils/status_codes.h"
 1492               		.file 14 "config/config.h"
 1493               		.file 15 "../../../platform/common/services/sleepmgr/mega_rf/sleepmgr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ServerLLDN.c
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:2      *ABS*:0000003e __SP_H__
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:3      *ABS*:0000003d __SP_L__
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:4      *ABS*:0000003f __SREG__
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:7      *ABS*:00000001 __zero_reg__
                            *COM*:00000001 n
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:15     .bss.tTS:00000000 tTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:19     .text:00000000 sysclk_get_main_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:56     .text:0000001a sysclk_get_source_clock_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:93     .progmem.data.baudctrl_1mhz:00000000 baudctrl_1mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:105    .progmem.data.baudctrl_8mhz:00000000 baudctrl_8mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:117    .progmem.data.baudctrl_16mhz:00000000 baudctrl_16mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:128    .text:00000034 usart_double_baud_enable
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:177    .text:00000062 usart_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:272    .text:000000de usart_serial_putchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:316    .text:00000106 usart_serial_getchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:367    .text:0000013c stdio_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:438    .text:0000019e macsc_enable_manual_bts
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:492    .bss.appState:00000000 appState
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:497    .bss.msgReq:00000000 msgReq
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:502    .bss.PanId:00000000 PanId
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:506    .text:000001d2 appSendData
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:549    .bss.rec_beacon:00000000 rec_beacon
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:554    .bss.msgConfigStatus:00000000 msgConfigStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:559    .bss.msgDiscResponse:00000000 msgDiscResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:564    .data.payloadSize:00000000 payloadSize
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:570    .data.assTimeSlot:00000000 assTimeSlot
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:576    .bss.tsDuration:00000000 tsDuration
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:581    .bss.ack_received:00000000 ack_received
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:587    .bss.MacLLDNMgmtTS:00000000 MacLLDNMgmtTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:593    .bss.associated:00000000 associated
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:597    .text:000001f6 send_message_timeHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:634    .text:0000020c appBeaconInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:828    .text:00000354 appAckInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:940    .text:000003f0 appCommandInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:1038   .text:00000474 appPrepareDiscoverResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:1111   .text:000004e6 appPrepareConfigurationStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:1189   .text:00000566 appInit
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:1255   .text:000005be APP_TaskHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccnWP3hh.s:1388   .text:0000066a main

UNDEFINED SYMBOLS
usart_init_rs232
usart_putchar
usart_getchar
stdio_base
ptr_put
ptr_get
_read
_write
fdevopen
NWK_DataReq
macsc_set_cmp1_int_cb
macsc_enable_cmp_int
macsc_use_cmp
printf
PHY_SetChannel
NWK_SetPanId
NWK_SetAddr
PHY_SetRxState
PHY_SetTdmaMode
PHY_SetOptimizedCSMAValues
NWK_OpenEndpoint
PHY_SetPromiscuousMode
macsc_disable_cmp_int
sysclk_init
board_init
SYS_Init
sm_init
usart_set_baudrate_precalculated
SYS_TaskHandler
__do_copy_data
__do_clear_bss
