{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655831404221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655831404221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 01:10:04 2022 " "Processing started: Wed Jun 22 01:10:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655831404221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655831404221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655831404221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655831404491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831404522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointsmemory/point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointsmemory/point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Point-Main " "Found design unit 1: Point-Main" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Point " "Found entity 1: Point" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831404772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectortobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectortobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorToBits-main " "Found design unit 1: vectorToBits-main" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404774 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorToBits " "Found entity 1: vectorToBits" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831404774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655831404804 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "comparator8 inst1 " "Block or symbol \"comparator8\" of instance \"inst1\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655831404808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "win_lose.vhd 2 1 " "Using design file win_lose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lose-dise " "Found design unit 1: win_lose-dise" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404820 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lose win_lose:inst2 " "Elaborating entity \"win_lose\" for hierarchy \"win_lose:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1960 2128 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator8.vhd 2 1 " "Using design file comparator8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-testDemo " "Found design unit 1: comparator8-testDemo" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404829 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:inst1 " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp.vhd 2 1 " "Using design file bits8_comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp-comp " "Found design unit 1: bits8_comp-comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404837 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp " "Found entity 1: bits8_comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp bits8_comp:inst8 " "Elaborating entity \"bits8_comp\" for hierarchy \"bits8_comp:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 216 1512 1680 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nofc bits8_comp.vhd(19) " "VHDL Process Statement warning at bits8_comp.vhd(19): signal \"nofc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655831404839 "|final|bits8_comp:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Point Point:inst4 " "Elaborating entity \"Point\" for hierarchy \"Point:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 160 1232 1424 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst23 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst23\"" {  } { { "final.bdf" "inst23" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -144 224 344 -16 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst23\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst23\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst35 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst35\"" {  } { { "final.bdf" "inst35" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 408 -136 0 504 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-addcard " "Found design unit 1: switch-addcard" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404873 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst5 " "Elaborating entity \"switch\" for hierarchy \"switch:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 72 512 648 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-Main " "Found design unit 1: lfsr-Main" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404882 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 168 912 1096 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cardnum.vhd 2 1 " "Using design file cardnum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cardNum-Main " "Found design unit 1: cardNum-Main" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404890 ""} { "Info" "ISGN_ENTITY_NAME" "1 cardNum " "Found entity 1: cardNum" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardNum cardNum:inst7 " "Elaborating entity \"cardNum\" for hierarchy \"cardNum:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 352 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nowC cardnum.vhd(32) " "VHDL Process Statement warning at cardnum.vhd(32): signal \"nowC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655831404892 "|final|cardNum:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp_b.vhd 2 1 " "Using design file bits8_comp_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp_b-comp " "Found design unit 1: bits8_comp_b-comp" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404899 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp_b " "Found entity 1: bits8_comp_b" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp_b bits8_comp_b:inst20 " "Elaborating entity \"bits8_comp_b\" for hierarchy \"bits8_comp_b:inst20\"" {  } { { "final.bdf" "inst20" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 736 1480 1632 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "over11.vhd 2 1 " "Using design file over11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over11-testDemo " "Found design unit 1: over11-testDemo" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404908 ""} { "Info" "ISGN_ENTITY_NAME" "1 over11 " "Found entity 1: over11" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over11 over11:inst18 " "Elaborating entity \"over11\" for hierarchy \"over11:inst18\"" {  } { { "final.bdf" "inst18" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 552 1440 1568 632 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr_add.vhd 2 1 " "Using design file lfsr_add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_add-Main " "Found design unit 1: lfsr_add-Main" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_add " "Found entity 1: lfsr_add" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_add lfsr_add:inst12 " "Elaborating entity \"lfsr_add\" for hierarchy \"lfsr_add:inst12\"" {  } { { "final.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 688 872 1056 768 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven.vhd 2 1 " "Using design file seven.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven-arch " "Found design unit 1: seven-arch" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404925 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831404925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655831404925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:inst11 " "Elaborating entity \"seven\" for hierarchy \"seven:inst11\"" {  } { { "final.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -264 2016 2128 -88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorToBits vectorToBits:inst21 " "Elaborating entity \"vectorToBits\" for hierarchy \"vectorToBits:inst21\"" {  } { { "final.bdf" "inst21" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -224 1680 1880 -48 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831404927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempMOM vectorToBits.vhd(20) " "Verilog HDL or VHDL warning at vectorToBits.vhd(20): object \"tempMOM\" assigned a value but never read" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655831404929 "|final|vectorToBits:inst21"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Mod1\"" {  } { { "vectorToBits.vhd" "Mod1" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Div0\"" {  } { { "vectorToBits.vhd" "Div0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Div1\"" {  } { { "vectorToBits.vhd" "Div1" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Mod0\"" {  } { { "vectorToBits.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr:inst\|Mod0\"" {  } { { "lfsr.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr_add:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr_add:inst12\|Mod0\"" {  } { { "lfsr_add.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1655831405161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectorToBits:inst21\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vectorToBits:inst21\|lpm_divide:Mod1\"" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectorToBits:inst21\|lpm_divide:Mod1 " "Instantiated megafunction \"vectorToBits:inst21\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405190 ""}  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655831405190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectorToBits:inst21\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vectorToBits:inst21\|lpm_divide:Div0\"" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectorToBits:inst21\|lpm_divide:Div0 " "Instantiated megafunction \"vectorToBits:inst21\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405260 ""}  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655831405260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655831405324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655831405324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lfsr:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lfsr:inst\|lpm_divide:Mod0\"" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lfsr:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lfsr:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655831405341 ""}  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655831405341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n21 VCC " "Pin \"n21\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 864 1912 2088 880 "n21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655831405547 "|final|n21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655831405547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655831405641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655831405885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b13 " "No output dependent on input pin \"b13\"" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 192 -456 -280 208 "b13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655831405939 "|final|b13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655831405939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655831405940 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655831405940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655831405940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655831405940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655831405967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 01:10:05 2022 " "Processing ended: Wed Jun 22 01:10:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655831405967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655831405967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655831405967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655831405967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655831407388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655831407389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 01:10:07 2022 " "Processing started: Wed Jun 22 01:10:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655831407389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655831407389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655831407389 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655831407446 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1655831407446 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1655831407446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655831407577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655831407586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655831407613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655831407613 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655831407714 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655831407731 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655831407983 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655831411605 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1655831411667 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655831411667 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831411748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655831412220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655831412220 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "Clock target Point:inst10\|nextC\[0\] of clock Point:inst10\|nextC\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1655831412222 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655831412223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655831412224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655831412224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655831412230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655831412231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655831412232 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655831412232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655831412232 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655831412233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655831412251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1655831412252 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655831412252 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831412334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655831413932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831414212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655831414219 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655831415407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831415407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655831416476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1655831419209 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655831419209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831421222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1655831421222 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655831421222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1655831422570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655831422660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655831423030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655831423094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655831423917 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655831426463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655831426788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6073 " "Peak virtual memory: 6073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655831427280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 01:10:27 2022 " "Processing ended: Wed Jun 22 01:10:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655831427280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655831427280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655831427280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655831427280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655831428745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655831428745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 01:10:28 2022 " "Processing started: Wed Jun 22 01:10:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655831428745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655831428745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655831428745 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655831431955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655831432869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 01:10:32 2022 " "Processing ended: Wed Jun 22 01:10:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655831432869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655831432869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655831432869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655831432869 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655831433470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655831434407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655831434408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 01:10:34 2022 " "Processing started: Wed Jun 22 01:10:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655831434408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655831434408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655831434408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1655831434469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655831434977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655831435006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655831435006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1655831435664 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1655831435664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst4\|2 clk_gen:inst23\|div10_t:inst4\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst4\|2 clk_gen:inst23\|div10_t:inst4\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cardNum:inst7\|nextC\[0\] cardNum:inst7\|nextC\[0\] " "create_clock -period 1.000 -name cardNum:inst7\|nextC\[0\] cardNum:inst7\|nextC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "create_clock -period 1.000 -name Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "Clock target Point:inst10\|nextC\[0\] of clock Point:inst10\|nextC\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1655831435667 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1655831435668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435688 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1655831435689 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655831435695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655831435722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655831435722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.622 " "Worst-case setup slack is -9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.622            -161.309 clk_gen:inst23\|div10_t:inst4\|2  " "   -9.622            -161.309 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.268             -99.387 Point:inst10\|nextC\[0\]  " "   -8.268             -99.387 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.776             -69.000 cardNum:inst7\|nextC\[0\]  " "   -7.776             -69.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600              -6.126 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.600              -6.126 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503              -5.364 clk_gen:inst23\|div10_t:inst3\|2  " "   -1.503              -5.364 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -6.107 clk_gen:inst23\|div10_t:inst\|2  " "   -1.410              -6.107 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287              -6.066 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.287              -6.066 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664              -2.320 clk  " "   -0.664              -2.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831435724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.266 " "Worst-case hold slack is -2.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266              -3.829 clk  " "   -2.266              -3.829 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541              -1.541 Point:inst10\|nextC\[0\]  " "   -1.541              -1.541 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008              -1.927 clk_gen:inst23\|div10_t:inst\|2  " "   -1.008              -1.927 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901              -1.783 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.901              -1.783 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -0.814 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.814              -0.814 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -0.905 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.632              -0.905 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595              -1.184 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.595              -1.184 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 cardNum:inst7\|nextC\[0\]  " "    0.733               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831435730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831435732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831435734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -51.523 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.724             -51.523 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -33.250 Point:inst10\|nextC\[0\]  " "   -0.724             -33.250 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -16.802 cardNum:inst7\|nextC\[0\]  " "   -0.724             -16.802 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.804 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -5.804 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.668 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -5.668 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.520 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -5.520 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.513 clk  " "   -0.724              -4.513 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.414 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724              -4.414 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831435735 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655831435755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655831435788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655831436973 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "Clock target Point:inst10\|nextC\[0\] of clock Point:inst10\|nextC\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1655831437117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655831437148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655831437148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.177 " "Worst-case setup slack is -10.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.177            -168.362 clk_gen:inst23\|div10_t:inst4\|2  " "  -10.177            -168.362 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.852            -103.297 Point:inst10\|nextC\[0\]  " "   -8.852            -103.297 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.338             -73.028 cardNum:inst7\|nextC\[0\]  " "   -8.338             -73.028 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684              -6.258 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.684              -6.258 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579              -5.562 clk_gen:inst23\|div10_t:inst3\|2  " "   -1.579              -5.562 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -6.190 clk_gen:inst23\|div10_t:inst\|2  " "   -1.445              -6.190 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -6.091 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.327              -6.091 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787              -2.844 clk  " "   -0.787              -2.844 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831437150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.307 " "Worst-case hold slack is -2.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307              -4.121 clk  " "   -2.307              -4.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461              -1.461 Point:inst10\|nextC\[0\]  " "   -1.461              -1.461 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -1.520 clk_gen:inst23\|div10_t:inst\|2  " "   -0.803              -1.520 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -0.722 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.722              -0.722 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -1.344 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.705              -1.344 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -1.150 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.580              -1.150 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543              -0.662 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.543              -0.662 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 cardNum:inst7\|nextC\[0\]  " "    0.759               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831437156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831437159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831437161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -51.255 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.724             -51.255 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -33.987 Point:inst10\|nextC\[0\]  " "   -0.724             -33.987 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -17.016 cardNum:inst7\|nextC\[0\]  " "   -0.724             -17.016 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.767 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -5.767 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.667 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -5.667 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.530 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -5.530 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.595 clk  " "   -0.724              -4.595 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.422 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724              -4.422 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831437163 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655831437184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655831437406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655831438051 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "Clock target Point:inst10\|nextC\[0\] of clock Point:inst10\|nextC\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1655831438107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655831438130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655831438130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.553 " "Worst-case setup slack is -3.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.553             -52.594 clk_gen:inst23\|div10_t:inst4\|2  " "   -3.553             -52.594 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -32.476 Point:inst10\|nextC\[0\]  " "   -2.863             -32.476 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -23.132 cardNum:inst7\|nextC\[0\]  " "   -2.531             -23.132 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584              -0.951 clk  " "   -0.584              -0.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -0.932 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.279              -0.932 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.966 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.278              -0.966 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.844 clk_gen:inst23\|div10_t:inst\|2  " "   -0.214              -0.844 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.881 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.184              -0.881 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.973 " "Worst-case hold slack is -0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973              -1.862 clk  " "   -0.973              -1.862 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -1.208 clk_gen:inst23\|div10_t:inst\|2  " "   -0.657              -1.208 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -1.212 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.608              -1.212 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -0.566 Point:inst10\|nextC\[0\]  " "   -0.566              -0.566 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -0.650 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.540              -0.650 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.759 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.448              -0.759 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -0.858 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.433              -0.858 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 cardNum:inst7\|nextC\[0\]  " "    0.274               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831438139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831438142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.441 " "Worst-case minimum pulse width slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -0.798 clk  " "   -0.441              -0.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.272 Point:inst10\|nextC\[0\]  " "   -0.053              -0.272 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.094 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.017              -0.094 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 cardNum:inst7\|nextC\[0\]  " "    0.022               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 clk_gen:inst23\|div10_t:inst2\|2  " "    0.053               0.000 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clk_gen:inst23\|div10_t:inst\|2  " "    0.091               0.000 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_gen:inst23\|div10_t:inst3\|2  " "    0.143               0.000 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.147               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438145 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655831438161 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Point:inst10\|nextC\[0\] Point:inst10\|nextC\[0\] " "Clock target Point:inst10\|nextC\[0\] of clock Point:inst10\|nextC\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1655831438457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655831438480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655831438480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.360 " "Worst-case setup slack is -3.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360             -48.732 clk_gen:inst23\|div10_t:inst4\|2  " "   -3.360             -48.732 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698             -29.818 Point:inst10\|nextC\[0\]  " "   -2.698             -29.818 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402             -21.371 cardNum:inst7\|nextC\[0\]  " "   -2.402             -21.371 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.760 clk  " "   -0.525              -0.760 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.873 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.290              -0.873 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.839 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.244              -0.839 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.649 clk_gen:inst23\|div10_t:inst\|2  " "   -0.179              -0.649 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.689 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.142              -0.689 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.925 " "Worst-case hold slack is -0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -1.849 clk  " "   -0.925              -1.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -1.106 clk_gen:inst23\|div10_t:inst\|2  " "   -0.600              -1.106 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560              -1.110 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.560              -1.110 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527              -0.527 Point:inst10\|nextC\[0\]  " "   -0.527              -0.527 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -0.700 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.524              -0.700 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -0.717 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.428              -0.717 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -0.843 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.426              -0.843 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 cardNum:inst7\|nextC\[0\]  " "    0.250               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831438490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655831438494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.433 " "Worst-case minimum pulse width slack is -0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -0.801 clk  " "   -0.433              -0.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.165 Point:inst10\|nextC\[0\]  " "   -0.036              -0.165 Point:inst10\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 clk_gen:inst23\|div10_t:inst4\|2  " "    0.009               0.000 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 cardNum:inst7\|nextC\[0\]  " "    0.044               0.000 cardNum:inst7\|nextC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 clk_gen:inst23\|div10_t:inst2\|2  " "    0.067               0.000 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 clk_gen:inst23\|div10_t:inst\|2  " "    0.103               0.000 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk_gen:inst23\|div10_t:inst3\|2  " "    0.142               0.000 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.143               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655831438497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655831439416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655831439417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655831439483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 01:10:39 2022 " "Processing ended: Wed Jun 22 01:10:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655831439483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655831439483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655831439483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655831439483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655831440946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655831440947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 01:10:40 2022 " "Processing started: Wed Jun 22 01:10:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655831440947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655831440947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655831440947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim// simulation " "Generated file final.vo in folder \"C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655831441751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655831441808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 01:10:41 2022 " "Processing ended: Wed Jun 22 01:10:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655831441808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655831441808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655831441808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655831441808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655831442406 ""}
