// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _box_HH_
#define _box_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_Mat_exit22_pro.h"
#include "AXIvideo2Mat.h"
#include "Duplicate.h"
#include "Return_Plate.h"
#include "Resize.h"
#include "CvtColor.h"
#include "Loop_BRAM_LOOP_proc1.h"
#include "Add_Rectangle.h"
#include "Mat2AXIvideo.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w11_d2_A.h"
#include "fifo_w12_d2_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w7_d5_A.h"
#include "fifo_w9_d5_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w7_d2_A.h"
#include "fifo_w9_d2_A.h"
#include "start_for_Return_ocq.h"
#include "start_for_Resize_U0.h"
#include "start_for_Add_RecpcA.h"
#include "start_for_DuplicaqcK.h"
#include "start_for_CvtColorcU.h"
#include "start_for_Loop_BRsc4.h"
#include "start_for_Mat2AXItde.h"
#include "box_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct box : public sc_module {
    // Port declarations 52
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_lv<32> > buffer_V_Addr_A;
    sc_out< sc_logic > buffer_V_EN_A;
    sc_out< sc_lv<32> > buffer_V_Din_A;
    sc_in< sc_lv<32> > buffer_V_Dout_A;
    sc_out< sc_lv<4> > buffer_V_WEN_A;
    sc_out< sc_logic > buffer_V_Clk_A;
    sc_out< sc_logic > buffer_V_Rst_A;
    sc_out< sc_lv<32> > buffer_V_Addr_B;
    sc_out< sc_logic > buffer_V_EN_B;
    sc_out< sc_lv<32> > buffer_V_Din_B;
    sc_in< sc_lv<32> > buffer_V_Dout_B;
    sc_out< sc_lv<4> > buffer_V_WEN_B;
    sc_out< sc_logic > buffer_V_Clk_B;
    sc_out< sc_logic > buffer_V_Rst_B;
    sc_in< sc_lv<32> > video_src_TDATA;
    sc_in< sc_lv<4> > video_src_TKEEP;
    sc_in< sc_lv<4> > video_src_TSTRB;
    sc_in< sc_lv<1> > video_src_TUSER;
    sc_in< sc_lv<1> > video_src_TLAST;
    sc_in< sc_lv<1> > video_src_TID;
    sc_in< sc_lv<1> > video_src_TDEST;
    sc_out< sc_lv<32> > video_dst_TDATA;
    sc_out< sc_lv<4> > video_dst_TKEEP;
    sc_out< sc_lv<4> > video_dst_TSTRB;
    sc_out< sc_lv<1> > video_dst_TUSER;
    sc_out< sc_lv<1> > video_dst_TLAST;
    sc_out< sc_lv<1> > video_dst_TID;
    sc_out< sc_lv<1> > video_dst_TDEST;
    sc_in< sc_logic > video_src_TVALID;
    sc_out< sc_logic > video_src_TREADY;
    sc_out< sc_logic > video_dst_TVALID;
    sc_in< sc_logic > video_dst_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    box(sc_module_name name);
    SC_HAS_PROCESS(box);

    ~box();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    box_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* box_AXILiteS_s_axi_U;
    Block_Mat_exit22_pro* Block_Mat_exit22_pro_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    Duplicate* Duplicate_U0;
    Return_Plate* Return_Plate_U0;
    Resize* Resize_U0;
    CvtColor* CvtColor_U0;
    Loop_BRAM_LOOP_proc1* Loop_BRAM_LOOP_proc1_U0;
    Add_Rectangle* Add_Rectangle_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w32_d4_A* xleft_c_U;
    fifo_w32_d4_A* xleft_c35_U;
    fifo_w32_d4_A* xright_c_U;
    fifo_w32_d4_A* xright_c36_U;
    fifo_w32_d4_A* ytop_c_U;
    fifo_w32_d4_A* ytop_c37_U;
    fifo_w32_d4_A* ydown_c_U;
    fifo_w32_d4_A* ydown_c38_U;
    fifo_w11_d2_A* rgb_img_rows_V_c_U;
    fifo_w12_d2_A* rgb_img_cols_V_c_U;
    fifo_w32_d5_A* plate_rows_V_c_U;
    fifo_w32_d5_A* plate_cols_V_c_U;
    fifo_w7_d5_A* standard_plate_rows_1_U;
    fifo_w9_d5_A* standard_plate_cols_1_U;
    fifo_w8_d2_A* rgb_img_data_stream_s_U;
    fifo_w8_d2_A* rgb_img_data_stream_1_U;
    fifo_w8_d2_A* rgb_img_data_stream_2_U;
    fifo_w11_d2_A* rgb_img_rows_V_c39_U;
    fifo_w12_d2_A* rgb_img_cols_V_c40_U;
    fifo_w8_d2_A* copy1_data_stream_0_U;
    fifo_w8_d2_A* copy1_data_stream_1_U;
    fifo_w8_d2_A* copy1_data_stream_2_U;
    fifo_w8_d2_A* copy2_data_stream_0_U;
    fifo_w8_d2_A* copy2_data_stream_1_U;
    fifo_w8_d2_A* copy2_data_stream_2_U;
    fifo_w8_d2_A* plate_data_stream_0_U;
    fifo_w8_d2_A* plate_data_stream_1_U;
    fifo_w8_d2_A* plate_data_stream_2_U;
    fifo_w8_d2_A* standard_plate_data_s_U;
    fifo_w8_d2_A* standard_plate_data_1_U;
    fifo_w8_d2_A* standard_plate_data_2_U;
    fifo_w7_d2_A* standard_plate_rows_s_U;
    fifo_w9_d2_A* standard_plate_cols_s_U;
    fifo_w8_d2_A* gray_plate_data_stre_U;
    fifo_w8_d2_A* output_img_data_stre_U;
    fifo_w8_d2_A* output_img_data_stre_1_U;
    fifo_w8_d2_A* output_img_data_stre_2_U;
    start_for_Return_ocq* start_for_Return_ocq_U;
    start_for_Resize_U0* start_for_Resize_U0_U;
    start_for_Add_RecpcA* start_for_Add_RecpcA_U;
    start_for_DuplicaqcK* start_for_DuplicaqcK_U;
    start_for_CvtColorcU* start_for_CvtColorcU_U;
    start_for_Loop_BRsc4* start_for_Loop_BRsc4_U;
    start_for_Mat2AXItde* start_for_Mat2AXItde_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > xleft_s;
    sc_signal< sc_lv<32> > xright_s;
    sc_signal< sc_lv<32> > ytop_s;
    sc_signal< sc_lv<32> > ydown_s;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_start_out;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_start_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_xleft_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_xleft_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_xleft_out1_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_xleft_out1_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_xright_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_xright_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_xright_out2_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_xright_out2_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_ytop_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ytop_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_ytop_out3_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ytop_out3_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_ydown_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ydown_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_ydown_out4_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_ydown_out4_write;
    sc_signal< sc_lv<11> > Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_write;
    sc_signal< sc_lv<12> > Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_plate_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_plate_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit22_pro_U0_plate_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_plate_cols_V_out_write;
    sc_signal< sc_lv<7> > Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_write;
    sc_signal< sc_lv<9> > Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_video_src_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<11> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<12> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_0_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_1_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_2_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_2_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_0_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_1_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_2_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_2_V_write;
    sc_signal< sc_logic > Return_Plate_U0_ap_start;
    sc_signal< sc_logic > Return_Plate_U0_ap_done;
    sc_signal< sc_logic > Return_Plate_U0_ap_continue;
    sc_signal< sc_logic > Return_Plate_U0_ap_idle;
    sc_signal< sc_logic > Return_Plate_U0_ap_ready;
    sc_signal< sc_logic > Return_Plate_U0_input_img_data_stream_0_V_read;
    sc_signal< sc_logic > Return_Plate_U0_input_img_data_stream_1_V_read;
    sc_signal< sc_logic > Return_Plate_U0_input_img_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Return_Plate_U0_output_plate_data_stream_0_V_din;
    sc_signal< sc_logic > Return_Plate_U0_output_plate_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Return_Plate_U0_output_plate_data_stream_1_V_din;
    sc_signal< sc_logic > Return_Plate_U0_output_plate_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Return_Plate_U0_output_plate_data_stream_2_V_din;
    sc_signal< sc_logic > Return_Plate_U0_output_plate_data_stream_2_V_write;
    sc_signal< sc_logic > Return_Plate_U0_xleft_read;
    sc_signal< sc_logic > Return_Plate_U0_xright_read;
    sc_signal< sc_logic > Return_Plate_U0_ytop_read;
    sc_signal< sc_logic > Return_Plate_U0_ydown_read;
    sc_signal< sc_logic > Resize_U0_ap_start;
    sc_signal< sc_logic > Resize_U0_ap_done;
    sc_signal< sc_logic > Resize_U0_ap_continue;
    sc_signal< sc_logic > Resize_U0_ap_idle;
    sc_signal< sc_logic > Resize_U0_ap_ready;
    sc_signal< sc_logic > Resize_U0_start_out;
    sc_signal< sc_logic > Resize_U0_start_write;
    sc_signal< sc_logic > Resize_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_logic > Resize_U0_p_dst_rows_V_read;
    sc_signal< sc_logic > Resize_U0_p_dst_cols_V_read;
    sc_signal< sc_lv<8> > Resize_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Resize_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Resize_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Resize_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Resize_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Resize_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_lv<7> > Resize_U0_p_dst_rows_V_out_din;
    sc_signal< sc_logic > Resize_U0_p_dst_rows_V_out_write;
    sc_signal< sc_lv<9> > Resize_U0_p_dst_cols_V_out_din;
    sc_signal< sc_logic > Resize_U0_p_dst_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_start_out;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_logic > CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_ap_start;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_ap_done;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_ap_continue;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_ap_idle;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_ap_ready;
    sc_signal< sc_lv<32> > Loop_BRAM_LOOP_proc1_U0_buffer_V_Addr_A;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_buffer_V_EN_A;
    sc_signal< sc_lv<4> > Loop_BRAM_LOOP_proc1_U0_buffer_V_WEN_A;
    sc_signal< sc_lv<32> > Loop_BRAM_LOOP_proc1_U0_buffer_V_Din_A;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_gray_plate_data_stream_0_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_start;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_done;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_continue;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_idle;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_ready;
    sc_signal< sc_logic > Add_Rectangle_U0_start_out;
    sc_signal< sc_logic > Add_Rectangle_U0_start_write;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Add_Rectangle_U0_xleft_read;
    sc_signal< sc_logic > Add_Rectangle_U0_xright_read;
    sc_signal< sc_logic > Add_Rectangle_U0_ytop_read;
    sc_signal< sc_logic > Add_Rectangle_U0_ydown_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > Mat2AXIvideo_U0_video_dst_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_video_dst_TVALID;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_video_dst_TKEEP;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_video_dst_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TDEST;
    sc_signal< sc_logic > xleft_c_full_n;
    sc_signal< sc_lv<32> > xleft_c_dout;
    sc_signal< sc_logic > xleft_c_empty_n;
    sc_signal< sc_logic > xleft_c35_full_n;
    sc_signal< sc_lv<32> > xleft_c35_dout;
    sc_signal< sc_logic > xleft_c35_empty_n;
    sc_signal< sc_logic > xright_c_full_n;
    sc_signal< sc_lv<32> > xright_c_dout;
    sc_signal< sc_logic > xright_c_empty_n;
    sc_signal< sc_logic > xright_c36_full_n;
    sc_signal< sc_lv<32> > xright_c36_dout;
    sc_signal< sc_logic > xright_c36_empty_n;
    sc_signal< sc_logic > ytop_c_full_n;
    sc_signal< sc_lv<32> > ytop_c_dout;
    sc_signal< sc_logic > ytop_c_empty_n;
    sc_signal< sc_logic > ytop_c37_full_n;
    sc_signal< sc_lv<32> > ytop_c37_dout;
    sc_signal< sc_logic > ytop_c37_empty_n;
    sc_signal< sc_logic > ydown_c_full_n;
    sc_signal< sc_lv<32> > ydown_c_dout;
    sc_signal< sc_logic > ydown_c_empty_n;
    sc_signal< sc_logic > ydown_c38_full_n;
    sc_signal< sc_lv<32> > ydown_c38_dout;
    sc_signal< sc_logic > ydown_c38_empty_n;
    sc_signal< sc_logic > rgb_img_rows_V_c_full_n;
    sc_signal< sc_lv<11> > rgb_img_rows_V_c_dout;
    sc_signal< sc_logic > rgb_img_rows_V_c_empty_n;
    sc_signal< sc_logic > rgb_img_cols_V_c_full_n;
    sc_signal< sc_lv<12> > rgb_img_cols_V_c_dout;
    sc_signal< sc_logic > rgb_img_cols_V_c_empty_n;
    sc_signal< sc_logic > plate_rows_V_c_full_n;
    sc_signal< sc_lv<32> > plate_rows_V_c_dout;
    sc_signal< sc_logic > plate_rows_V_c_empty_n;
    sc_signal< sc_logic > plate_cols_V_c_full_n;
    sc_signal< sc_lv<32> > plate_cols_V_c_dout;
    sc_signal< sc_logic > plate_cols_V_c_empty_n;
    sc_signal< sc_logic > standard_plate_rows_1_full_n;
    sc_signal< sc_lv<7> > standard_plate_rows_1_dout;
    sc_signal< sc_logic > standard_plate_rows_1_empty_n;
    sc_signal< sc_logic > standard_plate_cols_1_full_n;
    sc_signal< sc_lv<9> > standard_plate_cols_1_dout;
    sc_signal< sc_logic > standard_plate_cols_1_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_s_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_s_dout;
    sc_signal< sc_logic > rgb_img_data_stream_s_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_1_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_1_dout;
    sc_signal< sc_logic > rgb_img_data_stream_1_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_2_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_2_dout;
    sc_signal< sc_logic > rgb_img_data_stream_2_empty_n;
    sc_signal< sc_logic > rgb_img_rows_V_c39_full_n;
    sc_signal< sc_lv<11> > rgb_img_rows_V_c39_dout;
    sc_signal< sc_logic > rgb_img_rows_V_c39_empty_n;
    sc_signal< sc_logic > rgb_img_cols_V_c40_full_n;
    sc_signal< sc_lv<12> > rgb_img_cols_V_c40_dout;
    sc_signal< sc_logic > rgb_img_cols_V_c40_empty_n;
    sc_signal< sc_logic > copy1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > copy1_data_stream_0_dout;
    sc_signal< sc_logic > copy1_data_stream_0_empty_n;
    sc_signal< sc_logic > copy1_data_stream_1_full_n;
    sc_signal< sc_lv<8> > copy1_data_stream_1_dout;
    sc_signal< sc_logic > copy1_data_stream_1_empty_n;
    sc_signal< sc_logic > copy1_data_stream_2_full_n;
    sc_signal< sc_lv<8> > copy1_data_stream_2_dout;
    sc_signal< sc_logic > copy1_data_stream_2_empty_n;
    sc_signal< sc_logic > copy2_data_stream_0_full_n;
    sc_signal< sc_lv<8> > copy2_data_stream_0_dout;
    sc_signal< sc_logic > copy2_data_stream_0_empty_n;
    sc_signal< sc_logic > copy2_data_stream_1_full_n;
    sc_signal< sc_lv<8> > copy2_data_stream_1_dout;
    sc_signal< sc_logic > copy2_data_stream_1_empty_n;
    sc_signal< sc_logic > copy2_data_stream_2_full_n;
    sc_signal< sc_lv<8> > copy2_data_stream_2_dout;
    sc_signal< sc_logic > copy2_data_stream_2_empty_n;
    sc_signal< sc_logic > plate_data_stream_0_full_n;
    sc_signal< sc_lv<8> > plate_data_stream_0_dout;
    sc_signal< sc_logic > plate_data_stream_0_empty_n;
    sc_signal< sc_logic > plate_data_stream_1_full_n;
    sc_signal< sc_lv<8> > plate_data_stream_1_dout;
    sc_signal< sc_logic > plate_data_stream_1_empty_n;
    sc_signal< sc_logic > plate_data_stream_2_full_n;
    sc_signal< sc_lv<8> > plate_data_stream_2_dout;
    sc_signal< sc_logic > plate_data_stream_2_empty_n;
    sc_signal< sc_logic > standard_plate_data_s_full_n;
    sc_signal< sc_lv<8> > standard_plate_data_s_dout;
    sc_signal< sc_logic > standard_plate_data_s_empty_n;
    sc_signal< sc_logic > standard_plate_data_1_full_n;
    sc_signal< sc_lv<8> > standard_plate_data_1_dout;
    sc_signal< sc_logic > standard_plate_data_1_empty_n;
    sc_signal< sc_logic > standard_plate_data_2_full_n;
    sc_signal< sc_lv<8> > standard_plate_data_2_dout;
    sc_signal< sc_logic > standard_plate_data_2_empty_n;
    sc_signal< sc_logic > standard_plate_rows_s_full_n;
    sc_signal< sc_lv<7> > standard_plate_rows_s_dout;
    sc_signal< sc_logic > standard_plate_rows_s_empty_n;
    sc_signal< sc_logic > standard_plate_cols_s_full_n;
    sc_signal< sc_lv<9> > standard_plate_cols_s_dout;
    sc_signal< sc_logic > standard_plate_cols_s_empty_n;
    sc_signal< sc_logic > gray_plate_data_stre_full_n;
    sc_signal< sc_lv<8> > gray_plate_data_stre_dout;
    sc_signal< sc_logic > gray_plate_data_stre_empty_n;
    sc_signal< sc_logic > output_img_data_stre_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_dout;
    sc_signal< sc_logic > output_img_data_stre_empty_n;
    sc_signal< sc_logic > output_img_data_stre_1_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_1_dout;
    sc_signal< sc_logic > output_img_data_stre_1_empty_n;
    sc_signal< sc_logic > output_img_data_stre_2_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_2_dout;
    sc_signal< sc_logic > output_img_data_stre_2_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_Mat_exit22_pro_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_Mat_exit22_pro_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Return_Plate_U0_din;
    sc_signal< sc_logic > start_for_Return_Plate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Return_Plate_U0_dout;
    sc_signal< sc_logic > start_for_Return_Plate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Resize_U0_din;
    sc_signal< sc_logic > start_for_Resize_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Resize_U0_dout;
    sc_signal< sc_logic > start_for_Resize_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Add_Rectangle_U0_din;
    sc_signal< sc_logic > start_for_Add_Rectangle_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Add_Rectangle_U0_dout;
    sc_signal< sc_logic > start_for_Add_Rectangle_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_logic > Duplicate_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Return_Plate_U0_start_full_n;
    sc_signal< sc_logic > Return_Plate_U0_start_write;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_BRAM_LOOP_proc1_U0_din;
    sc_signal< sc_logic > start_for_Loop_BRAM_LOOP_proc1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_BRAM_LOOP_proc1_U0_dout;
    sc_signal< sc_logic > start_for_Loop_BRAM_LOOP_proc1_U0_empty_n;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_start_full_n;
    sc_signal< sc_logic > Loop_BRAM_LOOP_proc1_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Add_Rectangle_U0_ap_continue();
    void thread_Add_Rectangle_U0_ap_start();
    void thread_Block_Mat_exit22_pro_U0_ap_continue();
    void thread_Block_Mat_exit22_pro_U0_ap_start();
    void thread_Block_Mat_exit22_pro_U0_start_full_n();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_Duplicate_U0_start_full_n();
    void thread_Duplicate_U0_start_write();
    void thread_Loop_BRAM_LOOP_proc1_U0_ap_continue();
    void thread_Loop_BRAM_LOOP_proc1_U0_ap_start();
    void thread_Loop_BRAM_LOOP_proc1_U0_start_full_n();
    void thread_Loop_BRAM_LOOP_proc1_U0_start_write();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_Resize_U0_ap_continue();
    void thread_Resize_U0_ap_start();
    void thread_Return_Plate_U0_ap_continue();
    void thread_Return_Plate_U0_ap_start();
    void thread_Return_Plate_U0_start_full_n();
    void thread_Return_Plate_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_Block_Mat_exit22_pro_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_buffer_V_Addr_A();
    void thread_buffer_V_Addr_B();
    void thread_buffer_V_Clk_A();
    void thread_buffer_V_Clk_B();
    void thread_buffer_V_Din_A();
    void thread_buffer_V_Din_B();
    void thread_buffer_V_EN_A();
    void thread_buffer_V_EN_B();
    void thread_buffer_V_Rst_A();
    void thread_buffer_V_Rst_B();
    void thread_buffer_V_WEN_A();
    void thread_buffer_V_WEN_B();
    void thread_start_for_Add_Rectangle_U0_din();
    void thread_start_for_CvtColor_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_Loop_BRAM_LOOP_proc1_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_start_for_Resize_U0_din();
    void thread_start_for_Return_Plate_U0_din();
    void thread_video_dst_TDATA();
    void thread_video_dst_TDEST();
    void thread_video_dst_TID();
    void thread_video_dst_TKEEP();
    void thread_video_dst_TLAST();
    void thread_video_dst_TSTRB();
    void thread_video_dst_TUSER();
    void thread_video_dst_TVALID();
    void thread_video_src_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
