#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 21:30:14 2018
# Process ID: 11388
# Current directory: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/mylab/Basys3/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/mylab/experiments/20180303-tmc-hls/hls/mandelbrot_frame'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_mandelbrot_frame_0_0/design_1_mandelbrot_frame_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/mandelbrot_frame_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Netlist 29-17] Analyzing 1549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2055.668 ; gain = 549.461 ; free physical = 289 ; free virtual = 8542
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2056.672 ; gain = 907.203 ; free physical = 324 ; free virtual = 8570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.707 ; gain = 64.031 ; free physical = 315 ; free virtual = 8561
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183984ad2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 317 ; free virtual = 8564
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 121 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e420d307

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 317 ; free virtual = 8563
INFO: [Opt 31-389] Phase Constant propagation created 226 cells and removed 583 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 156b5a234

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 312 ; free virtual = 8559
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 404 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 156b5a234

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 312 ; free virtual = 8558
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 156b5a234

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 312 ; free virtual = 8558
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 311 ; free virtual = 8558
Ending Logic Optimization Task | Checksum: 156b5a234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.707 ; gain = 0.000 ; free physical = 311 ; free virtual = 8558

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.049 | TNS=-27544.878 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 17e49fc30

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 327 ; free virtual = 8538
Ending Power Optimization Task | Checksum: 17e49fc30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2428.891 ; gain = 308.184 ; free physical = 339 ; free virtual = 8550
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2428.891 ; gain = 372.215 ; free physical = 339 ; free virtual = 8550
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 338 ; free virtual = 8550
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 166 ; free virtual = 8176
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e009299

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 166 ; free virtual = 8176
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 191 ; free virtual = 8154

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7b6cefd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 165 ; free virtual = 8075

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106d33411

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 203 ; free virtual = 8063

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106d33411

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 203 ; free virtual = 8063
Phase 1 Placer Initialization | Checksum: 106d33411

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 203 ; free virtual = 8063

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1519fe63c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 250 ; free virtual = 8107

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1519fe63c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 250 ; free virtual = 8107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d5088b12

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 249 ; free virtual = 8105

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c2576bfc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 8108

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c2576bfc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 252 ; free virtual = 8108

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c2576bfc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 272 ; free virtual = 8129

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 169561a04

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 270 ; free virtual = 8126

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a06fd8ec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 263 ; free virtual = 8121

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17fc329fa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 266 ; free virtual = 8123

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 146a80dcf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 266 ; free virtual = 8123

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1723005af

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 266 ; free virtual = 8123
Phase 3 Detail Placement | Checksum: 1723005af

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 266 ; free virtual = 8123

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e848c3c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e848c3c7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 263 ; free virtual = 8120
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.842. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a0eaf7b0

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115
Phase 4.1 Post Commit Optimization | Checksum: 1a0eaf7b0

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a0eaf7b0

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a0eaf7b0

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19d79e42d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d79e42d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8115
Ending Placer Task | Checksum: e616bf6f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 271 ; free virtual = 8129
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 271 ; free virtual = 8129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 238 ; free virtual = 8113
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 258 ; free virtual = 8120
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 262 ; free virtual = 8124
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 262 ; free virtual = 8124
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 699a7b4c ConstDB: 0 ShapeSum: 7c7c4423 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: deb78efe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 149 ; free virtual = 7991
Post Restoration Checksum: NetGraph: 7bbbef26 NumContArr: 62fb9fd8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: deb78efe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 147 ; free virtual = 7989

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: deb78efe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 165 ; free virtual = 7963

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: deb78efe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 165 ; free virtual = 7963
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 144696d0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 253 ; free virtual = 8031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.635| TNS=-36112.145| WHS=-0.167 | THS=-34.055|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1816cfc1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 254 ; free virtual = 8031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.635| TNS=-35803.984| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18748ff79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 254 ; free virtual = 8032
Phase 2 Router Initialization | Checksum: 19b81def0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 254 ; free virtual = 8032

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 205498cc1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 249 ; free virtual = 8027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1727
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.551| TNS=-43001.980| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f31cbca2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 237 ; free virtual = 8015

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.485| TNS=-42894.074| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22a31ccb9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 239 ; free virtual = 8017

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.570| TNS=-42894.055| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1afda3fa6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 241 ; free virtual = 8019
Phase 4 Rip-up And Reroute | Checksum: 1afda3fa6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 241 ; free virtual = 8019

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1720956cf

Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 238 ; free virtual = 8016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.485| TNS=-42568.145| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1de539100

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 212 ; free virtual = 7990

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de539100

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 212 ; free virtual = 7990
Phase 5 Delay and Skew Optimization | Checksum: 1de539100

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 212 ; free virtual = 7990

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22b563bf5

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 212 ; free virtual = 7990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.461| TNS=-42526.957| WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 157343635

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 211 ; free virtual = 7989
Phase 6 Post Hold Fix | Checksum: 157343635

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 211 ; free virtual = 7989

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.5712 %
  Global Horizontal Routing Utilization  = 7.21799 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y86 -> INT_R_X9Y86
   INT_R_X9Y81 -> INT_R_X9Y81
   INT_R_X9Y79 -> INT_R_X9Y79
   INT_R_X9Y77 -> INT_R_X9Y77
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y27 -> INT_L_X34Y27
   INT_R_X9Y26 -> INT_R_X9Y26
   INT_R_X9Y22 -> INT_R_X9Y22
   INT_L_X34Y20 -> INT_L_X34Y20
   INT_L_X34Y17 -> INT_L_X34Y17
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y36 -> INT_R_X9Y36
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y91 -> INT_L_X34Y91
   INT_L_X34Y90 -> INT_L_X34Y90
   INT_L_X28Y87 -> INT_L_X28Y87
Phase 7 Route finalize | Checksum: 1a5dca394

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 211 ; free virtual = 7989

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a5dca394

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 211 ; free virtual = 7989

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d724eac7

Time (s): cpu = 00:01:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 210 ; free virtual = 7988

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.461| TNS=-42526.957| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d724eac7

Time (s): cpu = 00:01:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 210 ; free virtual = 7988
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 272 ; free virtual = 8050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 272 ; free virtual = 8050
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2428.891 ; gain = 0.000 ; free physical = 264 ; free virtual = 8064
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2447.887 ; gain = 0.000 ; free physical = 229 ; free virtual = 8011
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 21:33:10 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 21:33:23 2018
# Process ID: 16852
# Current directory: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: open_checkpoint main_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1147.453 ; gain = 0.000 ; free physical = 1205 ; free virtual = 8987
INFO: [Netlist 29-17] Analyzing 1505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_board.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_board.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1971.617 ; gain = 548.461 ; free physical = 471 ; free virtual = 8279
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_early.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_late.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/.Xil/Vivado-16852-luigilinux/dcp1/main_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1992.289 ; gain = 20.672 ; free physical = 452 ; free virtual = 8259
Restored from archive | CPU: 0.590000 secs | Memory: 17.517433 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1992.289 ; gain = 20.672 ; free physical = 452 ; free virtual = 8259
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1992.289 ; gain = 844.840 ; free physical = 477 ; free virtual = 8260
INFO: [Memdata 28-208] The XPM instance: <design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00 input design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U75/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U75/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U76/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U76/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U81/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U81/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U82/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U82/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U88/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U88/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U9/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U9/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U91/mandelbrot_frame_dEe_DSP48_0_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U91/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U14/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U14/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U20/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U20/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U23/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U23/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U29/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U29/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U32/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U32/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U35/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U35/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U38/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U38/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U41/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U41/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U47/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U47/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U5/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U5/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U50/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U50/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U53/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U53/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U56/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U56/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U59/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U59/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U62/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U62/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U68/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U68/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U74/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U74/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U77/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U77/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U8/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U8/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U83/mandelbrot_frame_eOg_DSP48_1_U/in00 output design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U83/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U10/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U12/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U13/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U15/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U16/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U18/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U19/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U21/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U22/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U24/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U25/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U27/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U28/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U3/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U30/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U31/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U33/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U34/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U36/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U37/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U39/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U4/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U40/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U42/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U43/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U45/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U46/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U48/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U49/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U51/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U52/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U54/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U55/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U57/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U58/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U6/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U60/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U61/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U63/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U64/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U66/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U67/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U69/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U7/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U70/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U72/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U73/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U75/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U75/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U76/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U76/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U78/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U79/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U81/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U81/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U82/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U82/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U84/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U85/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U87/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U88/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U88/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U9/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U9/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U90/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U91/mandelbrot_frame_dEe_DSP48_0_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_dEe_U91/mandelbrot_frame_dEe_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U11/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U14/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U14/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U17/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U20/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U20/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U23/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U23/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U26/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U29/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U29/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U32/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U32/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U35/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U35/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U38/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U38/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U41/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U41/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U44/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U47/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U47/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U5/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U5/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U50/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U50/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U53/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U53/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U56/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U56/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U59/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U59/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U62/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U62/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U65/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U68/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U68/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U71/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U74/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U74/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U77/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U77/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U8/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U8/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U80/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U83/mandelbrot_frame_eOg_DSP48_1_U/in00 multiplier stage design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_eOg_U83/mandelbrot_frame_eOg_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_wrapper_i/design_1_i/mandelbrot_frame_0/inst/mandelbrot_frame_bkb_U1/mandelbrot_frame_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 356 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_4/mandelbrot_4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar  5 21:36:49 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 275 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:02:21 . Memory (MB): peak = 2447.922 ; gain = 455.629 ; free physical = 572 ; free virtual = 8234
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 21:36:49 2018...
