;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, @-100
	SUB <405, @92
	SUB @121, 66
	SUB @121, 106
	JMP -7, #-100
	JMP @72, #200
	SUB -207, <-126
	MOV <-17, <-20
	JMP <127, 106
	ADD #215, 30
	SUB -7, @-100
	JMP <127, #136
	SUB -7, @-100
	MOV -1, <-26
	SUB 10, 4
	MOV -140, <-109
	MOV @-127, 100
	CMP -207, <-126
	JMP @72, #200
	MOV -1, <-26
	MOV @-127, 100
	SPL 0, <403
	SPL 0, <403
	SPL 0, <403
	SUB -117, 100
	SUB -117, 100
	DAT #-150, #-306
	SUB -117, 100
	DAT #-150, #-306
	SPL 0, <403
	SUB -117, 100
	CMP -207, <-126
	ADD 30, 9
	ADD 30, 9
	SPL 0, <403
	CMP -207, -396
	SUB <405, @92
	SUB <405, @92
	SPL 100, 40
	SPL 0, <403
	DJN -1, @-20
	CMP -207, <-126
	CMP -207, <-126
	JMZ 0, #2
	SPL 0, <403
	CMP -207, <-126
