/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* IRQ */
.set IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IRQ__INTC_MASK, 0x01
.set IRQ__INTC_NUMBER, 0
.set IRQ__INTC_PRIOR_NUM, 7
.set IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB06_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x00
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x01
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x01

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set LED_1__0__MASK, 0x10
.set LED_1__0__PC, CYREG_PRT1_PC4
.set LED_1__0__PORT, 1
.set LED_1__0__SHIFT, 4
.set LED_1__AG, CYREG_PRT1_AG
.set LED_1__AMUX, CYREG_PRT1_AMUX
.set LED_1__BIE, CYREG_PRT1_BIE
.set LED_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_1__BYP, CYREG_PRT1_BYP
.set LED_1__CTL, CYREG_PRT1_CTL
.set LED_1__DM0, CYREG_PRT1_DM0
.set LED_1__DM1, CYREG_PRT1_DM1
.set LED_1__DM2, CYREG_PRT1_DM2
.set LED_1__DR, CYREG_PRT1_DR
.set LED_1__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_1__MASK, 0x10
.set LED_1__PORT, 1
.set LED_1__PRT, CYREG_PRT1_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_1__PS, CYREG_PRT1_PS
.set LED_1__SHIFT, 4
.set LED_1__SLW, CYREG_PRT1_SLW

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set LED_2__0__MASK, 0x20
.set LED_2__0__PC, CYREG_PRT1_PC5
.set LED_2__0__PORT, 1
.set LED_2__0__SHIFT, 5
.set LED_2__AG, CYREG_PRT1_AG
.set LED_2__AMUX, CYREG_PRT1_AMUX
.set LED_2__BIE, CYREG_PRT1_BIE
.set LED_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_2__BYP, CYREG_PRT1_BYP
.set LED_2__CTL, CYREG_PRT1_CTL
.set LED_2__DM0, CYREG_PRT1_DM0
.set LED_2__DM1, CYREG_PRT1_DM1
.set LED_2__DM2, CYREG_PRT1_DM2
.set LED_2__DR, CYREG_PRT1_DR
.set LED_2__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_2__MASK, 0x20
.set LED_2__PORT, 1
.set LED_2__PRT, CYREG_PRT1_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_2__PS, CYREG_PRT1_PS
.set LED_2__SHIFT, 5
.set LED_2__SLW, CYREG_PRT1_SLW

/* LED_3 */
.set LED_3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set LED_3__0__MASK, 0x40
.set LED_3__0__PC, CYREG_PRT1_PC6
.set LED_3__0__PORT, 1
.set LED_3__0__SHIFT, 6
.set LED_3__AG, CYREG_PRT1_AG
.set LED_3__AMUX, CYREG_PRT1_AMUX
.set LED_3__BIE, CYREG_PRT1_BIE
.set LED_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_3__BYP, CYREG_PRT1_BYP
.set LED_3__CTL, CYREG_PRT1_CTL
.set LED_3__DM0, CYREG_PRT1_DM0
.set LED_3__DM1, CYREG_PRT1_DM1
.set LED_3__DM2, CYREG_PRT1_DM2
.set LED_3__DR, CYREG_PRT1_DR
.set LED_3__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_3__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_3__MASK, 0x40
.set LED_3__PORT, 1
.set LED_3__PRT, CYREG_PRT1_PRT
.set LED_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_3__PS, CYREG_PRT1_PS
.set LED_3__SHIFT, 6
.set LED_3__SLW, CYREG_PRT1_SLW

/* LED_4 */
.set LED_4__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LED_4__0__MASK, 0x80
.set LED_4__0__PC, CYREG_PRT1_PC7
.set LED_4__0__PORT, 1
.set LED_4__0__SHIFT, 7
.set LED_4__AG, CYREG_PRT1_AG
.set LED_4__AMUX, CYREG_PRT1_AMUX
.set LED_4__BIE, CYREG_PRT1_BIE
.set LED_4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_4__BYP, CYREG_PRT1_BYP
.set LED_4__CTL, CYREG_PRT1_CTL
.set LED_4__DM0, CYREG_PRT1_DM0
.set LED_4__DM1, CYREG_PRT1_DM1
.set LED_4__DM2, CYREG_PRT1_DM2
.set LED_4__DR, CYREG_PRT1_DR
.set LED_4__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_4__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_4__MASK, 0x80
.set LED_4__PORT, 1
.set LED_4__PRT, CYREG_PRT1_PRT
.set LED_4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_4__PS, CYREG_PRT1_PS
.set LED_4__SHIFT, 7
.set LED_4__SLW, CYREG_PRT1_SLW

/* pin_1 */
.set pin_1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set pin_1__0__MASK, 0x20
.set pin_1__0__PC, CYREG_IO_PC_PRT15_PC5
.set pin_1__0__PORT, 15
.set pin_1__0__SHIFT, 5
.set pin_1__AG, CYREG_PRT15_AG
.set pin_1__AMUX, CYREG_PRT15_AMUX
.set pin_1__BIE, CYREG_PRT15_BIE
.set pin_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set pin_1__BYP, CYREG_PRT15_BYP
.set pin_1__CTL, CYREG_PRT15_CTL
.set pin_1__DM0, CYREG_PRT15_DM0
.set pin_1__DM1, CYREG_PRT15_DM1
.set pin_1__DM2, CYREG_PRT15_DM2
.set pin_1__DR, CYREG_PRT15_DR
.set pin_1__INP_DIS, CYREG_PRT15_INP_DIS
.set pin_1__INTSTAT, CYREG_PICU15_INTSTAT
.set pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set pin_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set pin_1__LCD_EN, CYREG_PRT15_LCD_EN
.set pin_1__MASK, 0x20
.set pin_1__PORT, 15
.set pin_1__PRT, CYREG_PRT15_PRT
.set pin_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set pin_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set pin_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set pin_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set pin_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set pin_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set pin_1__PS, CYREG_PRT15_PS
.set pin_1__SHIFT, 5
.set pin_1__SLW, CYREG_PRT15_SLW
.set pin_1__SNAP, CYREG_PICU_15_SNAP_15

/* rst_in */
.set rst_in__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set rst_in__0__MASK, 0x04
.set rst_in__0__PC, CYREG_PRT1_PC2
.set rst_in__0__PORT, 1
.set rst_in__0__SHIFT, 2
.set rst_in__AG, CYREG_PRT1_AG
.set rst_in__AMUX, CYREG_PRT1_AMUX
.set rst_in__BIE, CYREG_PRT1_BIE
.set rst_in__BIT_MASK, CYREG_PRT1_BIT_MASK
.set rst_in__BYP, CYREG_PRT1_BYP
.set rst_in__CTL, CYREG_PRT1_CTL
.set rst_in__DM0, CYREG_PRT1_DM0
.set rst_in__DM1, CYREG_PRT1_DM1
.set rst_in__DM2, CYREG_PRT1_DM2
.set rst_in__DR, CYREG_PRT1_DR
.set rst_in__INP_DIS, CYREG_PRT1_INP_DIS
.set rst_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set rst_in__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set rst_in__LCD_EN, CYREG_PRT1_LCD_EN
.set rst_in__MASK, 0x04
.set rst_in__PORT, 1
.set rst_in__PRT, CYREG_PRT1_PRT
.set rst_in__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set rst_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set rst_in__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set rst_in__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set rst_in__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set rst_in__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set rst_in__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set rst_in__PS, CYREG_PRT1_PS
.set rst_in__SHIFT, 2
.set rst_in__SLW, CYREG_PRT1_SLW

/* m_ss_pin */
.set m_ss_pin__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set m_ss_pin__0__MASK, 0x01
.set m_ss_pin__0__PC, CYREG_IO_PC_PRT15_PC0
.set m_ss_pin__0__PORT, 15
.set m_ss_pin__0__SHIFT, 0
.set m_ss_pin__AG, CYREG_PRT15_AG
.set m_ss_pin__AMUX, CYREG_PRT15_AMUX
.set m_ss_pin__BIE, CYREG_PRT15_BIE
.set m_ss_pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set m_ss_pin__BYP, CYREG_PRT15_BYP
.set m_ss_pin__CTL, CYREG_PRT15_CTL
.set m_ss_pin__DM0, CYREG_PRT15_DM0
.set m_ss_pin__DM1, CYREG_PRT15_DM1
.set m_ss_pin__DM2, CYREG_PRT15_DM2
.set m_ss_pin__DR, CYREG_PRT15_DR
.set m_ss_pin__INP_DIS, CYREG_PRT15_INP_DIS
.set m_ss_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set m_ss_pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set m_ss_pin__LCD_EN, CYREG_PRT15_LCD_EN
.set m_ss_pin__MASK, 0x01
.set m_ss_pin__PORT, 15
.set m_ss_pin__PRT, CYREG_PRT15_PRT
.set m_ss_pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set m_ss_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set m_ss_pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set m_ss_pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set m_ss_pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set m_ss_pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set m_ss_pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set m_ss_pin__PS, CYREG_PRT15_PS
.set m_ss_pin__SHIFT, 0
.set m_ss_pin__SLW, CYREG_PRT15_SLW

/* m_miso_pin */
.set m_miso_pin__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set m_miso_pin__0__MASK, 0x04
.set m_miso_pin__0__PC, CYREG_IO_PC_PRT15_PC2
.set m_miso_pin__0__PORT, 15
.set m_miso_pin__0__SHIFT, 2
.set m_miso_pin__AG, CYREG_PRT15_AG
.set m_miso_pin__AMUX, CYREG_PRT15_AMUX
.set m_miso_pin__BIE, CYREG_PRT15_BIE
.set m_miso_pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set m_miso_pin__BYP, CYREG_PRT15_BYP
.set m_miso_pin__CTL, CYREG_PRT15_CTL
.set m_miso_pin__DM0, CYREG_PRT15_DM0
.set m_miso_pin__DM1, CYREG_PRT15_DM1
.set m_miso_pin__DM2, CYREG_PRT15_DM2
.set m_miso_pin__DR, CYREG_PRT15_DR
.set m_miso_pin__INP_DIS, CYREG_PRT15_INP_DIS
.set m_miso_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set m_miso_pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set m_miso_pin__LCD_EN, CYREG_PRT15_LCD_EN
.set m_miso_pin__MASK, 0x04
.set m_miso_pin__PORT, 15
.set m_miso_pin__PRT, CYREG_PRT15_PRT
.set m_miso_pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set m_miso_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set m_miso_pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set m_miso_pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set m_miso_pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set m_miso_pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set m_miso_pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set m_miso_pin__PS, CYREG_PRT15_PS
.set m_miso_pin__SHIFT, 2
.set m_miso_pin__SLW, CYREG_PRT15_SLW

/* m_mosi_pin */
.set m_mosi_pin__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set m_mosi_pin__0__MASK, 0x02
.set m_mosi_pin__0__PC, CYREG_IO_PC_PRT15_PC1
.set m_mosi_pin__0__PORT, 15
.set m_mosi_pin__0__SHIFT, 1
.set m_mosi_pin__AG, CYREG_PRT15_AG
.set m_mosi_pin__AMUX, CYREG_PRT15_AMUX
.set m_mosi_pin__BIE, CYREG_PRT15_BIE
.set m_mosi_pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set m_mosi_pin__BYP, CYREG_PRT15_BYP
.set m_mosi_pin__CTL, CYREG_PRT15_CTL
.set m_mosi_pin__DM0, CYREG_PRT15_DM0
.set m_mosi_pin__DM1, CYREG_PRT15_DM1
.set m_mosi_pin__DM2, CYREG_PRT15_DM2
.set m_mosi_pin__DR, CYREG_PRT15_DR
.set m_mosi_pin__INP_DIS, CYREG_PRT15_INP_DIS
.set m_mosi_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set m_mosi_pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set m_mosi_pin__LCD_EN, CYREG_PRT15_LCD_EN
.set m_mosi_pin__MASK, 0x02
.set m_mosi_pin__PORT, 15
.set m_mosi_pin__PRT, CYREG_PRT15_PRT
.set m_mosi_pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set m_mosi_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set m_mosi_pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set m_mosi_pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set m_mosi_pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set m_mosi_pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set m_mosi_pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set m_mosi_pin__PS, CYREG_PRT15_PS
.set m_mosi_pin__SHIFT, 1
.set m_mosi_pin__SLW, CYREG_PRT15_SLW

/* m_sclk_pin */
.set m_sclk_pin__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set m_sclk_pin__0__MASK, 0x08
.set m_sclk_pin__0__PC, CYREG_IO_PC_PRT15_PC3
.set m_sclk_pin__0__PORT, 15
.set m_sclk_pin__0__SHIFT, 3
.set m_sclk_pin__AG, CYREG_PRT15_AG
.set m_sclk_pin__AMUX, CYREG_PRT15_AMUX
.set m_sclk_pin__BIE, CYREG_PRT15_BIE
.set m_sclk_pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set m_sclk_pin__BYP, CYREG_PRT15_BYP
.set m_sclk_pin__CTL, CYREG_PRT15_CTL
.set m_sclk_pin__DM0, CYREG_PRT15_DM0
.set m_sclk_pin__DM1, CYREG_PRT15_DM1
.set m_sclk_pin__DM2, CYREG_PRT15_DM2
.set m_sclk_pin__DR, CYREG_PRT15_DR
.set m_sclk_pin__INP_DIS, CYREG_PRT15_INP_DIS
.set m_sclk_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set m_sclk_pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set m_sclk_pin__LCD_EN, CYREG_PRT15_LCD_EN
.set m_sclk_pin__MASK, 0x08
.set m_sclk_pin__PORT, 15
.set m_sclk_pin__PRT, CYREG_PRT15_PRT
.set m_sclk_pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set m_sclk_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set m_sclk_pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set m_sclk_pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set m_sclk_pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set m_sclk_pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set m_sclk_pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set m_sclk_pin__PS, CYREG_PRT15_PS
.set m_sclk_pin__SHIFT, 3
.set m_sclk_pin__SLW, CYREG_PRT15_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x01
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x02
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
