{'accMuxOut': {'CDeps': [[[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []],
                         [[], [], ['accMuxSel'], []]],
               'CLines': [[None, None, '239:C', None],
                          [None, None, '239:C', None],
                          [None, None, '239:C', None],
                          [None, None, '239:C', None],
                          [None, None, '239:C', None],
                          [None, None, '239:C', None],
                          [None, None, '239:C', None]],
               'Clocked': False,
               'DDeps': [['tcAccIn'],
                         ['uartDataIn'],
                         [],
                         ['uartStatIn'],
                         ['tcLoadIn'],
                         ['aluOut'],
                         ['immData']],
               'DLines': ['255:D',
                          '261:D',
                          '272:D',
                          '265:D',
                          '251:D',
                          '246:D',
                          '242:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0210>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0490>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0710>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828169ecd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828170bbd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813bec90>]}}
