;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 30, 9
	ADD 210, 30
	ADD 30, 9
	SLT 30, 9
	SPL 0, #-392
	ADD 0, 5
	JMZ 0, 1
	CMP -207, <-120
	SPL 0, #-392
	ADD #-110, 9
	SPL 0, #-392
	ADD 0, 5
	CMP -77, <-120
	JMN 0, 5
	SPL 0, <2
	JMN 0, <2
	JMP 0, 8
	JMN 0, <2
	JMN 0, 5
	JMP 0, 8
	DAT #0, #5
	DJN 0, 9
	SUB @-127, 100
	MOV 0, 5
	SLT 0, 2
	JMZ 0, 1
	JMZ 0, 1
	CMP @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, #-392
	SUB @-127, 100
	SUB @-127, 100
	ADD 210, 30
	SUB @-127, 100
	SPL 0, #-392
	SPL 0, #-392
	SPL 0, #-392
	CMP -207, <-120
	JMP 0, 8
	SPL 0, #-392
	JMP 0, 8
	DJN -1, @-20
	MOV -1, <-20
