use std::sync::Arc;

#[cfg(feature = "debug_mem_align")]
use std::sync::Mutex;

use fields::PrimeField64;
use pil_std_lib::Std;

use crate::{MemAlignInput, MemAlignRomSM, MemOp};
use proofman_common::{AirInstance, FromTrace};
use rayon::prelude::*;
use zisk_pil::{MemAlignTrace, MemAlignTraceRow};

const RC: usize = 2;
const CHUNK_NUM: usize = 8;
const CHUNKS_BY_RC: usize = CHUNK_NUM / RC;
const CHUNK_BITS: usize = 8;
const RC_BITS: u64 = (CHUNKS_BY_RC * CHUNK_BITS) as u64;
const RC_MASK: u64 = (1 << RC_BITS) - 1;
const OFFSET_MASK: u32 = 0x07;
const OFFSET_BITS: u32 = 3;
const CHUNK_BITS_MASK: u64 = (1 << CHUNK_BITS) - 1;

const fn generate_allowed_offsets() -> [u8; CHUNK_NUM] {
    let mut offsets = [0; CHUNK_NUM];
    let mut i = 0;
    while i < CHUNK_NUM {
        offsets[i] = i as u8;
        i += 1;
    }
    offsets
}

const ALLOWED_OFFSETS: [u8; CHUNK_NUM] = generate_allowed_offsets();
const ALLOWED_WIDTHS: [u8; 4] = [1, 2, 4, 8];
const DEFAULT_OFFSET: u8 = 0;
const DEFAULT_WIDTH: u8 = 8;

pub struct MemAlignSM<F: PrimeField64> {
    /// PIL2 standard library
    std: Arc<Std<F>>,

    #[cfg(feature = "debug_mem_align")]
    num_computed_rows: Mutex<usize>,

    /// The table ID for the Mem Align ROM State Machine
    table_id: usize,
}

macro_rules! debug_info {
    ($prefix:expr, $($arg:tt)*) => {
        #[cfg(feature = "debug_mem_align")]
        {
            tracing::info!(concat!("MemAlign: ",$prefix), $($arg)*);
        }
    };
}

impl<F: PrimeField64> MemAlignSM<F> {
    pub fn new(std: Arc<Std<F>>) -> Arc<Self> {
        // Get the table ID
        let table_id = std.get_virtual_table_id(MemAlignRomSM::TABLE_ID);

        Arc::new(Self {
            std: std.clone(),
            #[cfg(feature = "debug_mem_align")]
            num_computed_rows: Mutex::new(0),
            table_id,
        })
    }

    pub fn prove_mem_align_op(
        &self,
        input: &MemAlignInput,
        trace: &mut [MemAlignTraceRow<F>],
    ) -> usize {
        let addr = input.addr;
        let width = input.width;

        // Compute the width
        debug_assert!(
            ALLOWED_WIDTHS.contains(&width),
            "Width={width} is not allowed. Allowed widths are {ALLOWED_WIDTHS:?}"
        );
        let width = width as usize;

        // Compute the offset
        let offset = (addr & OFFSET_MASK) as u8;
        debug_assert!(
            ALLOWED_OFFSETS.contains(&offset),
            "Offset={offset} is not allowed. Allowed offsets are {ALLOWED_OFFSETS:?}"
        );
        let offset = offset as usize;

        #[cfg(feature = "debug_mem_align")]
        let num_rows = self.num_computed_rows.lock().unwrap();

        match (input.is_write, offset + width > CHUNK_NUM) {
            (false, false) => {
                /*  RV with offset=2, width=4
                +----+----+====+====+====+====+----+----+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +----+----+====+====+====+====+----+----+
                                ⇓
                +----+----+====+====+====+====+----+----+
                | V6 | V7 | V0 | V1 | V2 | V3 | V4 | V5 |
                +----+----+====+====+====+====+----+----+
                */
                // Unaligned memory op information thrown into the bus
                let step = input.step;
                let value = input.value;

                // Get the aligned address
                let addr_read = addr >> OFFSET_BITS;

                // Get the aligned value
                let value_read = input.mem_values[0];

                // Get the next pc and op size
                let (next_pc, op_size) =
                    MemAlignRomSM::calculate_next_pc_and_op_size(MemOp::OneRead, offset, width);

                // Update the row multiplicity of the operation
                MemAlignRomSM::get_rows(&self.std, self.table_id, next_pc, op_size);

                let mut read_row = MemAlignTraceRow::default();
                read_row.set_step(step);
                read_row.set_addr(addr_read);
                read_row.set_offset(DEFAULT_OFFSET);
                read_row.set_width(DEFAULT_WIDTH);
                read_row.set_reset(true);
                read_row.set_sel_up_to_down(true);

                let mut value_row = MemAlignTraceRow::default();
                value_row.set_step(step);
                value_row.set_addr(addr_read);
                value_row.set_offset(offset as u8);
                value_row.set_width(width as u8);
                value_row.set_pc(next_pc as u8);
                value_row.set_sel_prove(true);

                for i in 0..CHUNK_NUM {
                    read_row.set_reg(i, Self::get_byte(value_read, i, 0));
                    if i >= offset && i < offset + width {
                        read_row.set_sel(i, true);
                    }

                    value_row.set_reg(i, Self::get_byte(value, i, CHUNK_NUM - offset));
                    if i == offset {
                        value_row.set_sel(i, true);
                    }
                }

                let mut _value_read = value_read;
                let mut _value = value;
                for i in 0..RC {
                    read_row.set_value(i, (_value_read & RC_MASK) as u32);
                    value_row.set_value(i, (_value & RC_MASK) as u32);
                    _value_read >>= RC_BITS;
                    _value >>= RC_BITS;
                }

                #[rustfmt::skip]
                debug_info!(
                    "\nOne Word Read\n\
                     Num Rows: {:?}\n\
                     Input: {:?}\n\
                     Value Read: {:?}\n\
                     Value: {:?}\n\
                     Flags Read: {:?}\n\
                     Flags Value: {:?}",
                    [*num_rows, *num_rows + 1],
                    input,
                    value_read.to_le_bytes(),
                    value.to_le_bytes(),
                    [
                        read_row.get_sel(0), read_row.get_sel(1), read_row.get_sel(2), read_row.get_sel(3),
                        read_row.get_sel(4), read_row.get_sel(5), read_row.get_sel(6), read_row.get_sel(7),
                        read_row.get_wr(), read_row.get_reset(), read_row.get_sel_up_to_down(), read_row.get_sel_down_to_up()
                    ],
                    [
                        value_row.get_sel(0), value_row.get_sel(1), value_row.get_sel(2), value_row.get_sel(3),
                        value_row.get_sel(4), value_row.get_sel(5), value_row.get_sel(6), value_row.get_sel(7),
                        value_row.get_wr(), value_row.get_reset(), value_row.get_sel_up_to_down(), value_row.get_sel_down_to_up()
                    ]
                );

                #[cfg(feature = "debug_mem_align")]
                drop(num_rows);

                // Prove the generated rows
                trace[0] = read_row;
                trace[1] = value_row;
                2
            }
            (true, false) => {
                /* RWV with offset=3, width=4
                +----+----+----+====+====+====+====+----+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +----+----+----+====+====+====+====+----+
                                ⇓
                +----+----+----+====+====+====+====+----+
                | W0 | W1 | W2 | W3 | W4 | W5 | W6 | W7 |
                +----+----+----+====+====+====+====+----+
                                ⇓
                +----+----+----+====+====+====+====+----+
                | V5 | V6 | V7 | V0 | V1 | V2 | V3 | V4 |
                +----+----+----+====+====+====+====+----+
                */

                // Unaligned memory op information thrown into the bus
                let step = input.step;
                let value = input.value;

                // Get the aligned address
                let addr_read = addr >> OFFSET_BITS;

                // Get the aligned value
                let value_read = input.mem_values[0];

                // Get the next pc
                let (next_pc, op_size) =
                    MemAlignRomSM::calculate_next_pc_and_op_size(MemOp::OneWrite, offset, width);

                // Update the row multiplicity of the operation
                MemAlignRomSM::get_rows(&self.std, self.table_id, next_pc, op_size);

                // Compute the write value
                let value_write = {
                    // with:1 offset:4
                    let width_bytes: u64 = (1 << (width * CHUNK_BITS)) - 1;

                    let mask: u64 = width_bytes << (offset * CHUNK_BITS);

                    // Get the first width bytes of the unaligned value
                    let value_to_write = (value & width_bytes) << (offset * CHUNK_BITS);

                    // Write zeroes to value_read from offset to offset + width
                    // and add the value to write to the value read
                    (value_read & !mask) | value_to_write
                };

                let mut read_row = MemAlignTraceRow::default();
                read_row.set_step(step);
                read_row.set_addr(addr_read);
                read_row.set_offset(DEFAULT_OFFSET);
                read_row.set_width(DEFAULT_WIDTH);
                read_row.set_reset(true);
                read_row.set_sel_up_to_down(true);

                let mut write_row = MemAlignTraceRow::default();
                write_row.set_step(step + 1);
                write_row.set_addr(addr_read);
                write_row.set_offset(DEFAULT_OFFSET);
                write_row.set_width(DEFAULT_WIDTH);
                write_row.set_wr(true);
                write_row.set_pc(next_pc as u8);
                write_row.set_sel_up_to_down(true);

                let mut value_row = MemAlignTraceRow::default();
                value_row.set_step(step);
                value_row.set_addr(addr_read);
                value_row.set_offset(offset as u8);
                value_row.set_width(width as u8);
                value_row.set_wr(true);
                value_row.set_pc(next_pc as u8 + 1);
                value_row.set_sel_prove(true);

                for i in 0..CHUNK_NUM {
                    read_row.set_reg(i, Self::get_byte(value_read, i, 0));
                    if i < offset || i >= offset + width {
                        read_row.set_sel(i, true);
                    }

                    let write_reg = Self::get_byte(value_write, i, 0);
                    write_row.set_reg(i, write_reg);
                    if i >= offset && i < offset + width {
                        write_row.set_sel(i, true);
                    }

                    value_row.set_reg(
                        i,
                        if i >= offset && i < offset + width {
                            write_reg
                        } else {
                            Self::get_byte(value, i, CHUNK_NUM - offset)
                        },
                    );
                    if i == offset {
                        value_row.set_sel(i, true);
                    }
                }

                let mut _value_read = value_read;
                let mut _value_write = value_write;
                let mut _value = value;
                for i in 0..RC {
                    read_row.set_value(i, (_value_read & RC_MASK) as u32);
                    write_row.set_value(i, (_value_write & RC_MASK) as u32);
                    value_row.set_value(i, (_value & RC_MASK) as u32);
                    _value_read >>= RC_BITS;
                    _value_write >>= RC_BITS;
                    _value >>= RC_BITS;
                }

                #[rustfmt::skip]
                debug_info!(
                    "\nOne Word Write\n\
                     Num Rows: {:?}\n\
                     Input: {:?}\n\
                     Value Read: {:?}\n\
                     Value Write: {:?}\n\
                     Value: {:?}\n\
                     Flags Read: {:?}\n\
                     Flags Write: {:?}\n\
                     Flags Value: {:?}",
                    [*num_rows, *num_rows + 2],
                    input,
                    value_read.to_le_bytes(),
                    value_write.to_le_bytes(),
                    value.to_le_bytes(),
                    [
                        read_row.get_sel(0), read_row.get_sel(1), read_row.get_sel(2), read_row.get_sel(3),
                        read_row.get_sel(4), read_row.get_sel(5), read_row.get_sel(6), read_row.get_sel(7),
                        read_row.get_wr(), read_row.get_reset(), read_row.get_sel_up_to_down(), read_row.get_sel_down_to_up()
                    ],
                    [
                        write_row.get_sel(0), write_row.get_sel(1), write_row.get_sel(2), write_row.get_sel(3),
                        write_row.get_sel(4), write_row.get_sel(5), write_row.get_sel(6), write_row.get_sel(7),
                        write_row.get_wr(), write_row.get_reset(), write_row.get_sel_up_to_down(), write_row.get_sel_down_to_up()
                    ],
                    [
                        value_row.get_sel(0), value_row.get_sel(1), value_row.get_sel(2), value_row.get_sel(3),
                        value_row.get_sel(4), value_row.get_sel(5), value_row.get_sel(6), value_row.get_sel(7),
                        value_row.get_wr(), value_row.get_reset(), value_row.get_sel_up_to_down(), value_row.get_sel_down_to_up()
                    ]
                );

                #[cfg(feature = "debug_mem_align")]
                drop(num_rows);

                // Prove the generated rows
                trace[0] = read_row;
                trace[1] = write_row;
                trace[2] = value_row;
                3
            }
            (false, true) => {
                /* RVR with offset=5, width=8
                +----+----+----+----+----+====+====+====+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +----+----+----+----+----+====+====+====+
                                ⇓
                +====+====+====+====+====+====+====+====+
                | V3 | V4 | V5 | V6 | V7 | V0 | V1 | V2 |
                +====+====+====+====+====+====+====+====+
                                ⇓
                +====+====+====+====+====+----+----+----+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +====+====+====+====+====+----+----+----+
                */

                // Unaligned memory op information thrown into the bus
                let step = input.step;
                let value = input.value;

                // Compute the remaining bytes
                let rem_bytes = (offset + width) % CHUNK_NUM;

                // Get the aligned address
                let addr_first_read = addr >> OFFSET_BITS;
                let addr_second_read = addr_first_read + 1;

                // Get the aligned value
                let value_first_read = input.mem_values[0];
                let value_second_read = input.mem_values[1];

                // Get the next pc
                let (next_pc, op_size) =
                    MemAlignRomSM::calculate_next_pc_and_op_size(MemOp::TwoReads, offset, width);

                // Update the row multiplicity of the operation
                MemAlignRomSM::get_rows(&self.std, self.table_id, next_pc, op_size);

                let mut first_read_row = MemAlignTraceRow::default();
                first_read_row.set_step(step);
                first_read_row.set_addr(addr_first_read);
                first_read_row.set_offset(DEFAULT_OFFSET);
                first_read_row.set_width(DEFAULT_WIDTH);
                first_read_row.set_reset(true);
                first_read_row.set_sel_up_to_down(true);

                let mut value_row = MemAlignTraceRow::default();
                value_row.set_step(step);
                value_row.set_addr(addr_first_read);
                value_row.set_offset(offset as u8);
                value_row.set_width(width as u8);
                value_row.set_pc(next_pc as u8);
                value_row.set_sel_prove(true);

                let mut second_read_row = MemAlignTraceRow::default();
                second_read_row.set_step(step);
                second_read_row.set_addr(addr_second_read);
                second_read_row.set_delta_addr(1);
                second_read_row.set_offset(DEFAULT_OFFSET);
                second_read_row.set_width(DEFAULT_WIDTH);
                second_read_row.set_pc(next_pc as u8 + 1);
                second_read_row.set_sel_down_to_up(true);

                for i in 0..CHUNK_NUM {
                    first_read_row.set_reg(i, Self::get_byte(value_first_read, i, 0));
                    if i >= offset {
                        first_read_row.set_sel(i, true);
                    }

                    value_row.set_reg(i, Self::get_byte(value, i, CHUNK_NUM - offset));

                    if i == offset {
                        value_row.set_sel(i, true);
                    }

                    second_read_row.set_reg(i, Self::get_byte(value_second_read, i, 0));
                    if i < rem_bytes {
                        second_read_row.set_sel(i, true);
                    }
                }

                let mut _value_first_read = value_first_read;
                let mut _value = value;
                let mut _value_second_read = value_second_read;
                for i in 0..RC {
                    first_read_row.set_value(i, (_value_first_read & RC_MASK) as u32);
                    value_row.set_value(i, (_value & RC_MASK) as u32);
                    second_read_row.set_value(i, (_value_second_read & RC_MASK) as u32);
                    _value_first_read >>= RC_BITS;
                    _value >>= RC_BITS;
                    _value_second_read >>= RC_BITS;
                }

                #[rustfmt::skip]
                        debug_info!(
                            "\nTwo Words Read\n\
                             Num Rows: {:?}\n\
                             Input: {:?}\n\
                             Value First Read: {:?}\n\
                             Value: {:?}\n\
                             Value Second Read: {:?}\n\
                             Flags First Read: {:?}\n\
                             Flags Value: {:?}\n\
                             Flags Second Read: {:?}",
                            [*num_rows, *num_rows + 2],
                            input,
                            value_first_read.to_le_bytes(),
                            value.to_le_bytes(),
                            value_second_read.to_le_bytes(),
                            [
                                first_read_row.get_sel(0), first_read_row.get_sel(1), first_read_row.get_sel(2), first_read_row.get_sel(3),
                                first_read_row.get_sel(4), first_read_row.get_sel(5), first_read_row.get_sel(6), first_read_row.get_sel(7),
                                first_read_row.get_wr(), first_read_row.get_reset(), first_read_row.get_sel_up_to_down(), first_read_row.get_sel_down_to_up()
                            ],
                            [
                                value_row.get_sel(0), value_row.get_sel(1), value_row.get_sel(2), value_row.get_sel(3),
                                value_row.get_sel(4), value_row.get_sel(5), value_row.get_sel(6), value_row.get_sel(7),
                                value_row.get_wr(), value_row.get_reset(), value_row.get_sel_up_to_down(), value_row.get_sel_down_to_up()
                            ],
                            [
                                second_read_row.get_sel(0), second_read_row.get_sel(1), second_read_row.get_sel(2), second_read_row.get_sel(3),
                                second_read_row.get_sel(4), second_read_row.get_sel(5), second_read_row.get_sel(6), second_read_row.get_sel(7),
                                second_read_row.get_wr(), second_read_row.get_reset(), second_read_row.get_sel_up_to_down(), second_read_row.get_sel_down_to_up()
                            ]
                        );

                #[cfg(feature = "debug_mem_align")]
                drop(num_rows);

                // Prove the generated rows
                trace[0] = first_read_row;
                trace[1] = value_row;
                trace[2] = second_read_row;
                3
            }
            (true, true) => {
                /* RWVWR with offset=6, width=4
                +----+----+----+----+----+----+====+====+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +----+----+----+----+----+----+====+====+
                                ⇓
                +----+----+----+----+----+----+====+====+
                | W0 | W1 | W2 | W3 | W4 | W5 | W6 | W7 |
                +----+----+----+----+----+----+====+====+
                                ⇓
                +====+====+----+----+----+----+====+====+
                | V2 | V3 | V4 | V5 | V6 | V7 | V0 | V1 |
                +====+====+----+----+----+----+====+====+
                                ⇓
                +====+====+----+----+----+----+----+----+
                | W0 | W1 | W2 | W3 | W4 | W5 | W6 | W7 |
                +====+====+----+----+----+----+----+----+
                                ⇓
                +====+====+----+----+----+----+----+----+
                | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
                +====+====+----+----+----+----+----+----+
                */
                // Unaligned memory op information thrown into the bus
                let step = input.step;
                let value = input.value;

                // Compute the shift
                let rem_bytes = (offset + width) % CHUNK_NUM;

                // Get the aligned address
                let addr_first_read_write = addr >> OFFSET_BITS;
                let addr_second_read_write = addr_first_read_write + 1;

                // Get the first aligned value
                let value_first_read = input.mem_values[0];

                // Recompute the first write value
                let value_first_write = {
                    // Normalize the width
                    let width_norm = CHUNK_NUM - offset;

                    let width_bytes: u64 = (1 << (width_norm * CHUNK_BITS)) - 1;

                    let mask: u64 = width_bytes << (offset * CHUNK_BITS);

                    // Get the first width bytes of the unaligned value
                    let value_to_write = (value & width_bytes) << (offset * CHUNK_BITS);

                    // Write zeroes to value_read from offset to offset + width
                    // and add the value to write to the value read
                    (value_first_read & !mask) | value_to_write
                };

                // Get the second aligned value
                let value_second_read = input.mem_values[1];

                // Compute the second write value
                let value_second_write = {
                    // Normalize the width
                    let width_norm = CHUNK_NUM - offset;

                    let mask: u64 = (1 << (rem_bytes * CHUNK_BITS)) - 1;

                    // Get the first width bytes of the unaligned value
                    let value_to_write = (value >> (width_norm * CHUNK_BITS)) & mask;

                    // Write zeroes to value_read from 0 to offset + width
                    // and add the value to write to the value read
                    (value_second_read & !mask) | value_to_write
                };

                // Get the next pc
                let (next_pc, op_size) =
                    MemAlignRomSM::calculate_next_pc_and_op_size(MemOp::TwoWrites, offset, width);

                // Update the row multiplicity of the operation
                MemAlignRomSM::get_rows(&self.std, self.table_id, next_pc, op_size);

                // RWVWR
                let mut first_read_row = MemAlignTraceRow::default();
                first_read_row.set_step(step);
                first_read_row.set_addr(addr_first_read_write);
                first_read_row.set_offset(DEFAULT_OFFSET);
                first_read_row.set_width(DEFAULT_WIDTH);
                first_read_row.set_reset(true);
                first_read_row.set_sel_up_to_down(true);

                let mut first_write_row = MemAlignTraceRow::<F>::default();
                first_write_row.set_step(step + 1);
                first_write_row.set_addr(addr_first_read_write);
                first_write_row.set_offset(DEFAULT_OFFSET);
                first_write_row.set_width(DEFAULT_WIDTH);
                first_write_row.set_wr(true);
                first_write_row.set_pc(next_pc as u8);
                first_write_row.set_sel_up_to_down(true);

                let mut value_row = MemAlignTraceRow::default();
                value_row.set_step(step);
                value_row.set_addr(addr_first_read_write);
                value_row.set_offset(offset as u8);
                value_row.set_width(width as u8);
                value_row.set_wr(true);
                value_row.set_pc(next_pc as u8 + 1);
                value_row.set_sel_prove(true);

                let mut second_write_row = MemAlignTraceRow::default();
                second_write_row.set_step(step + 1);
                second_write_row.set_addr(addr_second_read_write);
                second_write_row.set_delta_addr(1);
                second_write_row.set_offset(DEFAULT_OFFSET);
                second_write_row.set_width(DEFAULT_WIDTH);
                second_write_row.set_wr(true);
                second_write_row.set_pc(next_pc as u8 + 2);
                second_write_row.set_sel_down_to_up(true);

                let mut second_read_row = MemAlignTraceRow::default();
                second_read_row.set_step(step);
                second_read_row.set_addr(addr_second_read_write);
                second_read_row.set_offset(DEFAULT_OFFSET);
                second_read_row.set_width(DEFAULT_WIDTH);
                second_read_row.set_pc(next_pc as u8 + 3);
                second_read_row.set_reset(false);
                second_read_row.set_sel_down_to_up(true);

                for i in 0..CHUNK_NUM {
                    first_read_row.set_reg(i, Self::get_byte(value_first_read, i, 0));
                    if i < offset {
                        first_read_row.set_sel(i, true);
                    }

                    first_write_row.set_reg(i, Self::get_byte(value_first_write, i, 0));
                    if i >= offset {
                        first_write_row.set_sel(i, true);
                    }

                    value_row.set_reg(i, {
                        if i < rem_bytes {
                            second_write_row.get_reg(i)
                        } else if i >= offset {
                            first_write_row.get_reg(i)
                        } else {
                            Self::get_byte(value, i, CHUNK_NUM - offset)
                        }
                    });
                    if i == offset {
                        value_row.set_sel(i, true);
                    }

                    second_write_row.set_reg(i, Self::get_byte(value_second_write, i, 0));
                    if i < rem_bytes {
                        second_write_row.set_sel(i, true);
                    }

                    second_read_row.set_reg(i, Self::get_byte(value_second_read, i, 0));
                    if i >= rem_bytes {
                        second_read_row.set_sel(i, true);
                    }
                }

                let mut _value_first_read = value_first_read;
                let mut _value_first_write = value_first_write;
                let mut _value = value;
                let mut _value_second_write = value_second_write;
                let mut _value_second_read = value_second_read;
                for i in 0..RC {
                    first_read_row.set_value(i, (_value_first_read & RC_MASK) as u32);
                    first_write_row.set_value(i, (_value_first_write & RC_MASK) as u32);
                    value_row.set_value(i, (_value & RC_MASK) as u32);
                    second_write_row.set_value(i, (_value_second_write & RC_MASK) as u32);
                    second_read_row.set_value(i, (_value_second_read & RC_MASK) as u32);
                    _value_first_read >>= RC_BITS;
                    _value_first_write >>= RC_BITS;
                    _value >>= RC_BITS;
                    _value_second_write >>= RC_BITS;
                    _value_second_read >>= RC_BITS;
                }

                #[rustfmt::skip]
                        debug_info!(
                            "\nTwo Words Write\n\
                             Num Rows: {:?}\n\
                             Input: {:?}\n\
                             Value First Read: {:?}\n\
                             Value First Write: {:?}\n\
                             Value: {:?}\n\
                             Value Second Read: {:?}\n\
                             Value Second Write: {:?}\n\
                             Flags First Read: {:?}\n\
                             Flags First Write: {:?}\n\
                             Flags Value: {:?}\n\
                             Flags Second Write: {:?}\n\
                             Flags Second Read: {:?}",
                            [*num_rows, *num_rows + 4],
                            input,
                            value_first_read.to_le_bytes(),
                            value_first_write.to_le_bytes(),
                            value.to_le_bytes(),
                            value_second_write.to_le_bytes(),
                            value_second_read.to_le_bytes(),
                            [
                                first_read_row.get_sel(0), first_read_row.get_sel(1), first_read_row.get_sel(2), first_read_row.get_sel(3),
                                first_read_row.get_sel(4), first_read_row.get_sel(5), first_read_row.get_sel(6), first_read_row.get_sel(7),
                                first_read_row.get_wr(), first_read_row.get_reset(), first_read_row.get_sel_up_to_down(), first_read_row.get_sel_down_to_up()
                            ],
                            [
                                first_write_row.get_sel(0), first_write_row.get_sel(1), first_write_row.get_sel(2), first_write_row.get_sel(3),
                                first_write_row.get_sel(4), first_write_row.get_sel(5), first_write_row.get_sel(6), first_write_row.get_sel(7),
                                first_write_row.get_wr(), first_write_row.get_reset(), first_write_row.get_sel_up_to_down(), first_write_row.get_sel_down_to_up()
                            ],
                            [
                                value_row.get_sel(0), value_row.get_sel(1), value_row.get_sel(2), value_row.get_sel(3),
                                value_row.get_sel(4), value_row.get_sel(5), value_row.get_sel(6), value_row.get_sel(7),
                                value_row.get_wr(), value_row.get_reset(), value_row.get_sel_up_to_down(), value_row.get_sel_down_to_up()
                            ],
                            [
                                second_write_row.get_sel(0), second_write_row.get_sel(1), second_write_row.get_sel(2), second_write_row.get_sel(3),
                                second_write_row.get_sel(4), second_write_row.get_sel(5), second_write_row.get_sel(6), second_write_row.get_sel(7),
                                second_write_row.get_wr(), second_write_row.get_reset(), second_write_row.get_sel_up_to_down(), second_write_row.get_sel_down_to_up()
                            ],
                            [
                                second_read_row.get_sel(0), second_read_row.get_sel(1), second_read_row.get_sel(2), second_read_row.get_sel(3),
                                second_read_row.get_sel(4), second_read_row.get_sel(5), second_read_row.get_sel(6), second_read_row.get_sel(7),
                                second_read_row.get_wr(), second_read_row.get_reset(), second_read_row.get_sel_up_to_down(), second_read_row.get_sel_down_to_up()
                            ]
                        );

                #[cfg(feature = "debug_mem_align")]
                drop(num_rows);

                // Prove the generated rows
                trace[0] = first_read_row;
                trace[1] = first_write_row;
                trace[2] = value_row;
                trace[3] = second_write_row;
                trace[4] = second_read_row;
                5
            }
        }
    }

    fn get_byte(value: u64, index: usize, offset: usize) -> u8 {
        let chunk = (offset + index) % CHUNK_NUM;
        ((value >> (chunk * CHUNK_BITS)) & CHUNK_BITS_MASK) as u8
    }

    pub fn compute_witness(
        &self,
        mem_ops: &[Vec<MemAlignInput>],
        used_rows: usize,
        trace_buffer: Vec<F>,
    ) -> AirInstance<F> {
        let mut trace = MemAlignTrace::new_from_vec(trace_buffer);
        let mut reg_range_check = vec![0u32; 1 << CHUNK_BITS];

        let num_rows = trace.num_rows();

        tracing::info!(
            "··· Creating Mem Align instance [{} / {} rows filled {:.2}%]",
            used_rows,
            num_rows,
            used_rows as f64 / num_rows as f64 * 100.0
        );

        let mut trace_rows = &mut trace.buffer[..];
        let mut par_traces = Vec::new();
        let mut inputs_indexes = Vec::new();
        let mut total_index = 0;
        for (i, inner_memp_ops) in mem_ops.iter().enumerate() {
            for (j, input) in inner_memp_ops.iter().enumerate() {
                let addr = input.addr;
                let width = input.width as usize;
                let offset = (addr & OFFSET_MASK) as usize;
                let n_rows = match (input.is_write, offset + width > CHUNK_NUM) {
                    (false, false) => 2,
                    (true, false) => 3,
                    (false, true) => 3,
                    (true, true) => 5,
                };
                total_index += n_rows;
                let (head, tail) = trace_rows.split_at_mut(n_rows);
                par_traces.push(head);
                inputs_indexes.push((i, j));
                trace_rows = tail;
            }
        }

        // Prove the memory operations in parallel
        par_traces.into_par_iter().enumerate().for_each(|(index, trace)| {
            let input_index = inputs_indexes[index];
            let input = &mem_ops[input_index.0][input_index.1];
            self.prove_mem_align_op(input, trace);
        });

        // Iterate over all traces to set range checks
        trace.buffer[0..total_index].iter_mut().for_each(|row| {
            for j in 0..CHUNK_NUM {
                let element = row.reg[j].as_canonical_u64() as usize;
                reg_range_check[element] += 1;
            }
        });

        let padding_size = num_rows - total_index;
        let mut padding_row = MemAlignTraceRow::default();
        padding_row.set_reset(true);

        // Store the padding rows
        trace.buffer[total_index..num_rows].par_iter_mut().for_each(|slot| *slot = padding_row);

        // Compute the program multiplicity
        self.std.inc_virtual_row(self.table_id, MemAlignRomSM::PADDING_ROW, padding_size as u64);

        reg_range_check[0] += CHUNK_NUM as u32 * padding_size as u32;
        self.update_std_range_check(reg_range_check);

        AirInstance::new_from_trace(FromTrace::new(&mut trace))
    }

    fn update_std_range_check(&self, reg_range_check: Vec<u32>) {
        // Perform the range checks
        let range_id = self.std.get_range_id(0, CHUNK_BITS_MASK as i64, None);
        self.std.range_checks(range_id, reg_range_check);
    }
}
