0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713442869,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/debouncer.v,,clk_wiz_0,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713442869,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sim_1/new/tb_image_bram.v,1713453920,verilog,,,,tb_image_bram,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/debouncer.v,1713443104,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_driver.v,,debouncer,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/image_bram.v,1713455175,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sim_1/new/tb_image_bram.v,,image_bram,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v,1713452676,verilog,,,,top,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_driver.v,1713445272,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_top.v,,vga_driver,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_top.v,1713448518,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v,,vga_top,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
