Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Mar  7 23:46:40 2018
| Host         : DPS-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 92 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sseg_dec_i/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 596 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.405        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.405        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.952ns (18.639%)  route 4.156ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.113    10.189    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y14         FDRE (Setup_fdre_C_R)       -0.429    14.594    sseg_dec_i/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.952ns (18.639%)  route 4.156ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.113    10.189    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y14         FDRE (Setup_fdre_C_R)       -0.429    14.594    sseg_dec_i/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.952ns (18.639%)  route 4.156ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.113    10.189    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y14         FDRE (Setup_fdre_C_R)       -0.429    14.594    sseg_dec_i/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.952ns (18.639%)  route 4.156ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.113    10.189    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y14         FDRE (Setup_fdre_C_R)       -0.429    14.594    sseg_dec_i/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.820%)  route 4.107ns (81.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.064    10.140    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[5]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X44Y15         FDRE (Setup_fdre_C_R)       -0.429    14.617    sseg_dec_i/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.820%)  route 4.107ns (81.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.064    10.140    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[6]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X44Y15         FDRE (Setup_fdre_C_R)       -0.429    14.617    sseg_dec_i/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.820%)  route 4.107ns (81.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.064    10.140    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X44Y15         FDRE (Setup_fdre_C_R)       -0.429    14.617    sseg_dec_i/my_clk/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.820%)  route 4.107ns (81.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.064    10.140    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[8]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X44Y15         FDRE (Setup_fdre_C_R)       -0.429    14.617    sseg_dec_i/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.204%)  route 4.005ns (80.796%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.963    10.039    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y16         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X44Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    sseg_dec_i/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.204%)  route 4.005ns (80.796%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.560     5.081    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sseg_dec_i/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.414     6.951    sseg_dec_i/my_clk/div_cnt[7]
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  sseg_dec_i/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.682     7.757    sseg_dec_i/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.881 f  sseg_dec_i/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.782     8.663    sseg_dec_i/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.787 f  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.952    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  sseg_dec_i/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.963    10.039    sseg_dec_i/my_clk/tmp_clk
    SLICE_X44Y16         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X44Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    sseg_dec_i/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sseg_dec_i/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.194     1.776    sseg_dec_i/my_clk/div_cnt[16]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  sseg_dec_i/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.884    sseg_dec_i/my_clk/div_cnt0_carry__2_n_4
    SLICE_X44Y17         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.953    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    sseg_dec_i/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  sseg_dec_i/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.194     1.773    sseg_dec_i/my_clk/div_cnt[28]
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  sseg_dec_i/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.881    sseg_dec_i/my_clk/div_cnt0_carry__5_n_4
    SLICE_X44Y20         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.105     1.543    sseg_dec_i/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  sseg_dec_i/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.194     1.778    sseg_dec_i/my_clk/div_cnt[8]
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  sseg_dec_i/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.886    sseg_dec_i/my_clk/div_cnt0_carry__0_n_4
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.955    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    sseg_dec_i/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  sseg_dec_i/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.771    sseg_dec_i/my_clk/div_cnt[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  sseg_dec_i/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.886    sseg_dec_i/my_clk/div_cnt0_carry_n_7
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    sseg_dec_i/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sseg_dec_i/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.767    sseg_dec_i/my_clk/div_cnt[29]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  sseg_dec_i/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.882    sseg_dec_i/my_clk/div_cnt0_carry__6_n_7
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    sseg_dec_i/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg_dec_i/my_clk/div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.770    sseg_dec_i/my_clk/div_cnt[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  sseg_dec_i/my_clk/div_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.885    sseg_dec_i/my_clk/div_cnt0_carry__3_n_7
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[17]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sseg_dec_i/my_clk/div_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.965%)  route 0.187ns (39.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  sseg_dec_i/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.771    sseg_dec_i/my_clk/div_cnt[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.922 r  sseg_dec_i/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.922    sseg_dec_i/my_clk/div_cnt0_carry_n_6
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    sseg_dec_i/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sseg_dec_i/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.767    sseg_dec_i/my_clk/div_cnt[29]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.918 r  sseg_dec_i/my_clk/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.918    sseg_dec_i/my_clk/div_cnt0_carry__6_n_6
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[30]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    sseg_dec_i/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/div_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sseg_dec_i/my_clk/div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.189     1.770    sseg_dec_i/my_clk/div_cnt[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.921 r  sseg_dec_i/my_clk/div_cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.921    sseg_dec_i/my_clk/div_cnt0_carry__3_n_6
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[18]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sseg_dec_i/my_clk/div_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 sseg_dec_i/my_clk/div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_dec_i/my_clk/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.232ns (46.193%)  route 0.270ns (53.807%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  sseg_dec_i/my_clk/div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sseg_dec_i/my_clk/div_cnt_reg[31]/Q
                         net (fo=2, routed)           0.124     1.703    sseg_dec_i/my_clk/div_cnt[31]
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.748 r  sseg_dec_i/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.146     1.893    sseg_dec_i/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.046     1.939 r  sseg_dec_i/my_clk/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.939    sseg_dec_i/my_clk/tmp_clk_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  sseg_dec_i/my_clk/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.951    sseg_dec_i/my_clk/CLK_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sseg_dec_i/my_clk/tmp_clk_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.107     1.560    sseg_dec_i/my_clk/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y13   r_INT_CLR_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y11   r_INT_CLR_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y13   r_INT_CLR_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y11   r_INT_CLR_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y12   r_INT_EN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y10   r_INT_EN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y12   r_INT_EN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y12   r_INT_EN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y12   r_INT_EN_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   r_INT_EN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y3    r_LEDS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    r_LEDS_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y3    r_LEDS_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y3    r_LEDS_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   r_INT_CLR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y11   r_INT_CLR_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y11   r_INT_CLR_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y11   r_INT_CLR_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y13   r_INT_CLR_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y13   r_INT_CLR_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   r_LEDS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   r_LEDS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   r_LEDS_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   r_LEDS_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   sseg_dec_i/my_clk/div_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   sseg_dec_i/my_clk/div_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   sseg_dec_i/my_clk/div_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   sseg_dec_i/my_clk/div_cnt_reg[6]/C



