module ProgramCounter(pc_in, pc_out, halt, reset, clk);
    input [31:0] pc_in;
    input halt;
    input reset;
    input clk;
    output [31:0] pc_out;

    reg [31:0] pc = 32'd0;

    always @ (posedge clk) begin
        // if (reset) begin
        //     pc <= 32'b0; 
        // end

        else if (halt) begin
            pc <= pc;
        end

        else begin
            pc <= pc_in;
        end

    end


    assign pc_out = pc;

endmodule