// Seed: 3181867100
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply1 id_14
);
  wire id_16;
  tri0 id_17;
  assign id_17 = 1'b0 && !id_11 < 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  wand  id_2,
    input  wire  id_3,
    output wor   id_4,
    input  wand  id_5,
    output tri   id_6,
    input  uwire id_7,
    input  tri   id_8,
    input  wand  id_9
);
  assign id_1 = (id_9) == id_8;
  wire id_11;
  module_0(
      id_2, id_7, id_7, id_9, id_4, id_2, id_8, id_8, id_3, id_8, id_1, id_8, id_9, id_3, id_4
  );
endmodule
