<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='721' type='bool llvm::AArch64TargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2967' c='_ZNK4llvm14TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11536' ll='11559' type='bool llvm::AArch64TargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
