\ LP format - for model browsing. Use MPS format to capture full model detail.
Maximize
  0 dataPathIn_fir_di_memref_mem_controller0
   + 0 dataPathOut_fir_di_memref_mem_controller0
   + 0 elasIn_fir_di_memref_mem_controller0
   + 0 elasOut_fir_di_memref_mem_controller0
   - 9.98626e-05 bufPresent_fir_di_memref_mem_controller0
   - 9.98626e-06 bufNumSlots_fir_di_memref_mem_controller0
   + 0 dataPathIn_fir_idx_memref_mem_controller1
   + 0 dataPathOut_fir_idx_memref_mem_controller1
   + 0 elasIn_fir_idx_memref_mem_controller1
   + 0 elasOut_fir_idx_memref_mem_controller1
   - 9.98626e-05 bufPresent_fir_idx_memref_mem_controller1
   - 9.98626e-06 bufNumSlots_fir_idx_memref_mem_controller1
   - 9.98626e-05 bufPresent_fir_start_ins_fork0
   - 9.98626e-06 bufNumSlots_fir_start_ins_fork0
   - 9.98626e-05 bufPresent_fork0_outs_0_ctrl_constant0
   - 9.98626e-06 bufNumSlots_fork0_outs_0_ctrl_constant0
   - 9.98626e-05 bufPresent_fork0_outs_1_ins_0_control_merge0
   - 9.98626e-06 bufNumSlots_fork0_outs_1_ins_0_control_merge0
   - 9.98626e-05 bufPresent_mem_controller0_ldData_0_dataFromMem_mc_load1
   - 9.98626e-06 bufNumSlots_mem_controller0_ldData_0_dataFromMem_mc_load1
   + 0 dataPathOut_mem_controller0_memDone_memDone_0_end0
   + 0 elasOut_mem_controller0_memDone_memDone_0_end0
   - 9.98626e-05 bufPresent_mem_controller0_memDone_memDone_0_end0
   - 9.98626e-06 bufNumSlots_mem_controller0_memDone_memDone_0_end0
   - 9.98626e-05 bufPresent_mem_controller1_ldData_0_dataFromMem_mc_load0
   - 9.98626e-06 bufNumSlots_mem_controller1_ldData_0_dataFromMem_mc_load0
   + 0 dataPathOut_mem_controller1_memDone_memDone_1_end0
   + 0 elasOut_mem_controller1_memDone_memDone_1_end0
   - 9.98626e-05 bufPresent_mem_controller1_memDone_memDone_1_end0
   - 9.98626e-06 bufNumSlots_mem_controller1_memDone_memDone_1_end0
   - 9.98626e-05 bufPresent_constant0_outs_ins_fork1
   - 9.98626e-06 bufNumSlots_constant0_outs_ins_fork1
   - 9.98626e-05 bufPresent_fork1_outs_0_ins_extsi5
   - 9.98626e-06 bufNumSlots_fork1_outs_0_ins_extsi5
   - 9.98626e-05 bufPresent_fork1_outs_1_ins_extsi6
   - 9.98626e-06 bufNumSlots_fork1_outs_1_ins_extsi6
   - 9.98626e-05 bufPresent_extsi5_outs_ins_0_mux2
   - 9.98626e-06 bufNumSlots_extsi5_outs_ins_0_mux2
   - 9.98626e-05 bufPresent_extsi6_outs_ins_0_mux1
   - 9.98626e-06 bufNumSlots_extsi6_outs_ins_0_mux1
   - 9.98626e-05 bufPresent_oehb4_outs_ins_tehb4
   - 9.98626e-06 bufNumSlots_oehb4_outs_ins_tehb4
   - 9.98626e-05 bufPresent_tehb4_outs_ins_1_mux2
   - 9.98626e-06 bufNumSlots_tehb4_outs_ins_1_mux2
   - 9.98626e-05 bufPresent_mux2_outs_ins_fork2
   - 9.98626e-06 bufNumSlots_mux2_outs_ins_fork2
   - 9.98626e-05 bufPresent_fork2_outs_0_ins_extsi7
   - 9.98626e-06 bufNumSlots_fork2_outs_0_ins_extsi7
   - 9.98626e-05 bufPresent_fork2_outs_1_ins_extsi8
   - 9.98626e-06 bufNumSlots_fork2_outs_1_ins_extsi8
   - 9.98626e-05 bufPresent_fork2_outs_2_ins_extsi9
   - 9.98626e-06 bufNumSlots_fork2_outs_2_ins_extsi9
   - 9.98626e-05 bufPresent_extsi7_outs_lhs_addi1
   - 9.98626e-06 bufNumSlots_extsi7_outs_lhs_addi1
   - 9.98626e-05 bufPresent_extsi8_outs_rhs_subi1
   - 9.98626e-06 bufNumSlots_extsi8_outs_rhs_subi1
   - 9.98626e-05 bufPresent_extsi9_outs_addrIn_mc_load0
   - 9.98626e-06 bufNumSlots_extsi9_outs_addrIn_mc_load0
   - 9.98626e-05 bufPresent_mux1_outs_ins_tehb0
   - 9.98626e-06 bufNumSlots_mux1_outs_ins_tehb0
   - 9.98626e-05 bufPresent_control_merge0_outs_ins_oehb0
   - 9.98626e-06 bufNumSlots_control_merge0_outs_ins_oehb0
   - 9.98626e-05 bufPresent_control_merge0_index_ins_oehb1
   - 9.98626e-06 bufNumSlots_control_merge0_index_ins_oehb1
   - 9.98626e-05 bufPresent_oehb1_outs_ins_tehb2
   - 9.98626e-06 bufNumSlots_oehb1_outs_ins_tehb2
   - 9.98626e-05 bufPresent_tehb2_outs_ins_fork3
   - 9.98626e-06 bufNumSlots_tehb2_outs_ins_fork3
   - 9.98626e-05 bufPresent_fork3_outs_0_index_mux2
   - 9.98626e-06 bufNumSlots_fork3_outs_0_index_mux2
   - 9.98626e-05 bufPresent_fork3_outs_1_index_mux1
   - 9.98626e-06 bufNumSlots_fork3_outs_1_index_mux1
   - 9.98626e-05 bufPresent_source0_outs_ctrl_constant1
   - 9.98626e-06 bufNumSlots_source0_outs_ctrl_constant1
   - 9.98626e-05 bufPresent_constant1_outs_ins_extsi10
   - 9.98626e-06 bufNumSlots_constant1_outs_ins_extsi10
   - 9.98626e-05 bufPresent_extsi10_outs_lhs_subi1
   - 9.98626e-06 bufNumSlots_extsi10_outs_lhs_subi1
   - 9.98626e-05 bufPresent_source1_outs_ctrl_constant4
   - 9.98626e-06 bufNumSlots_source1_outs_ctrl_constant4
   - 9.98626e-05 bufPresent_constant4_outs_ins_extsi11
   - 9.98626e-06 bufNumSlots_constant4_outs_ins_extsi11
   - 9.98626e-05 bufPresent_extsi11_outs_rhs_cmpi1
   - 9.98626e-06 bufNumSlots_extsi11_outs_rhs_cmpi1
   - 9.98626e-05 bufPresent_source2_outs_ctrl_constant8
   - 9.98626e-06 bufNumSlots_source2_outs_ctrl_constant8
   - 9.98626e-05 bufPresent_constant8_outs_ins_extsi12
   - 9.98626e-06 bufNumSlots_constant8_outs_ins_extsi12
   - 9.98626e-05 bufPresent_extsi12_outs_rhs_addi1
   - 9.98626e-06 bufNumSlots_extsi12_outs_rhs_addi1
   - 9.98626e-05 bufPresent_mc_load0_addrOut_ldAddr_0_mem_controller1
   - 9.98626e-06 bufNumSlots_mc_load0_addrOut_ldAddr_0_mem_controller1
   - 9.98626e-05 bufPresent_mc_load0_dataOut_lhs_muli0
   - 9.98626e-06 bufNumSlots_mc_load0_dataOut_lhs_muli0
   - 9.98626e-05 bufPresent_subi1_result_ins_extsi13
   - 9.98626e-06 bufNumSlots_subi1_result_ins_extsi13
   - 9.98626e-05 bufPresent_extsi13_outs_addrIn_mc_load1
   - 9.98626e-06 bufNumSlots_extsi13_outs_addrIn_mc_load1
   - 9.98626e-05 bufPresent_mc_load1_addrOut_ldAddr_0_mem_controller0
   - 9.98626e-06 bufNumSlots_mc_load1_addrOut_ldAddr_0_mem_controller0
   - 9.98626e-05 bufPresent_mc_load1_dataOut_rhs_muli0
   - 9.98626e-06 bufNumSlots_mc_load1_dataOut_rhs_muli0
   - 9.98626e-05 bufPresent_muli0_result_rhs_addi0
   - 9.98626e-06 bufNumSlots_muli0_result_rhs_addi0
   - 9.98626e-05 bufPresent_tehb0_outs_lhs_addi0
   - 9.98626e-06 bufNumSlots_tehb0_outs_lhs_addi0
   - 9.98626e-05 bufPresent_addi0_result_ins_oehb2
   - 9.98626e-06 bufNumSlots_addi0_result_ins_oehb2
   - 9.98626e-05 bufPresent_addi1_result_ins_oehb3
   - 9.98626e-06 bufNumSlots_addi1_result_ins_oehb3
   - 9.98626e-05 bufPresent_oehb3_outs_ins_fork4
   - 9.98626e-06 bufNumSlots_oehb3_outs_ins_fork4
   - 9.98626e-05 bufPresent_fork4_outs_0_ins_trunci0
   - 9.98626e-06 bufNumSlots_fork4_outs_0_ins_trunci0
   - 9.98626e-05 bufPresent_fork4_outs_1_lhs_cmpi1
   - 9.98626e-06 bufNumSlots_fork4_outs_1_lhs_cmpi1
   - 9.98626e-05 bufPresent_trunci0_outs_data_cond_br0
   - 9.98626e-06 bufNumSlots_trunci0_outs_data_cond_br0
   - 9.98626e-05 bufPresent_cmpi1_result_ins_fork5
   - 9.98626e-06 bufNumSlots_cmpi1_result_ins_fork5
   - 9.98626e-05 bufPresent_fork5_outs_0_condition_cond_br0
   - 9.98626e-06 bufNumSlots_fork5_outs_0_condition_cond_br0
   - 9.98626e-05 bufPresent_fork5_outs_1_ins_tehb3
   - 9.98626e-06 bufNumSlots_fork5_outs_1_ins_tehb3
   - 9.98626e-05 bufPresent_fork5_outs_2_condition_cond_br3
   - 9.98626e-06 bufNumSlots_fork5_outs_2_condition_cond_br3
   - 9.98626e-05 bufPresent_cond_br0_trueOut_ins_oehb4
   - 9.98626e-06 bufNumSlots_cond_br0_trueOut_ins_oehb4
   - 9.98626e-05 bufPresent_cond_br0_falseOut_ins_sink0
   - 9.98626e-06 bufNumSlots_cond_br0_falseOut_ins_sink0
   - 9.98626e-05 bufPresent_oehb2_outs_data_cond_br2
   - 9.98626e-06 bufNumSlots_oehb2_outs_data_cond_br2
   - 9.98626e-05 bufPresent_tehb3_outs_condition_cond_br2
   - 9.98626e-06 bufNumSlots_tehb3_outs_condition_cond_br2
   - 9.98626e-05 bufPresent_cond_br2_trueOut_ins_1_mux1
   - 9.98626e-06 bufNumSlots_cond_br2_trueOut_ins_1_mux1
   - 9.98626e-05 bufPresent_cond_br2_falseOut_ins_0_return1
   - 9.98626e-06 bufNumSlots_cond_br2_falseOut_ins_0_return1
   - 9.98626e-05 bufPresent_oehb0_outs_ins_tehb1
   - 9.98626e-06 bufNumSlots_oehb0_outs_ins_tehb1
   - 9.98626e-05 bufPresent_tehb1_outs_data_cond_br3
   - 9.98626e-06 bufNumSlots_tehb1_outs_data_cond_br3
   - 9.98626e-05 bufPresent_cond_br3_trueOut_ins_1_control_merge0
   - 9.98626e-06 bufNumSlots_cond_br3_trueOut_ins_1_control_merge0
   - 9.98626e-05 bufPresent_cond_br3_falseOut_ins_sink1
   - 9.98626e-06 bufNumSlots_cond_br3_falseOut_ins_sink1
   - 9.98626e-05 bufPresent_return1_outs_0_ins_0_end0
   - 9.98626e-06 bufNumSlots_return1_outs_0_ins_0_end0
   + 0.9986255154317131 cfdfc0_throughput
Subject To
 custom_forceTransparent: dataBufPresent_fir_di_memref_mem_controller0 = 0
 custom_noBuffers: bufPresent_fir_di_memref_mem_controller0 = 0
 custom_noSlots: bufNumSlots_fir_di_memref_mem_controller0 = 0
 custom_forceTransparent: dataBufPresent_fir_idx_memref_mem_controller1
   = 0
 custom_noBuffers: bufPresent_fir_idx_memref_mem_controller1 = 0
 custom_noSlots: bufNumSlots_fir_idx_memref_mem_controller1 = 0
 path_period: dataPathOut_fir_start_ins_fork0 <= 6
 path_bufferedChannelIn: dataPathIn_fir_start_ins_fork0 <= 6
 path_bufferedChannelOut: - dataPathOut_fir_start_ins_fork0 <= 0
 path_unbufferedChannel: dataPathIn_fir_start_ins_fork0
   - dataPathOut_fir_start_ins_fork0
   - 60 dataBufPresent_fir_start_ins_fork0 <= 0
 elastic_presence: - bufPresent_fir_start_ins_fork0
   + 0.01 bufNumSlots_fir_start_ins_fork0 <= 0
 elastic_dataPresence: dataBufPresent_fir_start_ins_fork0
   - bufPresent_fir_start_ins_fork0 <= 0
 elastic_data: 54 dataBufPresent_fir_start_ins_fork0
   - elasIn_fir_start_ins_fork0 + elasOut_fir_start_ins_fork0 >= 0
 elastic_slots: dataBufPresent_fir_start_ins_fork0
   - bufNumSlots_fir_start_ins_fork0 <= 0
 path_period: dataPathOut_fork0_outs_0_ctrl_constant0 <= 6
 path_bufferedChannelIn: dataPathIn_fork0_outs_0_ctrl_constant0 <= 6
 path_bufferedChannelOut: - dataPathOut_fork0_outs_0_ctrl_constant0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_0_ctrl_constant0
   - dataPathOut_fork0_outs_0_ctrl_constant0
   - 60 dataBufPresent_fork0_outs_0_ctrl_constant0 <= 0
 elastic_presence: - bufPresent_fork0_outs_0_ctrl_constant0
   + 0.01 bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 elastic_dataPresence: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufPresent_fork0_outs_0_ctrl_constant0 <= 0
 elastic_data: 54 dataBufPresent_fork0_outs_0_ctrl_constant0
   - elasIn_fork0_outs_0_ctrl_constant0
   + elasOut_fork0_outs_0_ctrl_constant0 >= 0
 elastic_slots: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 path_period: dataPathOut_fork0_outs_1_ins_0_control_merge0 <= 6
 path_bufferedChannelIn: dataPathIn_fork0_outs_1_ins_0_control_merge0 <= 6
 path_bufferedChannelOut: - dataPathOut_fork0_outs_1_ins_0_control_merge0
   <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_1_ins_0_control_merge0
   - dataPathOut_fork0_outs_1_ins_0_control_merge0
   - 60 dataBufPresent_fork0_outs_1_ins_0_control_merge0 <= 0
 elastic_presence: - bufPresent_fork0_outs_1_ins_0_control_merge0
   + 0.01 bufNumSlots_fork0_outs_1_ins_0_control_merge0 <= 0
 elastic_dataPresence: dataBufPresent_fork0_outs_1_ins_0_control_merge0
   - bufPresent_fork0_outs_1_ins_0_control_merge0 <= 0
 elastic_data: 54 dataBufPresent_fork0_outs_1_ins_0_control_merge0
   - elasIn_fork0_outs_1_ins_0_control_merge0
   + elasOut_fork0_outs_1_ins_0_control_merge0 >= 0
 elastic_slots: dataBufPresent_fork0_outs_1_ins_0_control_merge0
   - bufNumSlots_fork0_outs_1_ins_0_control_merge0 <= 0
 custom_forceTransparent:
   dataBufPresent_mem_controller0_ldData_0_dataFromMem_mc_load1 = 0
 custom_noBuffers: bufPresent_mem_controller0_ldData_0_dataFromMem_mc_load1
   = 0
 custom_noSlots: bufNumSlots_mem_controller0_ldData_0_dataFromMem_mc_load1
   = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller0_memDone_memDone_0_end0 = 0
 custom_noBuffers: bufPresent_mem_controller0_memDone_memDone_0_end0 = 0
 custom_noSlots: bufNumSlots_mem_controller0_memDone_memDone_0_end0 = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller1_ldData_0_dataFromMem_mc_load0 = 0
 custom_noBuffers: bufPresent_mem_controller1_ldData_0_dataFromMem_mc_load0
   = 0
 custom_noSlots: bufNumSlots_mem_controller1_ldData_0_dataFromMem_mc_load0
   = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller1_memDone_memDone_1_end0 = 0
 custom_noBuffers: bufPresent_mem_controller1_memDone_memDone_1_end0 = 0
 custom_noSlots: bufNumSlots_mem_controller1_memDone_memDone_1_end0 = 0
 path_period: dataPathOut_constant0_outs_ins_fork1 <= 6
 path_bufferedChannelIn: dataPathIn_constant0_outs_ins_fork1 <= 6
 path_bufferedChannelOut: - dataPathOut_constant0_outs_ins_fork1 <= 0
 path_unbufferedChannel: dataPathIn_constant0_outs_ins_fork1
   - dataPathOut_constant0_outs_ins_fork1
   - 60 dataBufPresent_constant0_outs_ins_fork1 <= 0
 elastic_presence: - bufPresent_constant0_outs_ins_fork1
   + 0.01 bufNumSlots_constant0_outs_ins_fork1 <= 0
 elastic_dataPresence: dataBufPresent_constant0_outs_ins_fork1
   - bufPresent_constant0_outs_ins_fork1 <= 0
 elastic_data: 54 dataBufPresent_constant0_outs_ins_fork1
   - elasIn_constant0_outs_ins_fork1 + elasOut_constant0_outs_ins_fork1
   >= 0
 elastic_slots: dataBufPresent_constant0_outs_ins_fork1
   - bufNumSlots_constant0_outs_ins_fork1 <= 0
 path_period: dataPathOut_fork1_outs_0_ins_extsi5 <= 6
 path_bufferedChannelIn: dataPathIn_fork1_outs_0_ins_extsi5 <= 6
 path_bufferedChannelOut: - dataPathOut_fork1_outs_0_ins_extsi5 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_0_ins_extsi5
   - dataPathOut_fork1_outs_0_ins_extsi5
   - 60 dataBufPresent_fork1_outs_0_ins_extsi5 <= 0
 elastic_presence: - bufPresent_fork1_outs_0_ins_extsi5
   + 0.01 bufNumSlots_fork1_outs_0_ins_extsi5 <= 0
 elastic_dataPresence: dataBufPresent_fork1_outs_0_ins_extsi5
   - bufPresent_fork1_outs_0_ins_extsi5 <= 0
 elastic_data: 54 dataBufPresent_fork1_outs_0_ins_extsi5
   - elasIn_fork1_outs_0_ins_extsi5 + elasOut_fork1_outs_0_ins_extsi5 >= 0
 elastic_slots: dataBufPresent_fork1_outs_0_ins_extsi5
   - bufNumSlots_fork1_outs_0_ins_extsi5 <= 0
 path_period: dataPathOut_fork1_outs_1_ins_extsi6 <= 6
 path_bufferedChannelIn: dataPathIn_fork1_outs_1_ins_extsi6 <= 6
 path_bufferedChannelOut: - dataPathOut_fork1_outs_1_ins_extsi6 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_1_ins_extsi6
   - dataPathOut_fork1_outs_1_ins_extsi6
   - 60 dataBufPresent_fork1_outs_1_ins_extsi6 <= 0
 elastic_presence: - bufPresent_fork1_outs_1_ins_extsi6
   + 0.01 bufNumSlots_fork1_outs_1_ins_extsi6 <= 0
 elastic_dataPresence: dataBufPresent_fork1_outs_1_ins_extsi6
   - bufPresent_fork1_outs_1_ins_extsi6 <= 0
 elastic_data: 54 dataBufPresent_fork1_outs_1_ins_extsi6
   - elasIn_fork1_outs_1_ins_extsi6 + elasOut_fork1_outs_1_ins_extsi6 >= 0
 elastic_slots: dataBufPresent_fork1_outs_1_ins_extsi6
   - bufNumSlots_fork1_outs_1_ins_extsi6 <= 0
 path_period: dataPathOut_extsi5_outs_ins_0_mux2 <= 6
 path_bufferedChannelIn: dataPathIn_extsi5_outs_ins_0_mux2 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi5_outs_ins_0_mux2 <= 0
 path_unbufferedChannel: dataPathIn_extsi5_outs_ins_0_mux2
   - dataPathOut_extsi5_outs_ins_0_mux2
   - 60 dataBufPresent_extsi5_outs_ins_0_mux2 <= 0
 elastic_presence: - bufPresent_extsi5_outs_ins_0_mux2
   + 0.01 bufNumSlots_extsi5_outs_ins_0_mux2 <= 0
 elastic_dataPresence: dataBufPresent_extsi5_outs_ins_0_mux2
   - bufPresent_extsi5_outs_ins_0_mux2 <= 0
 elastic_data: 54 dataBufPresent_extsi5_outs_ins_0_mux2
   - elasIn_extsi5_outs_ins_0_mux2 + elasOut_extsi5_outs_ins_0_mux2 >= 0
 elastic_slots: dataBufPresent_extsi5_outs_ins_0_mux2
   - bufNumSlots_extsi5_outs_ins_0_mux2 <= 0
 path_period: dataPathOut_extsi6_outs_ins_0_mux1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi6_outs_ins_0_mux1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi6_outs_ins_0_mux1 <= 0
 path_unbufferedChannel: dataPathIn_extsi6_outs_ins_0_mux1
   - dataPathOut_extsi6_outs_ins_0_mux1
   - 60 dataBufPresent_extsi6_outs_ins_0_mux1 <= 0
 elastic_presence: - bufPresent_extsi6_outs_ins_0_mux1
   + 0.01 bufNumSlots_extsi6_outs_ins_0_mux1 <= 0
 elastic_dataPresence: dataBufPresent_extsi6_outs_ins_0_mux1
   - bufPresent_extsi6_outs_ins_0_mux1 <= 0
 elastic_data: 54 dataBufPresent_extsi6_outs_ins_0_mux1
   - elasIn_extsi6_outs_ins_0_mux1 + elasOut_extsi6_outs_ins_0_mux1 >= 0
 elastic_slots: dataBufPresent_extsi6_outs_ins_0_mux1
   - bufNumSlots_extsi6_outs_ins_0_mux1 <= 0
 path_period: dataPathOut_oehb4_outs_ins_tehb4 <= 6
 path_bufferedChannelIn: dataPathIn_oehb4_outs_ins_tehb4 <= 6
 path_bufferedChannelOut: - dataPathOut_oehb4_outs_ins_tehb4 <= 0
 path_unbufferedChannel: dataPathIn_oehb4_outs_ins_tehb4
   - dataPathOut_oehb4_outs_ins_tehb4
   - 60 dataBufPresent_oehb4_outs_ins_tehb4 <= 0
 elastic_presence: - bufPresent_oehb4_outs_ins_tehb4
   + 0.01 bufNumSlots_oehb4_outs_ins_tehb4 <= 0
 elastic_dataPresence: dataBufPresent_oehb4_outs_ins_tehb4
   - bufPresent_oehb4_outs_ins_tehb4 <= 0
 elastic_data: 54 dataBufPresent_oehb4_outs_ins_tehb4
   - elasIn_oehb4_outs_ins_tehb4 + elasOut_oehb4_outs_ins_tehb4 >= 0
 elastic_slots: dataBufPresent_oehb4_outs_ins_tehb4
   - bufNumSlots_oehb4_outs_ins_tehb4 <= 0
 path_period: dataPathOut_tehb4_outs_ins_1_mux2 <= 6
 path_bufferedChannelIn: dataPathIn_tehb4_outs_ins_1_mux2 <= 6
 path_bufferedChannelOut: - dataPathOut_tehb4_outs_ins_1_mux2 <= 0
 path_unbufferedChannel: dataPathIn_tehb4_outs_ins_1_mux2
   - dataPathOut_tehb4_outs_ins_1_mux2
   - 60 dataBufPresent_tehb4_outs_ins_1_mux2 <= 0
 elastic_presence: - bufPresent_tehb4_outs_ins_1_mux2
   + 0.01 bufNumSlots_tehb4_outs_ins_1_mux2 <= 0
 elastic_dataPresence: dataBufPresent_tehb4_outs_ins_1_mux2
   - bufPresent_tehb4_outs_ins_1_mux2 <= 0
 elastic_data: 54 dataBufPresent_tehb4_outs_ins_1_mux2
   - elasIn_tehb4_outs_ins_1_mux2 + elasOut_tehb4_outs_ins_1_mux2 >= 0
 elastic_slots: dataBufPresent_tehb4_outs_ins_1_mux2
   - bufNumSlots_tehb4_outs_ins_1_mux2 <= 0
 path_period: dataPathOut_mux2_outs_ins_fork2 <= 6
 path_bufferedChannelIn: dataPathIn_mux2_outs_ins_fork2 <= 6
 path_bufferedChannelOut: - dataPathOut_mux2_outs_ins_fork2 <= 0
 path_unbufferedChannel: dataPathIn_mux2_outs_ins_fork2
   - dataPathOut_mux2_outs_ins_fork2
   - 60 dataBufPresent_mux2_outs_ins_fork2 <= 0
 elastic_presence: - bufPresent_mux2_outs_ins_fork2
   + 0.01 bufNumSlots_mux2_outs_ins_fork2 <= 0
 elastic_dataPresence: dataBufPresent_mux2_outs_ins_fork2
   - bufPresent_mux2_outs_ins_fork2 <= 0
 elastic_data: 54 dataBufPresent_mux2_outs_ins_fork2
   - elasIn_mux2_outs_ins_fork2 + elasOut_mux2_outs_ins_fork2 >= 0
 elastic_slots: dataBufPresent_mux2_outs_ins_fork2
   - bufNumSlots_mux2_outs_ins_fork2 <= 0
 path_period: dataPathOut_fork2_outs_0_ins_extsi7 <= 6
 path_bufferedChannelIn: dataPathIn_fork2_outs_0_ins_extsi7 <= 6
 path_bufferedChannelOut: - dataPathOut_fork2_outs_0_ins_extsi7 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_0_ins_extsi7
   - dataPathOut_fork2_outs_0_ins_extsi7
   - 60 dataBufPresent_fork2_outs_0_ins_extsi7 <= 0
 elastic_presence: - bufPresent_fork2_outs_0_ins_extsi7
   + 0.01 bufNumSlots_fork2_outs_0_ins_extsi7 <= 0
 elastic_dataPresence: dataBufPresent_fork2_outs_0_ins_extsi7
   - bufPresent_fork2_outs_0_ins_extsi7 <= 0
 elastic_data: 54 dataBufPresent_fork2_outs_0_ins_extsi7
   - elasIn_fork2_outs_0_ins_extsi7 + elasOut_fork2_outs_0_ins_extsi7 >= 0
 elastic_slots: dataBufPresent_fork2_outs_0_ins_extsi7
   - bufNumSlots_fork2_outs_0_ins_extsi7 <= 0
 path_period: dataPathOut_fork2_outs_1_ins_extsi8 <= 6
 path_bufferedChannelIn: dataPathIn_fork2_outs_1_ins_extsi8 <= 6
 path_bufferedChannelOut: - dataPathOut_fork2_outs_1_ins_extsi8 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_1_ins_extsi8
   - dataPathOut_fork2_outs_1_ins_extsi8
   - 60 dataBufPresent_fork2_outs_1_ins_extsi8 <= 0
 elastic_presence: - bufPresent_fork2_outs_1_ins_extsi8
   + 0.01 bufNumSlots_fork2_outs_1_ins_extsi8 <= 0
 elastic_dataPresence: dataBufPresent_fork2_outs_1_ins_extsi8
   - bufPresent_fork2_outs_1_ins_extsi8 <= 0
 elastic_data: 54 dataBufPresent_fork2_outs_1_ins_extsi8
   - elasIn_fork2_outs_1_ins_extsi8 + elasOut_fork2_outs_1_ins_extsi8 >= 0
 elastic_slots: dataBufPresent_fork2_outs_1_ins_extsi8
   - bufNumSlots_fork2_outs_1_ins_extsi8 <= 0
 path_period: dataPathOut_fork2_outs_2_ins_extsi9 <= 6
 path_bufferedChannelIn: dataPathIn_fork2_outs_2_ins_extsi9 <= 6
 path_bufferedChannelOut: - dataPathOut_fork2_outs_2_ins_extsi9 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_2_ins_extsi9
   - dataPathOut_fork2_outs_2_ins_extsi9
   - 60 dataBufPresent_fork2_outs_2_ins_extsi9 <= 0
 elastic_presence: - bufPresent_fork2_outs_2_ins_extsi9
   + 0.01 bufNumSlots_fork2_outs_2_ins_extsi9 <= 0
 elastic_dataPresence: dataBufPresent_fork2_outs_2_ins_extsi9
   - bufPresent_fork2_outs_2_ins_extsi9 <= 0
 elastic_data: 54 dataBufPresent_fork2_outs_2_ins_extsi9
   - elasIn_fork2_outs_2_ins_extsi9 + elasOut_fork2_outs_2_ins_extsi9 >= 0
 elastic_slots: dataBufPresent_fork2_outs_2_ins_extsi9
   - bufNumSlots_fork2_outs_2_ins_extsi9 <= 0
 path_period: dataPathOut_extsi7_outs_lhs_addi1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi7_outs_lhs_addi1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi7_outs_lhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi7_outs_lhs_addi1
   - dataPathOut_extsi7_outs_lhs_addi1
   - 60 dataBufPresent_extsi7_outs_lhs_addi1 <= 0
 elastic_presence: - bufPresent_extsi7_outs_lhs_addi1
   + 0.01 bufNumSlots_extsi7_outs_lhs_addi1 <= 0
 elastic_dataPresence: dataBufPresent_extsi7_outs_lhs_addi1
   - bufPresent_extsi7_outs_lhs_addi1 <= 0
 elastic_data: 54 dataBufPresent_extsi7_outs_lhs_addi1
   - elasIn_extsi7_outs_lhs_addi1 + elasOut_extsi7_outs_lhs_addi1 >= 0
 elastic_slots: dataBufPresent_extsi7_outs_lhs_addi1
   - bufNumSlots_extsi7_outs_lhs_addi1 <= 0
 path_period: dataPathOut_extsi8_outs_rhs_subi1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi8_outs_rhs_subi1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi8_outs_rhs_subi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi8_outs_rhs_subi1
   - dataPathOut_extsi8_outs_rhs_subi1
   - 60 dataBufPresent_extsi8_outs_rhs_subi1 <= 0
 elastic_presence: - bufPresent_extsi8_outs_rhs_subi1
   + 0.01 bufNumSlots_extsi8_outs_rhs_subi1 <= 0
 elastic_dataPresence: dataBufPresent_extsi8_outs_rhs_subi1
   - bufPresent_extsi8_outs_rhs_subi1 <= 0
 elastic_data: 54 dataBufPresent_extsi8_outs_rhs_subi1
   - elasIn_extsi8_outs_rhs_subi1 + elasOut_extsi8_outs_rhs_subi1 >= 0
 elastic_slots: dataBufPresent_extsi8_outs_rhs_subi1
   - bufNumSlots_extsi8_outs_rhs_subi1 <= 0
 path_period: dataPathOut_extsi9_outs_addrIn_mc_load0 <= 6
 path_bufferedChannelIn: dataPathIn_extsi9_outs_addrIn_mc_load0 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi9_outs_addrIn_mc_load0 <= 0
 path_unbufferedChannel: dataPathIn_extsi9_outs_addrIn_mc_load0
   - dataPathOut_extsi9_outs_addrIn_mc_load0
   - 60 dataBufPresent_extsi9_outs_addrIn_mc_load0 <= 0
 elastic_presence: - bufPresent_extsi9_outs_addrIn_mc_load0
   + 0.01 bufNumSlots_extsi9_outs_addrIn_mc_load0 <= 0
 elastic_dataPresence: dataBufPresent_extsi9_outs_addrIn_mc_load0
   - bufPresent_extsi9_outs_addrIn_mc_load0 <= 0
 elastic_data: 54 dataBufPresent_extsi9_outs_addrIn_mc_load0
   - elasIn_extsi9_outs_addrIn_mc_load0
   + elasOut_extsi9_outs_addrIn_mc_load0 >= 0
 elastic_slots: dataBufPresent_extsi9_outs_addrIn_mc_load0
   - bufNumSlots_extsi9_outs_addrIn_mc_load0 <= 0
 path_period: dataPathOut_mux1_outs_ins_tehb0 <= 6
 path_bufferedChannelIn: dataPathIn_mux1_outs_ins_tehb0 <= 6
 path_bufferedChannelOut: - dataPathOut_mux1_outs_ins_tehb0 <= 0
 path_unbufferedChannel: dataPathIn_mux1_outs_ins_tehb0
   - dataPathOut_mux1_outs_ins_tehb0
   - 60 dataBufPresent_mux1_outs_ins_tehb0 <= 0
 elastic_presence: - bufPresent_mux1_outs_ins_tehb0
   + 0.01 bufNumSlots_mux1_outs_ins_tehb0 <= 0
 elastic_dataPresence: dataBufPresent_mux1_outs_ins_tehb0
   - bufPresent_mux1_outs_ins_tehb0 <= 0
 elastic_data: 54 dataBufPresent_mux1_outs_ins_tehb0
   - elasIn_mux1_outs_ins_tehb0 + elasOut_mux1_outs_ins_tehb0 >= 0
 elastic_slots: dataBufPresent_mux1_outs_ins_tehb0
   - bufNumSlots_mux1_outs_ins_tehb0 <= 0
 path_period: dataPathOut_control_merge0_outs_ins_oehb0 <= 6
 path_bufferedChannelIn: dataPathIn_control_merge0_outs_ins_oehb0 <= 6
 path_bufferedChannelOut: - dataPathOut_control_merge0_outs_ins_oehb0 <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_outs_ins_oehb0
   - dataPathOut_control_merge0_outs_ins_oehb0
   - 60 dataBufPresent_control_merge0_outs_ins_oehb0 <= 0
 elastic_presence: - bufPresent_control_merge0_outs_ins_oehb0
   + 0.01 bufNumSlots_control_merge0_outs_ins_oehb0 <= 0
 elastic_dataPresence: dataBufPresent_control_merge0_outs_ins_oehb0
   - bufPresent_control_merge0_outs_ins_oehb0 <= 0
 elastic_data: 54 dataBufPresent_control_merge0_outs_ins_oehb0
   - elasIn_control_merge0_outs_ins_oehb0
   + elasOut_control_merge0_outs_ins_oehb0 >= 0
 elastic_slots: dataBufPresent_control_merge0_outs_ins_oehb0
   - bufNumSlots_control_merge0_outs_ins_oehb0 <= 0
 path_period: dataPathOut_control_merge0_index_ins_oehb1 <= 6
 path_bufferedChannelIn: dataPathIn_control_merge0_index_ins_oehb1 <= 6
 path_bufferedChannelOut: - dataPathOut_control_merge0_index_ins_oehb1
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_index_ins_oehb1
   - dataPathOut_control_merge0_index_ins_oehb1
   - 60 dataBufPresent_control_merge0_index_ins_oehb1 <= 0
 elastic_presence: - bufPresent_control_merge0_index_ins_oehb1
   + 0.01 bufNumSlots_control_merge0_index_ins_oehb1 <= 0
 elastic_dataPresence: dataBufPresent_control_merge0_index_ins_oehb1
   - bufPresent_control_merge0_index_ins_oehb1 <= 0
 elastic_data: 54 dataBufPresent_control_merge0_index_ins_oehb1
   - elasIn_control_merge0_index_ins_oehb1
   + elasOut_control_merge0_index_ins_oehb1 >= 0
 elastic_slots: dataBufPresent_control_merge0_index_ins_oehb1
   - bufNumSlots_control_merge0_index_ins_oehb1 <= 0
 path_period: dataPathOut_oehb1_outs_ins_tehb2 <= 6
 path_bufferedChannelIn: dataPathIn_oehb1_outs_ins_tehb2 <= 6
 path_bufferedChannelOut: - dataPathOut_oehb1_outs_ins_tehb2 <= 0
 path_unbufferedChannel: dataPathIn_oehb1_outs_ins_tehb2
   - dataPathOut_oehb1_outs_ins_tehb2
   - 60 dataBufPresent_oehb1_outs_ins_tehb2 <= 0
 elastic_presence: - bufPresent_oehb1_outs_ins_tehb2
   + 0.01 bufNumSlots_oehb1_outs_ins_tehb2 <= 0
 elastic_dataPresence: dataBufPresent_oehb1_outs_ins_tehb2
   - bufPresent_oehb1_outs_ins_tehb2 <= 0
 elastic_data: 54 dataBufPresent_oehb1_outs_ins_tehb2
   - elasIn_oehb1_outs_ins_tehb2 + elasOut_oehb1_outs_ins_tehb2 >= 0
 elastic_slots: dataBufPresent_oehb1_outs_ins_tehb2
   - bufNumSlots_oehb1_outs_ins_tehb2 <= 0
 path_period: dataPathOut_tehb2_outs_ins_fork3 <= 6
 path_bufferedChannelIn: dataPathIn_tehb2_outs_ins_fork3 <= 6
 path_bufferedChannelOut: - dataPathOut_tehb2_outs_ins_fork3 <= 0
 path_unbufferedChannel: dataPathIn_tehb2_outs_ins_fork3
   - dataPathOut_tehb2_outs_ins_fork3
   - 60 dataBufPresent_tehb2_outs_ins_fork3 <= 0
 elastic_presence: - bufPresent_tehb2_outs_ins_fork3
   + 0.01 bufNumSlots_tehb2_outs_ins_fork3 <= 0
 elastic_dataPresence: dataBufPresent_tehb2_outs_ins_fork3
   - bufPresent_tehb2_outs_ins_fork3 <= 0
 elastic_data: 54 dataBufPresent_tehb2_outs_ins_fork3
   - elasIn_tehb2_outs_ins_fork3 + elasOut_tehb2_outs_ins_fork3 >= 0
 elastic_slots: dataBufPresent_tehb2_outs_ins_fork3
   - bufNumSlots_tehb2_outs_ins_fork3 <= 0
 path_period: dataPathOut_fork3_outs_0_index_mux2 <= 6
 path_bufferedChannelIn: dataPathIn_fork3_outs_0_index_mux2 <= 6
 path_bufferedChannelOut: - dataPathOut_fork3_outs_0_index_mux2 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_0_index_mux2
   - dataPathOut_fork3_outs_0_index_mux2
   - 60 dataBufPresent_fork3_outs_0_index_mux2 <= 0
 elastic_presence: - bufPresent_fork3_outs_0_index_mux2
   + 0.01 bufNumSlots_fork3_outs_0_index_mux2 <= 0
 elastic_dataPresence: dataBufPresent_fork3_outs_0_index_mux2
   - bufPresent_fork3_outs_0_index_mux2 <= 0
 elastic_data: 54 dataBufPresent_fork3_outs_0_index_mux2
   - elasIn_fork3_outs_0_index_mux2 + elasOut_fork3_outs_0_index_mux2 >= 0
 elastic_slots: dataBufPresent_fork3_outs_0_index_mux2
   - bufNumSlots_fork3_outs_0_index_mux2 <= 0
 path_period: dataPathOut_fork3_outs_1_index_mux1 <= 6
 path_bufferedChannelIn: dataPathIn_fork3_outs_1_index_mux1 <= 6
 path_bufferedChannelOut: - dataPathOut_fork3_outs_1_index_mux1 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_1_index_mux1
   - dataPathOut_fork3_outs_1_index_mux1
   - 60 dataBufPresent_fork3_outs_1_index_mux1 <= 0
 elastic_presence: - bufPresent_fork3_outs_1_index_mux1
   + 0.01 bufNumSlots_fork3_outs_1_index_mux1 <= 0
 elastic_dataPresence: dataBufPresent_fork3_outs_1_index_mux1
   - bufPresent_fork3_outs_1_index_mux1 <= 0
 elastic_data: 54 dataBufPresent_fork3_outs_1_index_mux1
   - elasIn_fork3_outs_1_index_mux1 + elasOut_fork3_outs_1_index_mux1 >= 0
 elastic_slots: dataBufPresent_fork3_outs_1_index_mux1
   - bufNumSlots_fork3_outs_1_index_mux1 <= 0
 path_period: dataPathOut_source0_outs_ctrl_constant1 <= 6
 path_bufferedChannelIn: dataPathIn_source0_outs_ctrl_constant1 <= 6
 path_bufferedChannelOut: - dataPathOut_source0_outs_ctrl_constant1 <= 0
 path_unbufferedChannel: dataPathIn_source0_outs_ctrl_constant1
   - dataPathOut_source0_outs_ctrl_constant1
   - 60 dataBufPresent_source0_outs_ctrl_constant1 <= 0
 elastic_presence: - bufPresent_source0_outs_ctrl_constant1
   + 0.01 bufNumSlots_source0_outs_ctrl_constant1 <= 0
 elastic_dataPresence: dataBufPresent_source0_outs_ctrl_constant1
   - bufPresent_source0_outs_ctrl_constant1 <= 0
 elastic_data: 54 dataBufPresent_source0_outs_ctrl_constant1
   - elasIn_source0_outs_ctrl_constant1
   + elasOut_source0_outs_ctrl_constant1 >= 0
 elastic_slots: dataBufPresent_source0_outs_ctrl_constant1
   - bufNumSlots_source0_outs_ctrl_constant1 <= 0
 path_period: dataPathOut_constant1_outs_ins_extsi10 <= 6
 path_bufferedChannelIn: dataPathIn_constant1_outs_ins_extsi10 <= 6
 path_bufferedChannelOut: - dataPathOut_constant1_outs_ins_extsi10 <= 0
 path_unbufferedChannel: dataPathIn_constant1_outs_ins_extsi10
   - dataPathOut_constant1_outs_ins_extsi10
   - 60 dataBufPresent_constant1_outs_ins_extsi10 <= 0
 elastic_presence: - bufPresent_constant1_outs_ins_extsi10
   + 0.01 bufNumSlots_constant1_outs_ins_extsi10 <= 0
 elastic_dataPresence: dataBufPresent_constant1_outs_ins_extsi10
   - bufPresent_constant1_outs_ins_extsi10 <= 0
 elastic_data: 54 dataBufPresent_constant1_outs_ins_extsi10
   - elasIn_constant1_outs_ins_extsi10 + elasOut_constant1_outs_ins_extsi10
   >= 0
 elastic_slots: dataBufPresent_constant1_outs_ins_extsi10
   - bufNumSlots_constant1_outs_ins_extsi10 <= 0
 path_period: dataPathOut_extsi10_outs_lhs_subi1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi10_outs_lhs_subi1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi10_outs_lhs_subi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi10_outs_lhs_subi1
   - dataPathOut_extsi10_outs_lhs_subi1
   - 60 dataBufPresent_extsi10_outs_lhs_subi1 <= 0
 elastic_presence: - bufPresent_extsi10_outs_lhs_subi1
   + 0.01 bufNumSlots_extsi10_outs_lhs_subi1 <= 0
 elastic_dataPresence: dataBufPresent_extsi10_outs_lhs_subi1
   - bufPresent_extsi10_outs_lhs_subi1 <= 0
 elastic_data: 54 dataBufPresent_extsi10_outs_lhs_subi1
   - elasIn_extsi10_outs_lhs_subi1 + elasOut_extsi10_outs_lhs_subi1 >= 0
 elastic_slots: dataBufPresent_extsi10_outs_lhs_subi1
   - bufNumSlots_extsi10_outs_lhs_subi1 <= 0
 path_period: dataPathOut_source1_outs_ctrl_constant4 <= 6
 path_bufferedChannelIn: dataPathIn_source1_outs_ctrl_constant4 <= 6
 path_bufferedChannelOut: - dataPathOut_source1_outs_ctrl_constant4 <= 0
 path_unbufferedChannel: dataPathIn_source1_outs_ctrl_constant4
   - dataPathOut_source1_outs_ctrl_constant4
   - 60 dataBufPresent_source1_outs_ctrl_constant4 <= 0
 elastic_presence: - bufPresent_source1_outs_ctrl_constant4
   + 0.01 bufNumSlots_source1_outs_ctrl_constant4 <= 0
 elastic_dataPresence: dataBufPresent_source1_outs_ctrl_constant4
   - bufPresent_source1_outs_ctrl_constant4 <= 0
 elastic_data: 54 dataBufPresent_source1_outs_ctrl_constant4
   - elasIn_source1_outs_ctrl_constant4
   + elasOut_source1_outs_ctrl_constant4 >= 0
 elastic_slots: dataBufPresent_source1_outs_ctrl_constant4
   - bufNumSlots_source1_outs_ctrl_constant4 <= 0
 path_period: dataPathOut_constant4_outs_ins_extsi11 <= 6
 path_bufferedChannelIn: dataPathIn_constant4_outs_ins_extsi11 <= 6
 path_bufferedChannelOut: - dataPathOut_constant4_outs_ins_extsi11 <= 0
 path_unbufferedChannel: dataPathIn_constant4_outs_ins_extsi11
   - dataPathOut_constant4_outs_ins_extsi11
   - 60 dataBufPresent_constant4_outs_ins_extsi11 <= 0
 elastic_presence: - bufPresent_constant4_outs_ins_extsi11
   + 0.01 bufNumSlots_constant4_outs_ins_extsi11 <= 0
 elastic_dataPresence: dataBufPresent_constant4_outs_ins_extsi11
   - bufPresent_constant4_outs_ins_extsi11 <= 0
 elastic_data: 54 dataBufPresent_constant4_outs_ins_extsi11
   - elasIn_constant4_outs_ins_extsi11 + elasOut_constant4_outs_ins_extsi11
   >= 0
 elastic_slots: dataBufPresent_constant4_outs_ins_extsi11
   - bufNumSlots_constant4_outs_ins_extsi11 <= 0
 path_period: dataPathOut_extsi11_outs_rhs_cmpi1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi11_outs_rhs_cmpi1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi11_outs_rhs_cmpi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi11_outs_rhs_cmpi1
   - dataPathOut_extsi11_outs_rhs_cmpi1
   - 60 dataBufPresent_extsi11_outs_rhs_cmpi1 <= 0
 elastic_presence: - bufPresent_extsi11_outs_rhs_cmpi1
   + 0.01 bufNumSlots_extsi11_outs_rhs_cmpi1 <= 0
 elastic_dataPresence: dataBufPresent_extsi11_outs_rhs_cmpi1
   - bufPresent_extsi11_outs_rhs_cmpi1 <= 0
 elastic_data: 54 dataBufPresent_extsi11_outs_rhs_cmpi1
   - elasIn_extsi11_outs_rhs_cmpi1 + elasOut_extsi11_outs_rhs_cmpi1 >= 0
 elastic_slots: dataBufPresent_extsi11_outs_rhs_cmpi1
   - bufNumSlots_extsi11_outs_rhs_cmpi1 <= 0
 path_period: dataPathOut_source2_outs_ctrl_constant8 <= 6
 path_bufferedChannelIn: dataPathIn_source2_outs_ctrl_constant8 <= 6
 path_bufferedChannelOut: - dataPathOut_source2_outs_ctrl_constant8 <= 0
 path_unbufferedChannel: dataPathIn_source2_outs_ctrl_constant8
   - dataPathOut_source2_outs_ctrl_constant8
   - 60 dataBufPresent_source2_outs_ctrl_constant8 <= 0
 elastic_presence: - bufPresent_source2_outs_ctrl_constant8
   + 0.01 bufNumSlots_source2_outs_ctrl_constant8 <= 0
 elastic_dataPresence: dataBufPresent_source2_outs_ctrl_constant8
   - bufPresent_source2_outs_ctrl_constant8 <= 0
 elastic_data: 54 dataBufPresent_source2_outs_ctrl_constant8
   - elasIn_source2_outs_ctrl_constant8
   + elasOut_source2_outs_ctrl_constant8 >= 0
 elastic_slots: dataBufPresent_source2_outs_ctrl_constant8
   - bufNumSlots_source2_outs_ctrl_constant8 <= 0
 path_period: dataPathOut_constant8_outs_ins_extsi12 <= 6
 path_bufferedChannelIn: dataPathIn_constant8_outs_ins_extsi12 <= 6
 path_bufferedChannelOut: - dataPathOut_constant8_outs_ins_extsi12 <= 0
 path_unbufferedChannel: dataPathIn_constant8_outs_ins_extsi12
   - dataPathOut_constant8_outs_ins_extsi12
   - 60 dataBufPresent_constant8_outs_ins_extsi12 <= 0
 elastic_presence: - bufPresent_constant8_outs_ins_extsi12
   + 0.01 bufNumSlots_constant8_outs_ins_extsi12 <= 0
 elastic_dataPresence: dataBufPresent_constant8_outs_ins_extsi12
   - bufPresent_constant8_outs_ins_extsi12 <= 0
 elastic_data: 54 dataBufPresent_constant8_outs_ins_extsi12
   - elasIn_constant8_outs_ins_extsi12 + elasOut_constant8_outs_ins_extsi12
   >= 0
 elastic_slots: dataBufPresent_constant8_outs_ins_extsi12
   - bufNumSlots_constant8_outs_ins_extsi12 <= 0
 path_period: dataPathOut_extsi12_outs_rhs_addi1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi12_outs_rhs_addi1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi12_outs_rhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi12_outs_rhs_addi1
   - dataPathOut_extsi12_outs_rhs_addi1
   - 60 dataBufPresent_extsi12_outs_rhs_addi1 <= 0
 elastic_presence: - bufPresent_extsi12_outs_rhs_addi1
   + 0.01 bufNumSlots_extsi12_outs_rhs_addi1 <= 0
 elastic_dataPresence: dataBufPresent_extsi12_outs_rhs_addi1
   - bufPresent_extsi12_outs_rhs_addi1 <= 0
 elastic_data: 54 dataBufPresent_extsi12_outs_rhs_addi1
   - elasIn_extsi12_outs_rhs_addi1 + elasOut_extsi12_outs_rhs_addi1 >= 0
 elastic_slots: dataBufPresent_extsi12_outs_rhs_addi1
   - bufNumSlots_extsi12_outs_rhs_addi1 <= 0
 custom_forceTransparent:
   dataBufPresent_mc_load0_addrOut_ldAddr_0_mem_controller1 = 0
 custom_noBuffers: bufPresent_mc_load0_addrOut_ldAddr_0_mem_controller1
   = 0
 custom_noSlots: bufNumSlots_mc_load0_addrOut_ldAddr_0_mem_controller1 = 0
 path_period: dataPathOut_mc_load0_dataOut_lhs_muli0 <= 6
 path_bufferedChannelIn: dataPathIn_mc_load0_dataOut_lhs_muli0 <= 6
 path_bufferedChannelOut: - dataPathOut_mc_load0_dataOut_lhs_muli0 <= 0
 path_unbufferedChannel: dataPathIn_mc_load0_dataOut_lhs_muli0
   - dataPathOut_mc_load0_dataOut_lhs_muli0
   - 60 dataBufPresent_mc_load0_dataOut_lhs_muli0 <= 0
 elastic_presence: - bufPresent_mc_load0_dataOut_lhs_muli0
   + 0.01 bufNumSlots_mc_load0_dataOut_lhs_muli0 <= 0
 elastic_dataPresence: dataBufPresent_mc_load0_dataOut_lhs_muli0
   - bufPresent_mc_load0_dataOut_lhs_muli0 <= 0
 elastic_data: 54 dataBufPresent_mc_load0_dataOut_lhs_muli0
   - elasIn_mc_load0_dataOut_lhs_muli0 + elasOut_mc_load0_dataOut_lhs_muli0
   >= 0
 elastic_slots: dataBufPresent_mc_load0_dataOut_lhs_muli0
   - bufNumSlots_mc_load0_dataOut_lhs_muli0 <= 0
 path_period: dataPathOut_subi1_result_ins_extsi13 <= 6
 path_bufferedChannelIn: dataPathIn_subi1_result_ins_extsi13 <= 6
 path_bufferedChannelOut: - dataPathOut_subi1_result_ins_extsi13 <= 0
 path_unbufferedChannel: dataPathIn_subi1_result_ins_extsi13
   - dataPathOut_subi1_result_ins_extsi13
   - 60 dataBufPresent_subi1_result_ins_extsi13 <= 0
 elastic_presence: - bufPresent_subi1_result_ins_extsi13
   + 0.01 bufNumSlots_subi1_result_ins_extsi13 <= 0
 elastic_dataPresence: dataBufPresent_subi1_result_ins_extsi13
   - bufPresent_subi1_result_ins_extsi13 <= 0
 elastic_data: 54 dataBufPresent_subi1_result_ins_extsi13
   - elasIn_subi1_result_ins_extsi13 + elasOut_subi1_result_ins_extsi13
   >= 0
 elastic_slots: dataBufPresent_subi1_result_ins_extsi13
   - bufNumSlots_subi1_result_ins_extsi13 <= 0
 path_period: dataPathOut_extsi13_outs_addrIn_mc_load1 <= 6
 path_bufferedChannelIn: dataPathIn_extsi13_outs_addrIn_mc_load1 <= 6
 path_bufferedChannelOut: - dataPathOut_extsi13_outs_addrIn_mc_load1 <= 0
 path_unbufferedChannel: dataPathIn_extsi13_outs_addrIn_mc_load1
   - dataPathOut_extsi13_outs_addrIn_mc_load1
   - 60 dataBufPresent_extsi13_outs_addrIn_mc_load1 <= 0
 elastic_presence: - bufPresent_extsi13_outs_addrIn_mc_load1
   + 0.01 bufNumSlots_extsi13_outs_addrIn_mc_load1 <= 0
 elastic_dataPresence: dataBufPresent_extsi13_outs_addrIn_mc_load1
   - bufPresent_extsi13_outs_addrIn_mc_load1 <= 0
 elastic_data: 54 dataBufPresent_extsi13_outs_addrIn_mc_load1
   - elasIn_extsi13_outs_addrIn_mc_load1
   + elasOut_extsi13_outs_addrIn_mc_load1 >= 0
 elastic_slots: dataBufPresent_extsi13_outs_addrIn_mc_load1
   - bufNumSlots_extsi13_outs_addrIn_mc_load1 <= 0
 custom_forceTransparent:
   dataBufPresent_mc_load1_addrOut_ldAddr_0_mem_controller0 = 0
 custom_noBuffers: bufPresent_mc_load1_addrOut_ldAddr_0_mem_controller0
   = 0
 custom_noSlots: bufNumSlots_mc_load1_addrOut_ldAddr_0_mem_controller0 = 0
 path_period: dataPathOut_mc_load1_dataOut_rhs_muli0 <= 6
 path_bufferedChannelIn: dataPathIn_mc_load1_dataOut_rhs_muli0 <= 6
 path_bufferedChannelOut: - dataPathOut_mc_load1_dataOut_rhs_muli0 <= 0
 path_unbufferedChannel: dataPathIn_mc_load1_dataOut_rhs_muli0
   - dataPathOut_mc_load1_dataOut_rhs_muli0
   - 60 dataBufPresent_mc_load1_dataOut_rhs_muli0 <= 0
 elastic_presence: - bufPresent_mc_load1_dataOut_rhs_muli0
   + 0.01 bufNumSlots_mc_load1_dataOut_rhs_muli0 <= 0
 elastic_dataPresence: dataBufPresent_mc_load1_dataOut_rhs_muli0
   - bufPresent_mc_load1_dataOut_rhs_muli0 <= 0
 elastic_data: 54 dataBufPresent_mc_load1_dataOut_rhs_muli0
   - elasIn_mc_load1_dataOut_rhs_muli0 + elasOut_mc_load1_dataOut_rhs_muli0
   >= 0
 elastic_slots: dataBufPresent_mc_load1_dataOut_rhs_muli0
   - bufNumSlots_mc_load1_dataOut_rhs_muli0 <= 0
 path_period: dataPathOut_muli0_result_rhs_addi0 <= 6
 path_bufferedChannelIn: dataPathIn_muli0_result_rhs_addi0 <= 6
 path_bufferedChannelOut: - dataPathOut_muli0_result_rhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_muli0_result_rhs_addi0
   - dataPathOut_muli0_result_rhs_addi0
   - 60 dataBufPresent_muli0_result_rhs_addi0 <= 0
 elastic_presence: - bufPresent_muli0_result_rhs_addi0
   + 0.01 bufNumSlots_muli0_result_rhs_addi0 <= 0
 elastic_dataPresence: dataBufPresent_muli0_result_rhs_addi0
   - bufPresent_muli0_result_rhs_addi0 <= 0
 elastic_data: 54 dataBufPresent_muli0_result_rhs_addi0
   - elasIn_muli0_result_rhs_addi0 + elasOut_muli0_result_rhs_addi0 >= 0
 elastic_slots: dataBufPresent_muli0_result_rhs_addi0
   - bufNumSlots_muli0_result_rhs_addi0 <= 0
 path_period: dataPathOut_tehb0_outs_lhs_addi0 <= 6
 path_bufferedChannelIn: dataPathIn_tehb0_outs_lhs_addi0 <= 6
 path_bufferedChannelOut: - dataPathOut_tehb0_outs_lhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_tehb0_outs_lhs_addi0
   - dataPathOut_tehb0_outs_lhs_addi0
   - 60 dataBufPresent_tehb0_outs_lhs_addi0 <= 0
 elastic_presence: - bufPresent_tehb0_outs_lhs_addi0
   + 0.01 bufNumSlots_tehb0_outs_lhs_addi0 <= 0
 elastic_dataPresence: dataBufPresent_tehb0_outs_lhs_addi0
   - bufPresent_tehb0_outs_lhs_addi0 <= 0
 elastic_data: 54 dataBufPresent_tehb0_outs_lhs_addi0
   - elasIn_tehb0_outs_lhs_addi0 + elasOut_tehb0_outs_lhs_addi0 >= 0
 elastic_slots: dataBufPresent_tehb0_outs_lhs_addi0
   - bufNumSlots_tehb0_outs_lhs_addi0 <= 0
 path_period: dataPathOut_addi0_result_ins_oehb2 <= 6
 path_bufferedChannelIn: dataPathIn_addi0_result_ins_oehb2 <= 6
 path_bufferedChannelOut: - dataPathOut_addi0_result_ins_oehb2 <= 0
 path_unbufferedChannel: dataPathIn_addi0_result_ins_oehb2
   - dataPathOut_addi0_result_ins_oehb2
   - 60 dataBufPresent_addi0_result_ins_oehb2 <= 0
 elastic_presence: - bufPresent_addi0_result_ins_oehb2
   + 0.01 bufNumSlots_addi0_result_ins_oehb2 <= 0
 elastic_dataPresence: dataBufPresent_addi0_result_ins_oehb2
   - bufPresent_addi0_result_ins_oehb2 <= 0
 elastic_data: 54 dataBufPresent_addi0_result_ins_oehb2
   - elasIn_addi0_result_ins_oehb2 + elasOut_addi0_result_ins_oehb2 >= 0
 elastic_slots: dataBufPresent_addi0_result_ins_oehb2
   - bufNumSlots_addi0_result_ins_oehb2 <= 0
 path_period: dataPathOut_addi1_result_ins_oehb3 <= 6
 path_bufferedChannelIn: dataPathIn_addi1_result_ins_oehb3 <= 6
 path_bufferedChannelOut: - dataPathOut_addi1_result_ins_oehb3 <= 0
 path_unbufferedChannel: dataPathIn_addi1_result_ins_oehb3
   - dataPathOut_addi1_result_ins_oehb3
   - 60 dataBufPresent_addi1_result_ins_oehb3 <= 0
 elastic_presence: - bufPresent_addi1_result_ins_oehb3
   + 0.01 bufNumSlots_addi1_result_ins_oehb3 <= 0
 elastic_dataPresence: dataBufPresent_addi1_result_ins_oehb3
   - bufPresent_addi1_result_ins_oehb3 <= 0
 elastic_data: 54 dataBufPresent_addi1_result_ins_oehb3
   - elasIn_addi1_result_ins_oehb3 + elasOut_addi1_result_ins_oehb3 >= 0
 elastic_slots: dataBufPresent_addi1_result_ins_oehb3
   - bufNumSlots_addi1_result_ins_oehb3 <= 0
 path_period: dataPathOut_oehb3_outs_ins_fork4 <= 6
 path_bufferedChannelIn: dataPathIn_oehb3_outs_ins_fork4 <= 6
 path_bufferedChannelOut: - dataPathOut_oehb3_outs_ins_fork4 <= 0
 path_unbufferedChannel: dataPathIn_oehb3_outs_ins_fork4
   - dataPathOut_oehb3_outs_ins_fork4
   - 60 dataBufPresent_oehb3_outs_ins_fork4 <= 0
 elastic_presence: - bufPresent_oehb3_outs_ins_fork4
   + 0.01 bufNumSlots_oehb3_outs_ins_fork4 <= 0
 elastic_dataPresence: dataBufPresent_oehb3_outs_ins_fork4
   - bufPresent_oehb3_outs_ins_fork4 <= 0
 elastic_data: 54 dataBufPresent_oehb3_outs_ins_fork4
   - elasIn_oehb3_outs_ins_fork4 + elasOut_oehb3_outs_ins_fork4 >= 0
 elastic_slots: dataBufPresent_oehb3_outs_ins_fork4
   - bufNumSlots_oehb3_outs_ins_fork4 <= 0
 path_period: dataPathOut_fork4_outs_0_ins_trunci0 <= 6
 path_bufferedChannelIn: dataPathIn_fork4_outs_0_ins_trunci0 <= 6
 path_bufferedChannelOut: - dataPathOut_fork4_outs_0_ins_trunci0 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_0_ins_trunci0
   - dataPathOut_fork4_outs_0_ins_trunci0
   - 60 dataBufPresent_fork4_outs_0_ins_trunci0 <= 0
 elastic_presence: - bufPresent_fork4_outs_0_ins_trunci0
   + 0.01 bufNumSlots_fork4_outs_0_ins_trunci0 <= 0
 elastic_dataPresence: dataBufPresent_fork4_outs_0_ins_trunci0
   - bufPresent_fork4_outs_0_ins_trunci0 <= 0
 elastic_data: 54 dataBufPresent_fork4_outs_0_ins_trunci0
   - elasIn_fork4_outs_0_ins_trunci0 + elasOut_fork4_outs_0_ins_trunci0
   >= 0
 elastic_slots: dataBufPresent_fork4_outs_0_ins_trunci0
   - bufNumSlots_fork4_outs_0_ins_trunci0 <= 0
 path_period: dataPathOut_fork4_outs_1_lhs_cmpi1 <= 6
 path_bufferedChannelIn: dataPathIn_fork4_outs_1_lhs_cmpi1 <= 6
 path_bufferedChannelOut: - dataPathOut_fork4_outs_1_lhs_cmpi1 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_1_lhs_cmpi1
   - dataPathOut_fork4_outs_1_lhs_cmpi1
   - 60 dataBufPresent_fork4_outs_1_lhs_cmpi1 <= 0
 elastic_presence: - bufPresent_fork4_outs_1_lhs_cmpi1
   + 0.01 bufNumSlots_fork4_outs_1_lhs_cmpi1 <= 0
 elastic_dataPresence: dataBufPresent_fork4_outs_1_lhs_cmpi1
   - bufPresent_fork4_outs_1_lhs_cmpi1 <= 0
 elastic_data: 54 dataBufPresent_fork4_outs_1_lhs_cmpi1
   - elasIn_fork4_outs_1_lhs_cmpi1 + elasOut_fork4_outs_1_lhs_cmpi1 >= 0
 elastic_slots: dataBufPresent_fork4_outs_1_lhs_cmpi1
   - bufNumSlots_fork4_outs_1_lhs_cmpi1 <= 0
 path_period: dataPathOut_trunci0_outs_data_cond_br0 <= 6
 path_bufferedChannelIn: dataPathIn_trunci0_outs_data_cond_br0 <= 6
 path_bufferedChannelOut: - dataPathOut_trunci0_outs_data_cond_br0 <= 0
 path_unbufferedChannel: dataPathIn_trunci0_outs_data_cond_br0
   - dataPathOut_trunci0_outs_data_cond_br0
   - 60 dataBufPresent_trunci0_outs_data_cond_br0 <= 0
 elastic_presence: - bufPresent_trunci0_outs_data_cond_br0
   + 0.01 bufNumSlots_trunci0_outs_data_cond_br0 <= 0
 elastic_dataPresence: dataBufPresent_trunci0_outs_data_cond_br0
   - bufPresent_trunci0_outs_data_cond_br0 <= 0
 elastic_data: 54 dataBufPresent_trunci0_outs_data_cond_br0
   - elasIn_trunci0_outs_data_cond_br0 + elasOut_trunci0_outs_data_cond_br0
   >= 0
 elastic_slots: dataBufPresent_trunci0_outs_data_cond_br0
   - bufNumSlots_trunci0_outs_data_cond_br0 <= 0
 path_period: dataPathOut_cmpi1_result_ins_fork5 <= 6
 path_bufferedChannelIn: dataPathIn_cmpi1_result_ins_fork5 <= 6
 path_bufferedChannelOut: - dataPathOut_cmpi1_result_ins_fork5 <= 0
 path_unbufferedChannel: dataPathIn_cmpi1_result_ins_fork5
   - dataPathOut_cmpi1_result_ins_fork5
   - 60 dataBufPresent_cmpi1_result_ins_fork5 <= 0
 elastic_presence: - bufPresent_cmpi1_result_ins_fork5
   + 0.01 bufNumSlots_cmpi1_result_ins_fork5 <= 0
 elastic_dataPresence: dataBufPresent_cmpi1_result_ins_fork5
   - bufPresent_cmpi1_result_ins_fork5 <= 0
 elastic_data: 54 dataBufPresent_cmpi1_result_ins_fork5
   - elasIn_cmpi1_result_ins_fork5 + elasOut_cmpi1_result_ins_fork5 >= 0
 elastic_slots: dataBufPresent_cmpi1_result_ins_fork5
   - bufNumSlots_cmpi1_result_ins_fork5 <= 0
 path_period: dataPathOut_fork5_outs_0_condition_cond_br0 <= 6
 path_bufferedChannelIn: dataPathIn_fork5_outs_0_condition_cond_br0 <= 6
 path_bufferedChannelOut: - dataPathOut_fork5_outs_0_condition_cond_br0
   <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_0_condition_cond_br0
   - dataPathOut_fork5_outs_0_condition_cond_br0
   - 60 dataBufPresent_fork5_outs_0_condition_cond_br0 <= 0
 elastic_presence: - bufPresent_fork5_outs_0_condition_cond_br0
   + 0.01 bufNumSlots_fork5_outs_0_condition_cond_br0 <= 0
 elastic_dataPresence: dataBufPresent_fork5_outs_0_condition_cond_br0
   - bufPresent_fork5_outs_0_condition_cond_br0 <= 0
 elastic_data: 54 dataBufPresent_fork5_outs_0_condition_cond_br0
   - elasIn_fork5_outs_0_condition_cond_br0
   + elasOut_fork5_outs_0_condition_cond_br0 >= 0
 elastic_slots: dataBufPresent_fork5_outs_0_condition_cond_br0
   - bufNumSlots_fork5_outs_0_condition_cond_br0 <= 0
 path_period: dataPathOut_fork5_outs_1_ins_tehb3 <= 6
 path_bufferedChannelIn: dataPathIn_fork5_outs_1_ins_tehb3 <= 6
 path_bufferedChannelOut: - dataPathOut_fork5_outs_1_ins_tehb3 <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_1_ins_tehb3
   - dataPathOut_fork5_outs_1_ins_tehb3
   - 60 dataBufPresent_fork5_outs_1_ins_tehb3 <= 0
 elastic_presence: - bufPresent_fork5_outs_1_ins_tehb3
   + 0.01 bufNumSlots_fork5_outs_1_ins_tehb3 <= 0
 elastic_dataPresence: dataBufPresent_fork5_outs_1_ins_tehb3
   - bufPresent_fork5_outs_1_ins_tehb3 <= 0
 elastic_data: 54 dataBufPresent_fork5_outs_1_ins_tehb3
   - elasIn_fork5_outs_1_ins_tehb3 + elasOut_fork5_outs_1_ins_tehb3 >= 0
 elastic_slots: dataBufPresent_fork5_outs_1_ins_tehb3
   - bufNumSlots_fork5_outs_1_ins_tehb3 <= 0
 path_period: dataPathOut_fork5_outs_2_condition_cond_br3 <= 6
 path_bufferedChannelIn: dataPathIn_fork5_outs_2_condition_cond_br3 <= 6
 path_bufferedChannelOut: - dataPathOut_fork5_outs_2_condition_cond_br3
   <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_2_condition_cond_br3
   - dataPathOut_fork5_outs_2_condition_cond_br3
   - 60 dataBufPresent_fork5_outs_2_condition_cond_br3 <= 0
 elastic_presence: - bufPresent_fork5_outs_2_condition_cond_br3
   + 0.01 bufNumSlots_fork5_outs_2_condition_cond_br3 <= 0
 elastic_dataPresence: dataBufPresent_fork5_outs_2_condition_cond_br3
   - bufPresent_fork5_outs_2_condition_cond_br3 <= 0
 elastic_data: 54 dataBufPresent_fork5_outs_2_condition_cond_br3
   - elasIn_fork5_outs_2_condition_cond_br3
   + elasOut_fork5_outs_2_condition_cond_br3 >= 0
 elastic_slots: dataBufPresent_fork5_outs_2_condition_cond_br3
   - bufNumSlots_fork5_outs_2_condition_cond_br3 <= 0
 path_period: dataPathOut_cond_br0_trueOut_ins_oehb4 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br0_trueOut_ins_oehb4 <= 6
 path_bufferedChannelOut: - dataPathOut_cond_br0_trueOut_ins_oehb4 <= 0
 path_unbufferedChannel: dataPathIn_cond_br0_trueOut_ins_oehb4
   - dataPathOut_cond_br0_trueOut_ins_oehb4
   - 60 dataBufPresent_cond_br0_trueOut_ins_oehb4 <= 0
 elastic_presence: - bufPresent_cond_br0_trueOut_ins_oehb4
   + 0.01 bufNumSlots_cond_br0_trueOut_ins_oehb4 <= 0
 elastic_dataPresence: dataBufPresent_cond_br0_trueOut_ins_oehb4
   - bufPresent_cond_br0_trueOut_ins_oehb4 <= 0
 elastic_data: 54 dataBufPresent_cond_br0_trueOut_ins_oehb4
   - elasIn_cond_br0_trueOut_ins_oehb4 + elasOut_cond_br0_trueOut_ins_oehb4
   >= 0
 elastic_slots: dataBufPresent_cond_br0_trueOut_ins_oehb4
   - bufNumSlots_cond_br0_trueOut_ins_oehb4 <= 0
 path_period: dataPathOut_cond_br0_falseOut_ins_sink0 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br0_falseOut_ins_sink0 <= 6
 path_bufferedChannelOut: - dataPathOut_cond_br0_falseOut_ins_sink0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br0_falseOut_ins_sink0
   - dataPathOut_cond_br0_falseOut_ins_sink0
   - 60 dataBufPresent_cond_br0_falseOut_ins_sink0 <= 0
 elastic_presence: - bufPresent_cond_br0_falseOut_ins_sink0
   + 0.01 bufNumSlots_cond_br0_falseOut_ins_sink0 <= 0
 elastic_dataPresence: dataBufPresent_cond_br0_falseOut_ins_sink0
   - bufPresent_cond_br0_falseOut_ins_sink0 <= 0
 elastic_data: 54 dataBufPresent_cond_br0_falseOut_ins_sink0
   - elasIn_cond_br0_falseOut_ins_sink0
   + elasOut_cond_br0_falseOut_ins_sink0 >= 0
 elastic_slots: dataBufPresent_cond_br0_falseOut_ins_sink0
   - bufNumSlots_cond_br0_falseOut_ins_sink0 <= 0
 path_period: dataPathOut_oehb2_outs_data_cond_br2 <= 6
 path_bufferedChannelIn: dataPathIn_oehb2_outs_data_cond_br2 <= 6
 path_bufferedChannelOut: - dataPathOut_oehb2_outs_data_cond_br2 <= 0
 path_unbufferedChannel: dataPathIn_oehb2_outs_data_cond_br2
   - dataPathOut_oehb2_outs_data_cond_br2
   - 60 dataBufPresent_oehb2_outs_data_cond_br2 <= 0
 elastic_presence: - bufPresent_oehb2_outs_data_cond_br2
   + 0.01 bufNumSlots_oehb2_outs_data_cond_br2 <= 0
 elastic_dataPresence: dataBufPresent_oehb2_outs_data_cond_br2
   - bufPresent_oehb2_outs_data_cond_br2 <= 0
 elastic_data: 54 dataBufPresent_oehb2_outs_data_cond_br2
   - elasIn_oehb2_outs_data_cond_br2 + elasOut_oehb2_outs_data_cond_br2
   >= 0
 elastic_slots: dataBufPresent_oehb2_outs_data_cond_br2
   - bufNumSlots_oehb2_outs_data_cond_br2 <= 0
 path_period: dataPathOut_tehb3_outs_condition_cond_br2 <= 6
 path_bufferedChannelIn: dataPathIn_tehb3_outs_condition_cond_br2 <= 6
 path_bufferedChannelOut: - dataPathOut_tehb3_outs_condition_cond_br2 <= 0
 path_unbufferedChannel: dataPathIn_tehb3_outs_condition_cond_br2
   - dataPathOut_tehb3_outs_condition_cond_br2
   - 60 dataBufPresent_tehb3_outs_condition_cond_br2 <= 0
 elastic_presence: - bufPresent_tehb3_outs_condition_cond_br2
   + 0.01 bufNumSlots_tehb3_outs_condition_cond_br2 <= 0
 elastic_dataPresence: dataBufPresent_tehb3_outs_condition_cond_br2
   - bufPresent_tehb3_outs_condition_cond_br2 <= 0
 elastic_data: 54 dataBufPresent_tehb3_outs_condition_cond_br2
   - elasIn_tehb3_outs_condition_cond_br2
   + elasOut_tehb3_outs_condition_cond_br2 >= 0
 elastic_slots: dataBufPresent_tehb3_outs_condition_cond_br2
   - bufNumSlots_tehb3_outs_condition_cond_br2 <= 0
 path_period: dataPathOut_cond_br2_trueOut_ins_1_mux1 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br2_trueOut_ins_1_mux1 <= 6
 path_bufferedChannelOut: - dataPathOut_cond_br2_trueOut_ins_1_mux1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br2_trueOut_ins_1_mux1
   - dataPathOut_cond_br2_trueOut_ins_1_mux1
   - 60 dataBufPresent_cond_br2_trueOut_ins_1_mux1 <= 0
 elastic_presence: - bufPresent_cond_br2_trueOut_ins_1_mux1
   + 0.01 bufNumSlots_cond_br2_trueOut_ins_1_mux1 <= 0
 elastic_dataPresence: dataBufPresent_cond_br2_trueOut_ins_1_mux1
   - bufPresent_cond_br2_trueOut_ins_1_mux1 <= 0
 elastic_data: 54 dataBufPresent_cond_br2_trueOut_ins_1_mux1
   - elasIn_cond_br2_trueOut_ins_1_mux1
   + elasOut_cond_br2_trueOut_ins_1_mux1 >= 0
 elastic_slots: dataBufPresent_cond_br2_trueOut_ins_1_mux1
   - bufNumSlots_cond_br2_trueOut_ins_1_mux1 <= 0
 path_period: dataPathOut_cond_br2_falseOut_ins_0_return1 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br2_falseOut_ins_0_return1 <= 6
 path_bufferedChannelOut: - dataPathOut_cond_br2_falseOut_ins_0_return1
   <= 0
 path_unbufferedChannel: dataPathIn_cond_br2_falseOut_ins_0_return1
   - dataPathOut_cond_br2_falseOut_ins_0_return1
   - 60 dataBufPresent_cond_br2_falseOut_ins_0_return1 <= 0
 elastic_presence: - bufPresent_cond_br2_falseOut_ins_0_return1
   + 0.01 bufNumSlots_cond_br2_falseOut_ins_0_return1 <= 0
 elastic_dataPresence: dataBufPresent_cond_br2_falseOut_ins_0_return1
   - bufPresent_cond_br2_falseOut_ins_0_return1 <= 0
 elastic_data: 54 dataBufPresent_cond_br2_falseOut_ins_0_return1
   - elasIn_cond_br2_falseOut_ins_0_return1
   + elasOut_cond_br2_falseOut_ins_0_return1 >= 0
 elastic_slots: dataBufPresent_cond_br2_falseOut_ins_0_return1
   - bufNumSlots_cond_br2_falseOut_ins_0_return1 <= 0
 path_period: dataPathOut_oehb0_outs_ins_tehb1 <= 6
 path_bufferedChannelIn: dataPathIn_oehb0_outs_ins_tehb1 <= 6
 path_bufferedChannelOut: - dataPathOut_oehb0_outs_ins_tehb1 <= 0
 path_unbufferedChannel: dataPathIn_oehb0_outs_ins_tehb1
   - dataPathOut_oehb0_outs_ins_tehb1
   - 60 dataBufPresent_oehb0_outs_ins_tehb1 <= 0
 elastic_presence: - bufPresent_oehb0_outs_ins_tehb1
   + 0.01 bufNumSlots_oehb0_outs_ins_tehb1 <= 0
 elastic_dataPresence: dataBufPresent_oehb0_outs_ins_tehb1
   - bufPresent_oehb0_outs_ins_tehb1 <= 0
 elastic_data: 54 dataBufPresent_oehb0_outs_ins_tehb1
   - elasIn_oehb0_outs_ins_tehb1 + elasOut_oehb0_outs_ins_tehb1 >= 0
 elastic_slots: dataBufPresent_oehb0_outs_ins_tehb1
   - bufNumSlots_oehb0_outs_ins_tehb1 <= 0
 path_period: dataPathOut_tehb1_outs_data_cond_br3 <= 6
 path_bufferedChannelIn: dataPathIn_tehb1_outs_data_cond_br3 <= 6
 path_bufferedChannelOut: - dataPathOut_tehb1_outs_data_cond_br3 <= 0
 path_unbufferedChannel: dataPathIn_tehb1_outs_data_cond_br3
   - dataPathOut_tehb1_outs_data_cond_br3
   - 60 dataBufPresent_tehb1_outs_data_cond_br3 <= 0
 elastic_presence: - bufPresent_tehb1_outs_data_cond_br3
   + 0.01 bufNumSlots_tehb1_outs_data_cond_br3 <= 0
 elastic_dataPresence: dataBufPresent_tehb1_outs_data_cond_br3
   - bufPresent_tehb1_outs_data_cond_br3 <= 0
 elastic_data: 54 dataBufPresent_tehb1_outs_data_cond_br3
   - elasIn_tehb1_outs_data_cond_br3 + elasOut_tehb1_outs_data_cond_br3
   >= 0
 elastic_slots: dataBufPresent_tehb1_outs_data_cond_br3
   - bufNumSlots_tehb1_outs_data_cond_br3 <= 0
 path_period: dataPathOut_cond_br3_trueOut_ins_1_control_merge0 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br3_trueOut_ins_1_control_merge0
   <= 6
 path_bufferedChannelOut:
   - dataPathOut_cond_br3_trueOut_ins_1_control_merge0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_trueOut_ins_1_control_merge0
   - dataPathOut_cond_br3_trueOut_ins_1_control_merge0
   - 60 dataBufPresent_cond_br3_trueOut_ins_1_control_merge0 <= 0
 elastic_presence: - bufPresent_cond_br3_trueOut_ins_1_control_merge0
   + 0.01 bufNumSlots_cond_br3_trueOut_ins_1_control_merge0 <= 0
 elastic_dataPresence: dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
   - bufPresent_cond_br3_trueOut_ins_1_control_merge0 <= 0
 elastic_data: 54 dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
   - elasIn_cond_br3_trueOut_ins_1_control_merge0
   + elasOut_cond_br3_trueOut_ins_1_control_merge0 >= 0
 elastic_slots: dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
   - bufNumSlots_cond_br3_trueOut_ins_1_control_merge0 <= 0
 path_period: dataPathOut_cond_br3_falseOut_ins_sink1 <= 6
 path_bufferedChannelIn: dataPathIn_cond_br3_falseOut_ins_sink1 <= 6
 path_bufferedChannelOut: - dataPathOut_cond_br3_falseOut_ins_sink1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_falseOut_ins_sink1
   - dataPathOut_cond_br3_falseOut_ins_sink1
   - 60 dataBufPresent_cond_br3_falseOut_ins_sink1 <= 0
 elastic_presence: - bufPresent_cond_br3_falseOut_ins_sink1
   + 0.01 bufNumSlots_cond_br3_falseOut_ins_sink1 <= 0
 elastic_dataPresence: dataBufPresent_cond_br3_falseOut_ins_sink1
   - bufPresent_cond_br3_falseOut_ins_sink1 <= 0
 elastic_data: 54 dataBufPresent_cond_br3_falseOut_ins_sink1
   - elasIn_cond_br3_falseOut_ins_sink1
   + elasOut_cond_br3_falseOut_ins_sink1 >= 0
 elastic_slots: dataBufPresent_cond_br3_falseOut_ins_sink1
   - bufNumSlots_cond_br3_falseOut_ins_sink1 <= 0
 path_period: dataPathOut_return1_outs_0_ins_0_end0 <= 6
 path_bufferedChannelIn: dataPathIn_return1_outs_0_ins_0_end0 <= 6
 path_bufferedChannelOut: - dataPathOut_return1_outs_0_ins_0_end0 <= 0
 path_unbufferedChannel: dataPathIn_return1_outs_0_ins_0_end0
   - dataPathOut_return1_outs_0_ins_0_end0
   - 60 dataBufPresent_return1_outs_0_ins_0_end0 <= 0
 elastic_presence: - bufPresent_return1_outs_0_ins_0_end0
   + 0.01 bufNumSlots_return1_outs_0_ins_0_end0 <= 0
 elastic_dataPresence: dataBufPresent_return1_outs_0_ins_0_end0
   - bufPresent_return1_outs_0_ins_0_end0 <= 0
 elastic_data: 54 dataBufPresent_return1_outs_0_ins_0_end0
   - elasIn_return1_outs_0_ins_0_end0 + elasOut_return1_outs_0_ins_0_end0
   >= 0
 elastic_slots: dataBufPresent_return1_outs_0_ins_0_end0
   - bufNumSlots_return1_outs_0_ins_0_end0 <= 0
 path_combDelay: - dataPathOut_fir_start_ins_fork0
   + dataPathIn_fork0_outs_0_ctrl_constant0 >= 0
 path_combDelay: - dataPathOut_fir_start_ins_fork0
   + dataPathIn_fork0_outs_1_ins_0_control_merge0 >= 0
 elastic_unitTime: - elasOut_fir_start_ins_fork0
   + elasIn_fork0_outs_0_ctrl_constant0 >= 1
 elastic_unitTime: - elasOut_fir_start_ins_fork0
   + elasIn_fork0_outs_1_ins_0_control_merge0 >= 1
 path_combDelay: dataPathIn_mem_controller0_ldData_0_dataFromMem_mc_load1
   - dataPathOut_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 0
 path_combDelay: dataPathIn_mem_controller0_memDone_memDone_0_end0
   - dataPathOut_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 0
 elastic_unitTime: elasIn_mem_controller0_ldData_0_dataFromMem_mc_load1
   - elasOut_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 1
 elastic_unitTime: elasIn_mem_controller0_memDone_memDone_0_end0
   - elasOut_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 1
 path_combDelay: dataPathIn_mem_controller1_ldData_0_dataFromMem_mc_load0
   - dataPathOut_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 0
 path_combDelay: dataPathIn_mem_controller1_memDone_memDone_1_end0
   - dataPathOut_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 0
 elastic_unitTime: elasIn_mem_controller1_ldData_0_dataFromMem_mc_load0
   - elasOut_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 1
 elastic_unitTime: elasIn_mem_controller1_memDone_memDone_1_end0
   - elasOut_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 1
 path_combDelay: - dataPathOut_fork0_outs_0_ctrl_constant0
   + dataPathIn_constant0_outs_ins_fork1 >= 0
 elastic_unitTime: - elasOut_fork0_outs_0_ctrl_constant0
   + elasIn_constant0_outs_ins_fork1 >= 1
 path_combDelay: - dataPathOut_constant0_outs_ins_fork1
   + dataPathIn_fork1_outs_0_ins_extsi5 >= 0
 path_combDelay: - dataPathOut_constant0_outs_ins_fork1
   + dataPathIn_fork1_outs_1_ins_extsi6 >= 0
 elastic_unitTime: - elasOut_constant0_outs_ins_fork1
   + elasIn_fork1_outs_0_ins_extsi5 >= 1
 elastic_unitTime: - elasOut_constant0_outs_ins_fork1
   + elasIn_fork1_outs_1_ins_extsi6 >= 1
 path_combDelay: - dataPathOut_fork1_outs_0_ins_extsi5
   + dataPathIn_extsi5_outs_ins_0_mux2 >= 0
 elastic_unitTime: - elasOut_fork1_outs_0_ins_extsi5
   + elasIn_extsi5_outs_ins_0_mux2 >= 1
 path_combDelay: - dataPathOut_fork1_outs_1_ins_extsi6
   + dataPathIn_extsi6_outs_ins_0_mux1 >= 0
 elastic_unitTime: - elasOut_fork1_outs_1_ins_extsi6
   + elasIn_extsi6_outs_ins_0_mux1 >= 1
 path_combDelay: dataPathIn_oehb4_outs_ins_tehb4
   - dataPathOut_cond_br0_trueOut_ins_oehb4 >= 0
 elastic_unitTime: elasIn_oehb4_outs_ins_tehb4
   - elasOut_cond_br0_trueOut_ins_oehb4 >= 1
 path_combDelay: - dataPathOut_oehb4_outs_ins_tehb4
   + dataPathIn_tehb4_outs_ins_1_mux2 >= 0
 elastic_unitTime: - elasOut_oehb4_outs_ins_tehb4
   + elasIn_tehb4_outs_ins_1_mux2 >= 1
 path_combDelay: dataPathIn_mux2_outs_ins_fork2
   - dataPathOut_fork3_outs_0_index_mux2 >= 1.412
 path_combDelay: - dataPathOut_extsi5_outs_ins_0_mux2
   + dataPathIn_mux2_outs_ins_fork2 >= 1.412
 path_combDelay: - dataPathOut_tehb4_outs_ins_1_mux2
   + dataPathIn_mux2_outs_ins_fork2 >= 1.412
 elastic_unitTime: elasIn_mux2_outs_ins_fork2
   - elasOut_fork3_outs_0_index_mux2 >= 1
 elastic_unitTime: - elasOut_extsi5_outs_ins_0_mux2
   + elasIn_mux2_outs_ins_fork2 >= 1
 elastic_unitTime: - elasOut_tehb4_outs_ins_1_mux2
   + elasIn_mux2_outs_ins_fork2 >= 1
 path_combDelay: - dataPathOut_mux2_outs_ins_fork2
   + dataPathIn_fork2_outs_0_ins_extsi7 >= 0
 path_combDelay: - dataPathOut_mux2_outs_ins_fork2
   + dataPathIn_fork2_outs_1_ins_extsi8 >= 0
 path_combDelay: - dataPathOut_mux2_outs_ins_fork2
   + dataPathIn_fork2_outs_2_ins_extsi9 >= 0
 elastic_unitTime: - elasOut_mux2_outs_ins_fork2
   + elasIn_fork2_outs_0_ins_extsi7 >= 1
 elastic_unitTime: - elasOut_mux2_outs_ins_fork2
   + elasIn_fork2_outs_1_ins_extsi8 >= 1
 elastic_unitTime: - elasOut_mux2_outs_ins_fork2
   + elasIn_fork2_outs_2_ins_extsi9 >= 1
 path_combDelay: - dataPathOut_fork2_outs_0_ins_extsi7
   + dataPathIn_extsi7_outs_lhs_addi1 >= 0
 elastic_unitTime: - elasOut_fork2_outs_0_ins_extsi7
   + elasIn_extsi7_outs_lhs_addi1 >= 1
 path_combDelay: - dataPathOut_fork2_outs_1_ins_extsi8
   + dataPathIn_extsi8_outs_rhs_subi1 >= 0
 elastic_unitTime: - elasOut_fork2_outs_1_ins_extsi8
   + elasIn_extsi8_outs_rhs_subi1 >= 1
 path_combDelay: - dataPathOut_fork2_outs_2_ins_extsi9
   + dataPathIn_extsi9_outs_addrIn_mc_load0 >= 0
 elastic_unitTime: - elasOut_fork2_outs_2_ins_extsi9
   + elasIn_extsi9_outs_addrIn_mc_load0 >= 1
 path_combDelay: dataPathIn_mux1_outs_ins_tehb0
   - dataPathOut_fork3_outs_1_index_mux1 >= 1.412
 path_combDelay: - dataPathOut_extsi6_outs_ins_0_mux1
   + dataPathIn_mux1_outs_ins_tehb0 >= 1.412
 path_combDelay: dataPathIn_mux1_outs_ins_tehb0
   - dataPathOut_cond_br2_trueOut_ins_1_mux1 >= 1.412
 elastic_unitTime: elasIn_mux1_outs_ins_tehb0
   - elasOut_fork3_outs_1_index_mux1 >= 1
 elastic_unitTime: - elasOut_extsi6_outs_ins_0_mux1
   + elasIn_mux1_outs_ins_tehb0 >= 1
 elastic_unitTime: elasIn_mux1_outs_ins_tehb0
   - elasOut_cond_br2_trueOut_ins_1_mux1 >= 1
 path_combDelay: - dataPathOut_fork0_outs_1_ins_0_control_merge0
   + dataPathIn_control_merge0_outs_ins_oehb0 >= 0
 path_combDelay: - dataPathOut_fork0_outs_1_ins_0_control_merge0
   + dataPathIn_control_merge0_index_ins_oehb1 >= 0
 path_combDelay: dataPathIn_control_merge0_outs_ins_oehb0
   - dataPathOut_cond_br3_trueOut_ins_1_control_merge0 >= 0
 path_combDelay: dataPathIn_control_merge0_index_ins_oehb1
   - dataPathOut_cond_br3_trueOut_ins_1_control_merge0 >= 0
 elastic_unitTime: - elasOut_fork0_outs_1_ins_0_control_merge0
   + elasIn_control_merge0_outs_ins_oehb0 >= 1
 elastic_unitTime: - elasOut_fork0_outs_1_ins_0_control_merge0
   + elasIn_control_merge0_index_ins_oehb1 >= 1
 elastic_unitTime: elasIn_control_merge0_outs_ins_oehb0
   - elasOut_cond_br3_trueOut_ins_1_control_merge0 >= 1
 elastic_unitTime: elasIn_control_merge0_index_ins_oehb1
   - elasOut_cond_br3_trueOut_ins_1_control_merge0 >= 1
 path_combDelay: - dataPathOut_control_merge0_index_ins_oehb1
   + dataPathIn_oehb1_outs_ins_tehb2 >= 0
 elastic_unitTime: - elasOut_control_merge0_index_ins_oehb1
   + elasIn_oehb1_outs_ins_tehb2 >= 1
 path_combDelay: - dataPathOut_oehb1_outs_ins_tehb2
   + dataPathIn_tehb2_outs_ins_fork3 >= 0
 elastic_unitTime: - elasOut_oehb1_outs_ins_tehb2
   + elasIn_tehb2_outs_ins_fork3 >= 1
 path_combDelay: - dataPathOut_tehb2_outs_ins_fork3
   + dataPathIn_fork3_outs_0_index_mux2 >= 0
 path_combDelay: - dataPathOut_tehb2_outs_ins_fork3
   + dataPathIn_fork3_outs_1_index_mux1 >= 0
 elastic_unitTime: - elasOut_tehb2_outs_ins_fork3
   + elasIn_fork3_outs_0_index_mux2 >= 1
 elastic_unitTime: - elasOut_tehb2_outs_ins_fork3
   + elasIn_fork3_outs_1_index_mux1 >= 1
 path_combDelay: - dataPathOut_source0_outs_ctrl_constant1
   + dataPathIn_constant1_outs_ins_extsi10 >= 0
 elastic_unitTime: - elasOut_source0_outs_ctrl_constant1
   + elasIn_constant1_outs_ins_extsi10 >= 1
 path_combDelay: - dataPathOut_constant1_outs_ins_extsi10
   + dataPathIn_extsi10_outs_lhs_subi1 >= 0
 elastic_unitTime: - elasOut_constant1_outs_ins_extsi10
   + elasIn_extsi10_outs_lhs_subi1 >= 1
 path_combDelay: - dataPathOut_source1_outs_ctrl_constant4
   + dataPathIn_constant4_outs_ins_extsi11 >= 0
 elastic_unitTime: - elasOut_source1_outs_ctrl_constant4
   + elasIn_constant4_outs_ins_extsi11 >= 1
 path_combDelay: - dataPathOut_constant4_outs_ins_extsi11
   + dataPathIn_extsi11_outs_rhs_cmpi1 >= 0
 elastic_unitTime: - elasOut_constant4_outs_ins_extsi11
   + elasIn_extsi11_outs_rhs_cmpi1 >= 1
 path_combDelay: - dataPathOut_source2_outs_ctrl_constant8
   + dataPathIn_constant8_outs_ins_extsi12 >= 0
 elastic_unitTime: - elasOut_source2_outs_ctrl_constant8
   + elasIn_constant8_outs_ins_extsi12 >= 1
 path_combDelay: - dataPathOut_constant8_outs_ins_extsi12
   + dataPathIn_extsi12_outs_rhs_addi1 >= 0
 elastic_unitTime: - elasOut_constant8_outs_ins_extsi12
   + elasIn_extsi12_outs_rhs_addi1 >= 1
 path_inDelay: dataPathOut_extsi9_outs_addrIn_mc_load0 <= 6
 path_inDelay: dataPathOut_mem_controller1_ldData_0_dataFromMem_mc_load0
   <= 6
 path_outDelay: dataPathIn_mc_load0_addrOut_ldAddr_0_mem_controller1 = 0
 path_outDelay: dataPathIn_mc_load0_dataOut_lhs_muli0 = 0
 elastic_unitTime: - elasOut_extsi9_outs_addrIn_mc_load0
   + elasIn_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 1
 elastic_unitTime: - elasOut_extsi9_outs_addrIn_mc_load0
   + elasIn_mc_load0_dataOut_lhs_muli0 >= 1
 elastic_unitTime: - elasOut_mem_controller1_ldData_0_dataFromMem_mc_load0
   + elasIn_mc_load0_addrOut_ldAddr_0_mem_controller1 >= 1
 elastic_unitTime: - elasOut_mem_controller1_ldData_0_dataFromMem_mc_load0
   + elasIn_mc_load0_dataOut_lhs_muli0 >= 1
 path_combDelay: - dataPathOut_extsi10_outs_lhs_subi1
   + dataPathIn_subi1_result_ins_extsi13 >= 0
 path_combDelay: - dataPathOut_extsi8_outs_rhs_subi1
   + dataPathIn_subi1_result_ins_extsi13 >= 0
 elastic_unitTime: - elasOut_extsi10_outs_lhs_subi1
   + elasIn_subi1_result_ins_extsi13 >= 1
 elastic_unitTime: - elasOut_extsi8_outs_rhs_subi1
   + elasIn_subi1_result_ins_extsi13 >= 1
 path_combDelay: - dataPathOut_subi1_result_ins_extsi13
   + dataPathIn_extsi13_outs_addrIn_mc_load1 >= 0
 elastic_unitTime: - elasOut_subi1_result_ins_extsi13
   + elasIn_extsi13_outs_addrIn_mc_load1 >= 1
 path_inDelay: dataPathOut_extsi13_outs_addrIn_mc_load1 <= 6
 path_inDelay: dataPathOut_mem_controller0_ldData_0_dataFromMem_mc_load1
   <= 6
 path_outDelay: dataPathIn_mc_load1_addrOut_ldAddr_0_mem_controller0 = 0
 path_outDelay: dataPathIn_mc_load1_dataOut_rhs_muli0 = 0
 elastic_unitTime: - elasOut_extsi13_outs_addrIn_mc_load1
   + elasIn_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 1
 elastic_unitTime: - elasOut_extsi13_outs_addrIn_mc_load1
   + elasIn_mc_load1_dataOut_rhs_muli0 >= 1
 elastic_unitTime: - elasOut_mem_controller0_ldData_0_dataFromMem_mc_load1
   + elasIn_mc_load1_addrOut_ldAddr_0_mem_controller0 >= 1
 elastic_unitTime: - elasOut_mem_controller0_ldData_0_dataFromMem_mc_load1
   + elasIn_mc_load1_dataOut_rhs_muli0 >= 1
 path_combDelay: - dataPathOut_mc_load0_dataOut_lhs_muli0
   + dataPathIn_muli0_result_rhs_addi0 >= 0
 path_combDelay: - dataPathOut_mc_load1_dataOut_rhs_muli0
   + dataPathIn_muli0_result_rhs_addi0 >= 0
 elastic_unitTime: - elasOut_mc_load0_dataOut_lhs_muli0
   + elasIn_muli0_result_rhs_addi0 >= 1
 elastic_unitTime: - elasOut_mc_load1_dataOut_rhs_muli0
   + elasIn_muli0_result_rhs_addi0 >= 1
 path_combDelay: - dataPathOut_mux1_outs_ins_tehb0
   + dataPathIn_tehb0_outs_lhs_addi0 >= 0
 elastic_unitTime: - elasOut_mux1_outs_ins_tehb0
   + elasIn_tehb0_outs_lhs_addi0 >= 1
 path_combDelay: - dataPathOut_tehb0_outs_lhs_addi0
   + dataPathIn_addi0_result_ins_oehb2 >= 0
 path_combDelay: - dataPathOut_muli0_result_rhs_addi0
   + dataPathIn_addi0_result_ins_oehb2 >= 0
 elastic_unitTime: - elasOut_tehb0_outs_lhs_addi0
   + elasIn_addi0_result_ins_oehb2 >= 1
 elastic_unitTime: - elasOut_muli0_result_rhs_addi0
   + elasIn_addi0_result_ins_oehb2 >= 1
 path_combDelay: - dataPathOut_extsi7_outs_lhs_addi1
   + dataPathIn_addi1_result_ins_oehb3 >= 0
 path_combDelay: - dataPathOut_extsi12_outs_rhs_addi1
   + dataPathIn_addi1_result_ins_oehb3 >= 0
 elastic_unitTime: - elasOut_extsi7_outs_lhs_addi1
   + elasIn_addi1_result_ins_oehb3 >= 1
 elastic_unitTime: - elasOut_extsi12_outs_rhs_addi1
   + elasIn_addi1_result_ins_oehb3 >= 1
 path_combDelay: - dataPathOut_addi1_result_ins_oehb3
   + dataPathIn_oehb3_outs_ins_fork4 >= 0
 elastic_unitTime: - elasOut_addi1_result_ins_oehb3
   + elasIn_oehb3_outs_ins_fork4 >= 1
 path_combDelay: - dataPathOut_oehb3_outs_ins_fork4
   + dataPathIn_fork4_outs_0_ins_trunci0 >= 0
 path_combDelay: - dataPathOut_oehb3_outs_ins_fork4
   + dataPathIn_fork4_outs_1_lhs_cmpi1 >= 0
 elastic_unitTime: - elasOut_oehb3_outs_ins_fork4
   + elasIn_fork4_outs_0_ins_trunci0 >= 1
 elastic_unitTime: - elasOut_oehb3_outs_ins_fork4
   + elasIn_fork4_outs_1_lhs_cmpi1 >= 1
 path_combDelay: - dataPathOut_fork4_outs_0_ins_trunci0
   + dataPathIn_trunci0_outs_data_cond_br0 >= 0
 elastic_unitTime: - elasOut_fork4_outs_0_ins_trunci0
   + elasIn_trunci0_outs_data_cond_br0 >= 1
 path_combDelay: - dataPathOut_fork4_outs_1_lhs_cmpi1
   + dataPathIn_cmpi1_result_ins_fork5 >= 0
 path_combDelay: - dataPathOut_extsi11_outs_rhs_cmpi1
   + dataPathIn_cmpi1_result_ins_fork5 >= 0
 elastic_unitTime: - elasOut_fork4_outs_1_lhs_cmpi1
   + elasIn_cmpi1_result_ins_fork5 >= 1
 elastic_unitTime: - elasOut_extsi11_outs_rhs_cmpi1
   + elasIn_cmpi1_result_ins_fork5 >= 1
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork5
   + dataPathIn_fork5_outs_0_condition_cond_br0 >= 0
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork5
   + dataPathIn_fork5_outs_1_ins_tehb3 >= 0
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork5
   + dataPathIn_fork5_outs_2_condition_cond_br3 >= 0
 elastic_unitTime: - elasOut_cmpi1_result_ins_fork5
   + elasIn_fork5_outs_0_condition_cond_br0 >= 1
 elastic_unitTime: - elasOut_cmpi1_result_ins_fork5
   + elasIn_fork5_outs_1_ins_tehb3 >= 1
 elastic_unitTime: - elasOut_cmpi1_result_ins_fork5
   + elasIn_fork5_outs_2_condition_cond_br3 >= 1
 path_combDelay: - dataPathOut_fork5_outs_0_condition_cond_br0
   + dataPathIn_cond_br0_trueOut_ins_oehb4 >= 0
 path_combDelay: - dataPathOut_fork5_outs_0_condition_cond_br0
   + dataPathIn_cond_br0_falseOut_ins_sink0 >= 0
 path_combDelay: - dataPathOut_trunci0_outs_data_cond_br0
   + dataPathIn_cond_br0_trueOut_ins_oehb4 >= 0
 path_combDelay: - dataPathOut_trunci0_outs_data_cond_br0
   + dataPathIn_cond_br0_falseOut_ins_sink0 >= 0
 elastic_unitTime: - elasOut_fork5_outs_0_condition_cond_br0
   + elasIn_cond_br0_trueOut_ins_oehb4 >= 1
 elastic_unitTime: - elasOut_fork5_outs_0_condition_cond_br0
   + elasIn_cond_br0_falseOut_ins_sink0 >= 1
 elastic_unitTime: - elasOut_trunci0_outs_data_cond_br0
   + elasIn_cond_br0_trueOut_ins_oehb4 >= 1
 elastic_unitTime: - elasOut_trunci0_outs_data_cond_br0
   + elasIn_cond_br0_falseOut_ins_sink0 >= 1
 path_combDelay: - dataPathOut_addi0_result_ins_oehb2
   + dataPathIn_oehb2_outs_data_cond_br2 >= 0
 elastic_unitTime: - elasOut_addi0_result_ins_oehb2
   + elasIn_oehb2_outs_data_cond_br2 >= 1
 path_combDelay: - dataPathOut_fork5_outs_1_ins_tehb3
   + dataPathIn_tehb3_outs_condition_cond_br2 >= 0
 elastic_unitTime: - elasOut_fork5_outs_1_ins_tehb3
   + elasIn_tehb3_outs_condition_cond_br2 >= 1
 path_combDelay: - dataPathOut_tehb3_outs_condition_cond_br2
   + dataPathIn_cond_br2_trueOut_ins_1_mux1 >= 0
 path_combDelay: - dataPathOut_tehb3_outs_condition_cond_br2
   + dataPathIn_cond_br2_falseOut_ins_0_return1 >= 0
 path_combDelay: - dataPathOut_oehb2_outs_data_cond_br2
   + dataPathIn_cond_br2_trueOut_ins_1_mux1 >= 0
 path_combDelay: - dataPathOut_oehb2_outs_data_cond_br2
   + dataPathIn_cond_br2_falseOut_ins_0_return1 >= 0
 elastic_unitTime: - elasOut_tehb3_outs_condition_cond_br2
   + elasIn_cond_br2_trueOut_ins_1_mux1 >= 1
 elastic_unitTime: - elasOut_tehb3_outs_condition_cond_br2
   + elasIn_cond_br2_falseOut_ins_0_return1 >= 1
 elastic_unitTime: - elasOut_oehb2_outs_data_cond_br2
   + elasIn_cond_br2_trueOut_ins_1_mux1 >= 1
 elastic_unitTime: - elasOut_oehb2_outs_data_cond_br2
   + elasIn_cond_br2_falseOut_ins_0_return1 >= 1
 path_combDelay: - dataPathOut_control_merge0_outs_ins_oehb0
   + dataPathIn_oehb0_outs_ins_tehb1 >= 0
 elastic_unitTime: - elasOut_control_merge0_outs_ins_oehb0
   + elasIn_oehb0_outs_ins_tehb1 >= 1
 path_combDelay: - dataPathOut_oehb0_outs_ins_tehb1
   + dataPathIn_tehb1_outs_data_cond_br3 >= 0
 elastic_unitTime: - elasOut_oehb0_outs_ins_tehb1
   + elasIn_tehb1_outs_data_cond_br3 >= 1
 path_combDelay: - dataPathOut_fork5_outs_2_condition_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_1_control_merge0 >= 0
 path_combDelay: - dataPathOut_fork5_outs_2_condition_cond_br3
   + dataPathIn_cond_br3_falseOut_ins_sink1 >= 0
 path_combDelay: - dataPathOut_tehb1_outs_data_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_1_control_merge0 >= 0
 path_combDelay: - dataPathOut_tehb1_outs_data_cond_br3
   + dataPathIn_cond_br3_falseOut_ins_sink1 >= 0
 elastic_unitTime: - elasOut_fork5_outs_2_condition_cond_br3
   + elasIn_cond_br3_trueOut_ins_1_control_merge0 >= 1
 elastic_unitTime: - elasOut_fork5_outs_2_condition_cond_br3
   + elasIn_cond_br3_falseOut_ins_sink1 >= 1
 elastic_unitTime: - elasOut_tehb1_outs_data_cond_br3
   + elasIn_cond_br3_trueOut_ins_1_control_merge0 >= 1
 elastic_unitTime: - elasOut_tehb1_outs_data_cond_br3
   + elasIn_cond_br3_falseOut_ins_sink1 >= 1
 path_combDelay: - dataPathOut_cond_br2_falseOut_ins_0_return1
   + dataPathIn_return1_outs_0_ins_0_end0 >= 1.412
 elastic_unitTime: - elasOut_cond_br2_falseOut_ins_0_return1
   + elasIn_return1_outs_0_ins_0_end0 >= 1
 throughput_channelRetiming: cfdfc0_retIn_oehb4 - cfdfc0_retIn_tehb4
   + cfdfc0_throughput_oehb4_outs_ins_tehb4 = 0
 throughput_channel: - bufNumSlots_oehb4_outs_ins_tehb4
   + cfdfc0_throughput_oehb4_outs_ins_tehb4 <= 0
 throughput_cfdfc: dataBufPresent_oehb4_outs_ins_tehb4
   - cfdfc0_throughput_oehb4_outs_ins_tehb4 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_oehb4_outs_ins_tehb4
   - bufNumSlots_oehb4_outs_ins_tehb4
   + cfdfc0_throughput_oehb4_outs_ins_tehb4 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_tehb4 - cfdfc0_retIn_mux2
   + cfdfc0_throughput_tehb4_outs_ins_1_mux2 = 0
 throughput_channel: - bufNumSlots_tehb4_outs_ins_1_mux2
   + cfdfc0_throughput_tehb4_outs_ins_1_mux2 <= 0
 throughput_cfdfc: dataBufPresent_tehb4_outs_ins_1_mux2
   - cfdfc0_throughput_tehb4_outs_ins_1_mux2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_tehb4_outs_ins_1_mux2
   - bufNumSlots_tehb4_outs_ins_1_mux2
   + cfdfc0_throughput_tehb4_outs_ins_1_mux2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_mux2 - cfdfc0_retIn_fork2
   + cfdfc0_throughput_mux2_outs_ins_fork2 = 0
 throughput_channel: - bufNumSlots_mux2_outs_ins_fork2
   + cfdfc0_throughput_mux2_outs_ins_fork2 <= 0
 throughput_cfdfc: dataBufPresent_mux2_outs_ins_fork2
   - cfdfc0_throughput_mux2_outs_ins_fork2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_mux2_outs_ins_fork2
   - bufNumSlots_mux2_outs_ins_fork2
   + cfdfc0_throughput_mux2_outs_ins_fork2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_extsi7
   + cfdfc0_throughput_fork2_outs_0_ins_extsi7 = 0
 throughput_channel: - bufNumSlots_fork2_outs_0_ins_extsi7
   + cfdfc0_throughput_fork2_outs_0_ins_extsi7 <= 0
 throughput_cfdfc: dataBufPresent_fork2_outs_0_ins_extsi7
   - cfdfc0_throughput_fork2_outs_0_ins_extsi7 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork2_outs_0_ins_extsi7
   - bufNumSlots_fork2_outs_0_ins_extsi7
   + cfdfc0_throughput_fork2_outs_0_ins_extsi7 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_extsi8
   + cfdfc0_throughput_fork2_outs_1_ins_extsi8 = 0
 throughput_channel: - bufNumSlots_fork2_outs_1_ins_extsi8
   + cfdfc0_throughput_fork2_outs_1_ins_extsi8 <= 0
 throughput_cfdfc: dataBufPresent_fork2_outs_1_ins_extsi8
   - cfdfc0_throughput_fork2_outs_1_ins_extsi8 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork2_outs_1_ins_extsi8
   - bufNumSlots_fork2_outs_1_ins_extsi8
   + cfdfc0_throughput_fork2_outs_1_ins_extsi8 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_extsi9
   + cfdfc0_throughput_fork2_outs_2_ins_extsi9 = 0
 throughput_channel: - bufNumSlots_fork2_outs_2_ins_extsi9
   + cfdfc0_throughput_fork2_outs_2_ins_extsi9 <= 0
 throughput_cfdfc: dataBufPresent_fork2_outs_2_ins_extsi9
   - cfdfc0_throughput_fork2_outs_2_ins_extsi9 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork2_outs_2_ins_extsi9
   - bufNumSlots_fork2_outs_2_ins_extsi9
   + cfdfc0_throughput_fork2_outs_2_ins_extsi9 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi7 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_extsi7_outs_lhs_addi1 = 0
 throughput_channel: - bufNumSlots_extsi7_outs_lhs_addi1
   + cfdfc0_throughput_extsi7_outs_lhs_addi1 <= 0
 throughput_cfdfc: dataBufPresent_extsi7_outs_lhs_addi1
   - cfdfc0_throughput_extsi7_outs_lhs_addi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_extsi7_outs_lhs_addi1
   - bufNumSlots_extsi7_outs_lhs_addi1
   + cfdfc0_throughput_extsi7_outs_lhs_addi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi8 - cfdfc0_retIn_subi1
   + cfdfc0_throughput_extsi8_outs_rhs_subi1 = 0
 throughput_channel: - bufNumSlots_extsi8_outs_rhs_subi1
   + cfdfc0_throughput_extsi8_outs_rhs_subi1 <= 0
 throughput_cfdfc: dataBufPresent_extsi8_outs_rhs_subi1
   - cfdfc0_throughput_extsi8_outs_rhs_subi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_extsi8_outs_rhs_subi1
   - bufNumSlots_extsi8_outs_rhs_subi1
   + cfdfc0_throughput_extsi8_outs_rhs_subi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi9 - cfdfc0_retIn_mc_load0
   + cfdfc0_throughput_extsi9_outs_addrIn_mc_load0 = 0
 throughput_channel: - bufNumSlots_extsi9_outs_addrIn_mc_load0
   + cfdfc0_throughput_extsi9_outs_addrIn_mc_load0 <= 0
 throughput_cfdfc: dataBufPresent_extsi9_outs_addrIn_mc_load0
   - cfdfc0_throughput_extsi9_outs_addrIn_mc_load0 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_extsi9_outs_addrIn_mc_load0
   - bufNumSlots_extsi9_outs_addrIn_mc_load0
   + cfdfc0_throughput_extsi9_outs_addrIn_mc_load0 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_mux1 - cfdfc0_retIn_tehb0
   + cfdfc0_throughput_mux1_outs_ins_tehb0 = 0
 throughput_channel: - bufNumSlots_mux1_outs_ins_tehb0
   + cfdfc0_throughput_mux1_outs_ins_tehb0 <= 0
 throughput_cfdfc: dataBufPresent_mux1_outs_ins_tehb0
   - cfdfc0_throughput_mux1_outs_ins_tehb0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_mux1_outs_ins_tehb0
   - bufNumSlots_mux1_outs_ins_tehb0
   + cfdfc0_throughput_mux1_outs_ins_tehb0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_control_merge0
   - cfdfc0_retIn_oehb0 + cfdfc0_throughput_control_merge0_outs_ins_oehb0
   = 0
 throughput_channel: - bufNumSlots_control_merge0_outs_ins_oehb0
   + cfdfc0_throughput_control_merge0_outs_ins_oehb0 <= 0
 throughput_cfdfc: dataBufPresent_control_merge0_outs_ins_oehb0
   - cfdfc0_throughput_control_merge0_outs_ins_oehb0 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_control_merge0_outs_ins_oehb0
   - bufNumSlots_control_merge0_outs_ins_oehb0
   + cfdfc0_throughput_control_merge0_outs_ins_oehb0 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_control_merge0
   - cfdfc0_retIn_oehb1 + cfdfc0_throughput_control_merge0_index_ins_oehb1
   = 0
 throughput_channel: - bufNumSlots_control_merge0_index_ins_oehb1
   + cfdfc0_throughput_control_merge0_index_ins_oehb1 <= 0
 throughput_cfdfc: dataBufPresent_control_merge0_index_ins_oehb1
   - cfdfc0_throughput_control_merge0_index_ins_oehb1 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_control_merge0_index_ins_oehb1
   - bufNumSlots_control_merge0_index_ins_oehb1
   + cfdfc0_throughput_control_merge0_index_ins_oehb1 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_oehb1 - cfdfc0_retIn_tehb2
   + cfdfc0_throughput_oehb1_outs_ins_tehb2 = 0
 throughput_channel: - bufNumSlots_oehb1_outs_ins_tehb2
   + cfdfc0_throughput_oehb1_outs_ins_tehb2 <= 0
 throughput_cfdfc: dataBufPresent_oehb1_outs_ins_tehb2
   - cfdfc0_throughput_oehb1_outs_ins_tehb2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_oehb1_outs_ins_tehb2
   - bufNumSlots_oehb1_outs_ins_tehb2
   + cfdfc0_throughput_oehb1_outs_ins_tehb2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_tehb2 - cfdfc0_retIn_fork3
   + cfdfc0_throughput_tehb2_outs_ins_fork3 = 0
 throughput_channel: - bufNumSlots_tehb2_outs_ins_fork3
   + cfdfc0_throughput_tehb2_outs_ins_fork3 <= 0
 throughput_cfdfc: dataBufPresent_tehb2_outs_ins_fork3
   - cfdfc0_throughput_tehb2_outs_ins_fork3 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_tehb2_outs_ins_fork3
   - bufNumSlots_tehb2_outs_ins_fork3
   + cfdfc0_throughput_tehb2_outs_ins_fork3 + cfdfc0_throughput <= 1
 throughput_channelRetiming: - cfdfc0_retIn_mux2 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_0_index_mux2 = 0
 throughput_channel: - bufNumSlots_fork3_outs_0_index_mux2
   + cfdfc0_throughput_fork3_outs_0_index_mux2 <= 0
 throughput_cfdfc: dataBufPresent_fork3_outs_0_index_mux2
   - cfdfc0_throughput_fork3_outs_0_index_mux2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork3_outs_0_index_mux2
   - bufNumSlots_fork3_outs_0_index_mux2
   + cfdfc0_throughput_fork3_outs_0_index_mux2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: - cfdfc0_retIn_mux1 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_1_index_mux1 = 0
 throughput_channel: - bufNumSlots_fork3_outs_1_index_mux1
   + cfdfc0_throughput_fork3_outs_1_index_mux1 <= 0
 throughput_cfdfc: dataBufPresent_fork3_outs_1_index_mux1
   - cfdfc0_throughput_fork3_outs_1_index_mux1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork3_outs_1_index_mux1
   - bufNumSlots_fork3_outs_1_index_mux1
   + cfdfc0_throughput_fork3_outs_1_index_mux1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_source0 - cfdfc0_retIn_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 = 0
 throughput_channel: - bufNumSlots_source0_outs_ctrl_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 <= 0
 throughput_cfdfc: dataBufPresent_source0_outs_ctrl_constant1
   - cfdfc0_throughput_source0_outs_ctrl_constant1 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_source0_outs_ctrl_constant1
   - bufNumSlots_source0_outs_ctrl_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_constant1 - cfdfc0_retIn_extsi10
   + cfdfc0_throughput_constant1_outs_ins_extsi10 = 0
 throughput_channel: - bufNumSlots_constant1_outs_ins_extsi10
   + cfdfc0_throughput_constant1_outs_ins_extsi10 <= 0
 throughput_cfdfc: dataBufPresent_constant1_outs_ins_extsi10
   - cfdfc0_throughput_constant1_outs_ins_extsi10 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_constant1_outs_ins_extsi10
   - bufNumSlots_constant1_outs_ins_extsi10
   + cfdfc0_throughput_constant1_outs_ins_extsi10 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi10 - cfdfc0_retIn_subi1
   + cfdfc0_throughput_extsi10_outs_lhs_subi1 = 0
 throughput_channel: - bufNumSlots_extsi10_outs_lhs_subi1
   + cfdfc0_throughput_extsi10_outs_lhs_subi1 <= 0
 throughput_cfdfc: dataBufPresent_extsi10_outs_lhs_subi1
   - cfdfc0_throughput_extsi10_outs_lhs_subi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_extsi10_outs_lhs_subi1
   - bufNumSlots_extsi10_outs_lhs_subi1
   + cfdfc0_throughput_extsi10_outs_lhs_subi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_source1 - cfdfc0_retIn_constant4
   + cfdfc0_throughput_source1_outs_ctrl_constant4 = 0
 throughput_channel: - bufNumSlots_source1_outs_ctrl_constant4
   + cfdfc0_throughput_source1_outs_ctrl_constant4 <= 0
 throughput_cfdfc: dataBufPresent_source1_outs_ctrl_constant4
   - cfdfc0_throughput_source1_outs_ctrl_constant4 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_source1_outs_ctrl_constant4
   - bufNumSlots_source1_outs_ctrl_constant4
   + cfdfc0_throughput_source1_outs_ctrl_constant4 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_constant4 - cfdfc0_retIn_extsi11
   + cfdfc0_throughput_constant4_outs_ins_extsi11 = 0
 throughput_channel: - bufNumSlots_constant4_outs_ins_extsi11
   + cfdfc0_throughput_constant4_outs_ins_extsi11 <= 0
 throughput_cfdfc: dataBufPresent_constant4_outs_ins_extsi11
   - cfdfc0_throughput_constant4_outs_ins_extsi11 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_constant4_outs_ins_extsi11
   - bufNumSlots_constant4_outs_ins_extsi11
   + cfdfc0_throughput_constant4_outs_ins_extsi11 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi11 - cfdfc0_retIn_cmpi1
   + cfdfc0_throughput_extsi11_outs_rhs_cmpi1 = 0
 throughput_channel: - bufNumSlots_extsi11_outs_rhs_cmpi1
   + cfdfc0_throughput_extsi11_outs_rhs_cmpi1 <= 0
 throughput_cfdfc: dataBufPresent_extsi11_outs_rhs_cmpi1
   - cfdfc0_throughput_extsi11_outs_rhs_cmpi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_extsi11_outs_rhs_cmpi1
   - bufNumSlots_extsi11_outs_rhs_cmpi1
   + cfdfc0_throughput_extsi11_outs_rhs_cmpi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_source2 - cfdfc0_retIn_constant8
   + cfdfc0_throughput_source2_outs_ctrl_constant8 = 0
 throughput_channel: - bufNumSlots_source2_outs_ctrl_constant8
   + cfdfc0_throughput_source2_outs_ctrl_constant8 <= 0
 throughput_cfdfc: dataBufPresent_source2_outs_ctrl_constant8
   - cfdfc0_throughput_source2_outs_ctrl_constant8 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_source2_outs_ctrl_constant8
   - bufNumSlots_source2_outs_ctrl_constant8
   + cfdfc0_throughput_source2_outs_ctrl_constant8 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_constant8 - cfdfc0_retIn_extsi12
   + cfdfc0_throughput_constant8_outs_ins_extsi12 = 0
 throughput_channel: - bufNumSlots_constant8_outs_ins_extsi12
   + cfdfc0_throughput_constant8_outs_ins_extsi12 <= 0
 throughput_cfdfc: dataBufPresent_constant8_outs_ins_extsi12
   - cfdfc0_throughput_constant8_outs_ins_extsi12 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_constant8_outs_ins_extsi12
   - bufNumSlots_constant8_outs_ins_extsi12
   + cfdfc0_throughput_constant8_outs_ins_extsi12 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi12 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_extsi12_outs_rhs_addi1 = 0
 throughput_channel: - bufNumSlots_extsi12_outs_rhs_addi1
   + cfdfc0_throughput_extsi12_outs_rhs_addi1 <= 0
 throughput_cfdfc: dataBufPresent_extsi12_outs_rhs_addi1
   - cfdfc0_throughput_extsi12_outs_rhs_addi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_extsi12_outs_rhs_addi1
   - bufNumSlots_extsi12_outs_rhs_addi1
   + cfdfc0_throughput_extsi12_outs_rhs_addi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retOut_mc_load0 - cfdfc0_retIn_muli0
   + cfdfc0_throughput_mc_load0_dataOut_lhs_muli0 = 0
 throughput_channel: - bufNumSlots_mc_load0_dataOut_lhs_muli0
   + cfdfc0_throughput_mc_load0_dataOut_lhs_muli0 <= 0
 throughput_cfdfc: dataBufPresent_mc_load0_dataOut_lhs_muli0
   - cfdfc0_throughput_mc_load0_dataOut_lhs_muli0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_mc_load0_dataOut_lhs_muli0
   - bufNumSlots_mc_load0_dataOut_lhs_muli0
   + cfdfc0_throughput_mc_load0_dataOut_lhs_muli0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_subi1 - cfdfc0_retIn_extsi13
   + cfdfc0_throughput_subi1_result_ins_extsi13 = 0
 throughput_channel: - bufNumSlots_subi1_result_ins_extsi13
   + cfdfc0_throughput_subi1_result_ins_extsi13 <= 0
 throughput_cfdfc: dataBufPresent_subi1_result_ins_extsi13
   - cfdfc0_throughput_subi1_result_ins_extsi13 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_subi1_result_ins_extsi13
   - bufNumSlots_subi1_result_ins_extsi13
   + cfdfc0_throughput_subi1_result_ins_extsi13 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_extsi13 - cfdfc0_retIn_mc_load1
   + cfdfc0_throughput_extsi13_outs_addrIn_mc_load1 = 0
 throughput_channel: - bufNumSlots_extsi13_outs_addrIn_mc_load1
   + cfdfc0_throughput_extsi13_outs_addrIn_mc_load1 <= 0
 throughput_cfdfc: dataBufPresent_extsi13_outs_addrIn_mc_load1
   - cfdfc0_throughput_extsi13_outs_addrIn_mc_load1 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_extsi13_outs_addrIn_mc_load1
   - bufNumSlots_extsi13_outs_addrIn_mc_load1
   + cfdfc0_throughput_extsi13_outs_addrIn_mc_load1 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retOut_mc_load1 - cfdfc0_retIn_muli0
   + cfdfc0_throughput_mc_load1_dataOut_rhs_muli0 = 0
 throughput_channel: - bufNumSlots_mc_load1_dataOut_rhs_muli0
   + cfdfc0_throughput_mc_load1_dataOut_rhs_muli0 <= 0
 throughput_cfdfc: dataBufPresent_mc_load1_dataOut_rhs_muli0
   - cfdfc0_throughput_mc_load1_dataOut_rhs_muli0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_mc_load1_dataOut_rhs_muli0
   - bufNumSlots_mc_load1_dataOut_rhs_muli0
   + cfdfc0_throughput_mc_load1_dataOut_rhs_muli0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_muli0 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_muli0_result_rhs_addi0 = 0
 throughput_channel: - bufNumSlots_muli0_result_rhs_addi0
   + cfdfc0_throughput_muli0_result_rhs_addi0 <= 0
 throughput_cfdfc: dataBufPresent_muli0_result_rhs_addi0
   - cfdfc0_throughput_muli0_result_rhs_addi0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_muli0_result_rhs_addi0
   - bufNumSlots_muli0_result_rhs_addi0
   + cfdfc0_throughput_muli0_result_rhs_addi0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_tehb0 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_tehb0_outs_lhs_addi0 = 0
 throughput_channel: - bufNumSlots_tehb0_outs_lhs_addi0
   + cfdfc0_throughput_tehb0_outs_lhs_addi0 <= 0
 throughput_cfdfc: dataBufPresent_tehb0_outs_lhs_addi0
   - cfdfc0_throughput_tehb0_outs_lhs_addi0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_tehb0_outs_lhs_addi0
   - bufNumSlots_tehb0_outs_lhs_addi0
   + cfdfc0_throughput_tehb0_outs_lhs_addi0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_addi0 - cfdfc0_retIn_oehb2
   + cfdfc0_throughput_addi0_result_ins_oehb2 = 0
 throughput_channel: - bufNumSlots_addi0_result_ins_oehb2
   + cfdfc0_throughput_addi0_result_ins_oehb2 <= 0
 throughput_cfdfc: dataBufPresent_addi0_result_ins_oehb2
   - cfdfc0_throughput_addi0_result_ins_oehb2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_addi0_result_ins_oehb2
   - bufNumSlots_addi0_result_ins_oehb2
   + cfdfc0_throughput_addi0_result_ins_oehb2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_addi1 - cfdfc0_retIn_oehb3
   + cfdfc0_throughput_addi1_result_ins_oehb3 = 0
 throughput_channel: - bufNumSlots_addi1_result_ins_oehb3
   + cfdfc0_throughput_addi1_result_ins_oehb3 <= 0
 throughput_cfdfc: dataBufPresent_addi1_result_ins_oehb3
   - cfdfc0_throughput_addi1_result_ins_oehb3 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_addi1_result_ins_oehb3
   - bufNumSlots_addi1_result_ins_oehb3
   + cfdfc0_throughput_addi1_result_ins_oehb3 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_oehb3 - cfdfc0_retIn_fork4
   + cfdfc0_throughput_oehb3_outs_ins_fork4 = 0
 throughput_channel: - bufNumSlots_oehb3_outs_ins_fork4
   + cfdfc0_throughput_oehb3_outs_ins_fork4 <= 0
 throughput_cfdfc: dataBufPresent_oehb3_outs_ins_fork4
   - cfdfc0_throughput_oehb3_outs_ins_fork4 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_oehb3_outs_ins_fork4
   - bufNumSlots_oehb3_outs_ins_fork4
   + cfdfc0_throughput_oehb3_outs_ins_fork4 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork4 - cfdfc0_retIn_trunci0
   + cfdfc0_throughput_fork4_outs_0_ins_trunci0 = 0
 throughput_channel: - bufNumSlots_fork4_outs_0_ins_trunci0
   + cfdfc0_throughput_fork4_outs_0_ins_trunci0 <= 0
 throughput_cfdfc: dataBufPresent_fork4_outs_0_ins_trunci0
   - cfdfc0_throughput_fork4_outs_0_ins_trunci0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork4_outs_0_ins_trunci0
   - bufNumSlots_fork4_outs_0_ins_trunci0
   + cfdfc0_throughput_fork4_outs_0_ins_trunci0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork4 - cfdfc0_retIn_cmpi1
   + cfdfc0_throughput_fork4_outs_1_lhs_cmpi1 = 0
 throughput_channel: - bufNumSlots_fork4_outs_1_lhs_cmpi1
   + cfdfc0_throughput_fork4_outs_1_lhs_cmpi1 <= 0
 throughput_cfdfc: dataBufPresent_fork4_outs_1_lhs_cmpi1
   - cfdfc0_throughput_fork4_outs_1_lhs_cmpi1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork4_outs_1_lhs_cmpi1
   - bufNumSlots_fork4_outs_1_lhs_cmpi1
   + cfdfc0_throughput_fork4_outs_1_lhs_cmpi1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_trunci0 - cfdfc0_retIn_cond_br0
   + cfdfc0_throughput_trunci0_outs_data_cond_br0 = 0
 throughput_channel: - bufNumSlots_trunci0_outs_data_cond_br0
   + cfdfc0_throughput_trunci0_outs_data_cond_br0 <= 0
 throughput_cfdfc: dataBufPresent_trunci0_outs_data_cond_br0
   - cfdfc0_throughput_trunci0_outs_data_cond_br0 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_trunci0_outs_data_cond_br0
   - bufNumSlots_trunci0_outs_data_cond_br0
   + cfdfc0_throughput_trunci0_outs_data_cond_br0 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_cmpi1 - cfdfc0_retIn_fork5
   + cfdfc0_throughput_cmpi1_result_ins_fork5 = 0
 throughput_channel: - bufNumSlots_cmpi1_result_ins_fork5
   + cfdfc0_throughput_cmpi1_result_ins_fork5 <= 0
 throughput_cfdfc: dataBufPresent_cmpi1_result_ins_fork5
   - cfdfc0_throughput_cmpi1_result_ins_fork5 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_cmpi1_result_ins_fork5
   - bufNumSlots_cmpi1_result_ins_fork5
   + cfdfc0_throughput_cmpi1_result_ins_fork5 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork5 - cfdfc0_retIn_cond_br0
   + cfdfc0_throughput_fork5_outs_0_condition_cond_br0 = 0
 throughput_channel: - bufNumSlots_fork5_outs_0_condition_cond_br0
   + cfdfc0_throughput_fork5_outs_0_condition_cond_br0 <= 0
 throughput_cfdfc: dataBufPresent_fork5_outs_0_condition_cond_br0
   - cfdfc0_throughput_fork5_outs_0_condition_cond_br0 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_fork5_outs_0_condition_cond_br0
   - bufNumSlots_fork5_outs_0_condition_cond_br0
   + cfdfc0_throughput_fork5_outs_0_condition_cond_br0 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork5 - cfdfc0_retIn_tehb3
   + cfdfc0_throughput_fork5_outs_1_ins_tehb3 = 0
 throughput_channel: - bufNumSlots_fork5_outs_1_ins_tehb3
   + cfdfc0_throughput_fork5_outs_1_ins_tehb3 <= 0
 throughput_cfdfc: dataBufPresent_fork5_outs_1_ins_tehb3
   - cfdfc0_throughput_fork5_outs_1_ins_tehb3 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_fork5_outs_1_ins_tehb3
   - bufNumSlots_fork5_outs_1_ins_tehb3
   + cfdfc0_throughput_fork5_outs_1_ins_tehb3 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_fork5 - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_fork5_outs_2_condition_cond_br3 = 0
 throughput_channel: - bufNumSlots_fork5_outs_2_condition_cond_br3
   + cfdfc0_throughput_fork5_outs_2_condition_cond_br3 <= 0
 throughput_cfdfc: dataBufPresent_fork5_outs_2_condition_cond_br3
   - cfdfc0_throughput_fork5_outs_2_condition_cond_br3 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_fork5_outs_2_condition_cond_br3
   - bufNumSlots_fork5_outs_2_condition_cond_br3
   + cfdfc0_throughput_fork5_outs_2_condition_cond_br3 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: - cfdfc0_retIn_oehb4 + cfdfc0_retIn_cond_br0
   + cfdfc0_throughput_cond_br0_trueOut_ins_oehb4 = 0
 throughput_channel: - bufNumSlots_cond_br0_trueOut_ins_oehb4
   + cfdfc0_throughput_cond_br0_trueOut_ins_oehb4 <= 0
 throughput_cfdfc: dataBufPresent_cond_br0_trueOut_ins_oehb4
   - cfdfc0_throughput_cond_br0_trueOut_ins_oehb4 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_cond_br0_trueOut_ins_oehb4
   - bufNumSlots_cond_br0_trueOut_ins_oehb4
   + cfdfc0_throughput_cond_br0_trueOut_ins_oehb4 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_oehb2 - cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_oehb2_outs_data_cond_br2 = 0
 throughput_channel: - bufNumSlots_oehb2_outs_data_cond_br2
   + cfdfc0_throughput_oehb2_outs_data_cond_br2 <= 0
 throughput_cfdfc: dataBufPresent_oehb2_outs_data_cond_br2
   - cfdfc0_throughput_oehb2_outs_data_cond_br2 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_oehb2_outs_data_cond_br2
   - bufNumSlots_oehb2_outs_data_cond_br2
   + cfdfc0_throughput_oehb2_outs_data_cond_br2 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_tehb3 - cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_tehb3_outs_condition_cond_br2 = 0
 throughput_channel: - bufNumSlots_tehb3_outs_condition_cond_br2
   + cfdfc0_throughput_tehb3_outs_condition_cond_br2 <= 0
 throughput_cfdfc: dataBufPresent_tehb3_outs_condition_cond_br2
   - cfdfc0_throughput_tehb3_outs_condition_cond_br2 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_tehb3_outs_condition_cond_br2
   - bufNumSlots_tehb3_outs_condition_cond_br2
   + cfdfc0_throughput_tehb3_outs_condition_cond_br2 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: - cfdfc0_retIn_mux1 + cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_cond_br2_trueOut_ins_1_mux1 = 1
 throughput_channel: - bufNumSlots_cond_br2_trueOut_ins_1_mux1
   + cfdfc0_throughput_cond_br2_trueOut_ins_1_mux1 <= 0
 throughput_cfdfc: dataBufPresent_cond_br2_trueOut_ins_1_mux1
   - cfdfc0_throughput_cond_br2_trueOut_ins_1_mux1 + cfdfc0_throughput
   <= 1
 throughput_combined: dataBufPresent_cond_br2_trueOut_ins_1_mux1
   - bufNumSlots_cond_br2_trueOut_ins_1_mux1
   + cfdfc0_throughput_cond_br2_trueOut_ins_1_mux1 + cfdfc0_throughput
   <= 1
 throughput_channelRetiming: cfdfc0_retIn_oehb0 - cfdfc0_retIn_tehb1
   + cfdfc0_throughput_oehb0_outs_ins_tehb1 = 0
 throughput_channel: - bufNumSlots_oehb0_outs_ins_tehb1
   + cfdfc0_throughput_oehb0_outs_ins_tehb1 <= 0
 throughput_cfdfc: dataBufPresent_oehb0_outs_ins_tehb1
   - cfdfc0_throughput_oehb0_outs_ins_tehb1 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_oehb0_outs_ins_tehb1
   - bufNumSlots_oehb0_outs_ins_tehb1
   + cfdfc0_throughput_oehb0_outs_ins_tehb1 + cfdfc0_throughput <= 1
 throughput_channelRetiming: cfdfc0_retIn_tehb1 - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_tehb1_outs_data_cond_br3 = 0
 throughput_channel: - bufNumSlots_tehb1_outs_data_cond_br3
   + cfdfc0_throughput_tehb1_outs_data_cond_br3 <= 0
 throughput_cfdfc: dataBufPresent_tehb1_outs_data_cond_br3
   - cfdfc0_throughput_tehb1_outs_data_cond_br3 + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_tehb1_outs_data_cond_br3
   - bufNumSlots_tehb1_outs_data_cond_br3
   + cfdfc0_throughput_tehb1_outs_data_cond_br3 + cfdfc0_throughput <= 1
 throughput_channelRetiming: - cfdfc0_retIn_control_merge0
   + cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_cond_br3_trueOut_ins_1_control_merge0 = 1
 throughput_channel: - bufNumSlots_cond_br3_trueOut_ins_1_control_merge0
   + cfdfc0_throughput_cond_br3_trueOut_ins_1_control_merge0 <= 0
 throughput_cfdfc: dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
   - cfdfc0_throughput_cond_br3_trueOut_ins_1_control_merge0
   + cfdfc0_throughput <= 1
 throughput_combined: dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
   - bufNumSlots_cond_br3_trueOut_ins_1_control_merge0
   + cfdfc0_throughput_cond_br3_trueOut_ins_1_control_merge0
   + cfdfc0_throughput <= 1
 through_unitRetiming: cfdfc0_retIn_mc_load0 - cfdfc0_retOut_mc_load0
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_mc_load1 - cfdfc0_retOut_mc_load1
   + cfdfc0_throughput = 0
Bounds
Binaries
 dataBufPresent_fir_di_memref_mem_controller0
 bufPresent_fir_di_memref_mem_controller0
 dataBufPresent_fir_idx_memref_mem_controller1
 bufPresent_fir_idx_memref_mem_controller1
 dataBufPresent_fir_start_ins_fork0 bufPresent_fir_start_ins_fork0
 dataBufPresent_fork0_outs_0_ctrl_constant0
 bufPresent_fork0_outs_0_ctrl_constant0
 dataBufPresent_fork0_outs_1_ins_0_control_merge0
 bufPresent_fork0_outs_1_ins_0_control_merge0
 dataBufPresent_mem_controller0_ldData_0_dataFromMem_mc_load1
 bufPresent_mem_controller0_ldData_0_dataFromMem_mc_load1
 dataBufPresent_mem_controller0_memDone_memDone_0_end0
 bufPresent_mem_controller0_memDone_memDone_0_end0
 dataBufPresent_mem_controller1_ldData_0_dataFromMem_mc_load0
 bufPresent_mem_controller1_ldData_0_dataFromMem_mc_load0
 dataBufPresent_mem_controller1_memDone_memDone_1_end0
 bufPresent_mem_controller1_memDone_memDone_1_end0
 dataBufPresent_constant0_outs_ins_fork1
 bufPresent_constant0_outs_ins_fork1 dataBufPresent_fork1_outs_0_ins_extsi5
 bufPresent_fork1_outs_0_ins_extsi5 dataBufPresent_fork1_outs_1_ins_extsi6
 bufPresent_fork1_outs_1_ins_extsi6 dataBufPresent_extsi5_outs_ins_0_mux2
 bufPresent_extsi5_outs_ins_0_mux2 dataBufPresent_extsi6_outs_ins_0_mux1
 bufPresent_extsi6_outs_ins_0_mux1 dataBufPresent_oehb4_outs_ins_tehb4
 bufPresent_oehb4_outs_ins_tehb4 dataBufPresent_tehb4_outs_ins_1_mux2
 bufPresent_tehb4_outs_ins_1_mux2 dataBufPresent_mux2_outs_ins_fork2
 bufPresent_mux2_outs_ins_fork2 dataBufPresent_fork2_outs_0_ins_extsi7
 bufPresent_fork2_outs_0_ins_extsi7 dataBufPresent_fork2_outs_1_ins_extsi8
 bufPresent_fork2_outs_1_ins_extsi8 dataBufPresent_fork2_outs_2_ins_extsi9
 bufPresent_fork2_outs_2_ins_extsi9 dataBufPresent_extsi7_outs_lhs_addi1
 bufPresent_extsi7_outs_lhs_addi1 dataBufPresent_extsi8_outs_rhs_subi1
 bufPresent_extsi8_outs_rhs_subi1
 dataBufPresent_extsi9_outs_addrIn_mc_load0
 bufPresent_extsi9_outs_addrIn_mc_load0 dataBufPresent_mux1_outs_ins_tehb0
 bufPresent_mux1_outs_ins_tehb0
 dataBufPresent_control_merge0_outs_ins_oehb0
 bufPresent_control_merge0_outs_ins_oehb0
 dataBufPresent_control_merge0_index_ins_oehb1
 bufPresent_control_merge0_index_ins_oehb1
 dataBufPresent_oehb1_outs_ins_tehb2 bufPresent_oehb1_outs_ins_tehb2
 dataBufPresent_tehb2_outs_ins_fork3 bufPresent_tehb2_outs_ins_fork3
 dataBufPresent_fork3_outs_0_index_mux2 bufPresent_fork3_outs_0_index_mux2
 dataBufPresent_fork3_outs_1_index_mux1 bufPresent_fork3_outs_1_index_mux1
 dataBufPresent_source0_outs_ctrl_constant1
 bufPresent_source0_outs_ctrl_constant1
 dataBufPresent_constant1_outs_ins_extsi10
 bufPresent_constant1_outs_ins_extsi10
 dataBufPresent_extsi10_outs_lhs_subi1 bufPresent_extsi10_outs_lhs_subi1
 dataBufPresent_source1_outs_ctrl_constant4
 bufPresent_source1_outs_ctrl_constant4
 dataBufPresent_constant4_outs_ins_extsi11
 bufPresent_constant4_outs_ins_extsi11
 dataBufPresent_extsi11_outs_rhs_cmpi1 bufPresent_extsi11_outs_rhs_cmpi1
 dataBufPresent_source2_outs_ctrl_constant8
 bufPresent_source2_outs_ctrl_constant8
 dataBufPresent_constant8_outs_ins_extsi12
 bufPresent_constant8_outs_ins_extsi12
 dataBufPresent_extsi12_outs_rhs_addi1 bufPresent_extsi12_outs_rhs_addi1
 dataBufPresent_mc_load0_addrOut_ldAddr_0_mem_controller1
 bufPresent_mc_load0_addrOut_ldAddr_0_mem_controller1
 dataBufPresent_mc_load0_dataOut_lhs_muli0
 bufPresent_mc_load0_dataOut_lhs_muli0
 dataBufPresent_subi1_result_ins_extsi13
 bufPresent_subi1_result_ins_extsi13
 dataBufPresent_extsi13_outs_addrIn_mc_load1
 bufPresent_extsi13_outs_addrIn_mc_load1
 dataBufPresent_mc_load1_addrOut_ldAddr_0_mem_controller0
 bufPresent_mc_load1_addrOut_ldAddr_0_mem_controller0
 dataBufPresent_mc_load1_dataOut_rhs_muli0
 bufPresent_mc_load1_dataOut_rhs_muli0
 dataBufPresent_muli0_result_rhs_addi0 bufPresent_muli0_result_rhs_addi0
 dataBufPresent_tehb0_outs_lhs_addi0 bufPresent_tehb0_outs_lhs_addi0
 dataBufPresent_addi0_result_ins_oehb2 bufPresent_addi0_result_ins_oehb2
 dataBufPresent_addi1_result_ins_oehb3 bufPresent_addi1_result_ins_oehb3
 dataBufPresent_oehb3_outs_ins_fork4 bufPresent_oehb3_outs_ins_fork4
 dataBufPresent_fork4_outs_0_ins_trunci0
 bufPresent_fork4_outs_0_ins_trunci0 dataBufPresent_fork4_outs_1_lhs_cmpi1
 bufPresent_fork4_outs_1_lhs_cmpi1
 dataBufPresent_trunci0_outs_data_cond_br0
 bufPresent_trunci0_outs_data_cond_br0
 dataBufPresent_cmpi1_result_ins_fork5 bufPresent_cmpi1_result_ins_fork5
 dataBufPresent_fork5_outs_0_condition_cond_br0
 bufPresent_fork5_outs_0_condition_cond_br0
 dataBufPresent_fork5_outs_1_ins_tehb3 bufPresent_fork5_outs_1_ins_tehb3
 dataBufPresent_fork5_outs_2_condition_cond_br3
 bufPresent_fork5_outs_2_condition_cond_br3
 dataBufPresent_cond_br0_trueOut_ins_oehb4
 bufPresent_cond_br0_trueOut_ins_oehb4
 dataBufPresent_cond_br0_falseOut_ins_sink0
 bufPresent_cond_br0_falseOut_ins_sink0
 dataBufPresent_oehb2_outs_data_cond_br2
 bufPresent_oehb2_outs_data_cond_br2
 dataBufPresent_tehb3_outs_condition_cond_br2
 bufPresent_tehb3_outs_condition_cond_br2
 dataBufPresent_cond_br2_trueOut_ins_1_mux1
 bufPresent_cond_br2_trueOut_ins_1_mux1
 dataBufPresent_cond_br2_falseOut_ins_0_return1
 bufPresent_cond_br2_falseOut_ins_0_return1
 dataBufPresent_oehb0_outs_ins_tehb1 bufPresent_oehb0_outs_ins_tehb1
 dataBufPresent_tehb1_outs_data_cond_br3
 bufPresent_tehb1_outs_data_cond_br3
 dataBufPresent_cond_br3_trueOut_ins_1_control_merge0
 bufPresent_cond_br3_trueOut_ins_1_control_merge0
 dataBufPresent_cond_br3_falseOut_ins_sink1
 bufPresent_cond_br3_falseOut_ins_sink1
 dataBufPresent_return1_outs_0_ins_0_end0
 bufPresent_return1_outs_0_ins_0_end0
Generals
 bufNumSlots_fir_di_memref_mem_controller0
 bufNumSlots_fir_idx_memref_mem_controller1 bufNumSlots_fir_start_ins_fork0
 bufNumSlots_fork0_outs_0_ctrl_constant0
 bufNumSlots_fork0_outs_1_ins_0_control_merge0
 bufNumSlots_mem_controller0_ldData_0_dataFromMem_mc_load1
 bufNumSlots_mem_controller0_memDone_memDone_0_end0
 bufNumSlots_mem_controller1_ldData_0_dataFromMem_mc_load0
 bufNumSlots_mem_controller1_memDone_memDone_1_end0
 bufNumSlots_constant0_outs_ins_fork1 bufNumSlots_fork1_outs_0_ins_extsi5
 bufNumSlots_fork1_outs_1_ins_extsi6 bufNumSlots_extsi5_outs_ins_0_mux2
 bufNumSlots_extsi6_outs_ins_0_mux1 bufNumSlots_oehb4_outs_ins_tehb4
 bufNumSlots_tehb4_outs_ins_1_mux2 bufNumSlots_mux2_outs_ins_fork2
 bufNumSlots_fork2_outs_0_ins_extsi7 bufNumSlots_fork2_outs_1_ins_extsi8
 bufNumSlots_fork2_outs_2_ins_extsi9 bufNumSlots_extsi7_outs_lhs_addi1
 bufNumSlots_extsi8_outs_rhs_subi1 bufNumSlots_extsi9_outs_addrIn_mc_load0
 bufNumSlots_mux1_outs_ins_tehb0 bufNumSlots_control_merge0_outs_ins_oehb0
 bufNumSlots_control_merge0_index_ins_oehb1
 bufNumSlots_oehb1_outs_ins_tehb2 bufNumSlots_tehb2_outs_ins_fork3
 bufNumSlots_fork3_outs_0_index_mux2 bufNumSlots_fork3_outs_1_index_mux1
 bufNumSlots_source0_outs_ctrl_constant1
 bufNumSlots_constant1_outs_ins_extsi10 bufNumSlots_extsi10_outs_lhs_subi1
 bufNumSlots_source1_outs_ctrl_constant4
 bufNumSlots_constant4_outs_ins_extsi11 bufNumSlots_extsi11_outs_rhs_cmpi1
 bufNumSlots_source2_outs_ctrl_constant8
 bufNumSlots_constant8_outs_ins_extsi12 bufNumSlots_extsi12_outs_rhs_addi1
 bufNumSlots_mc_load0_addrOut_ldAddr_0_mem_controller1
 bufNumSlots_mc_load0_dataOut_lhs_muli0
 bufNumSlots_subi1_result_ins_extsi13
 bufNumSlots_extsi13_outs_addrIn_mc_load1
 bufNumSlots_mc_load1_addrOut_ldAddr_0_mem_controller0
 bufNumSlots_mc_load1_dataOut_rhs_muli0 bufNumSlots_muli0_result_rhs_addi0
 bufNumSlots_tehb0_outs_lhs_addi0 bufNumSlots_addi0_result_ins_oehb2
 bufNumSlots_addi1_result_ins_oehb3 bufNumSlots_oehb3_outs_ins_fork4
 bufNumSlots_fork4_outs_0_ins_trunci0 bufNumSlots_fork4_outs_1_lhs_cmpi1
 bufNumSlots_trunci0_outs_data_cond_br0 bufNumSlots_cmpi1_result_ins_fork5
 bufNumSlots_fork5_outs_0_condition_cond_br0
 bufNumSlots_fork5_outs_1_ins_tehb3
 bufNumSlots_fork5_outs_2_condition_cond_br3
 bufNumSlots_cond_br0_trueOut_ins_oehb4
 bufNumSlots_cond_br0_falseOut_ins_sink0
 bufNumSlots_oehb2_outs_data_cond_br2
 bufNumSlots_tehb3_outs_condition_cond_br2
 bufNumSlots_cond_br2_trueOut_ins_1_mux1
 bufNumSlots_cond_br2_falseOut_ins_0_return1
 bufNumSlots_oehb0_outs_ins_tehb1 bufNumSlots_tehb1_outs_data_cond_br3
 bufNumSlots_cond_br3_trueOut_ins_1_control_merge0
 bufNumSlots_cond_br3_falseOut_ins_sink1
 bufNumSlots_return1_outs_0_ins_0_end0
End
