
---------- Begin Simulation Statistics ----------
final_tick                                82444907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 453940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681240                       # Number of bytes of host memory used
host_op_rate                                   454831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   220.29                       # Real time elapsed on the host
host_tick_rate                              374249923                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082445                       # Number of seconds simulated
sim_ticks                                 82444907500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096250                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104299                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479124                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65352                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648898                       # CPI: cycles per instruction
system.cpu.discardedOps                        190776                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002272                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32409977                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606466                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164889815                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132479838                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            139                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40253                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17725                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19396                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29350144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29350144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74396                       # Request fanout histogram
system.membus.respLayer1.occupancy         1293405250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           798244000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          499                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326591                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    388301824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              388573696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58117                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10304768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           828147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 827700     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    446      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             828147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3761217500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462599994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2533999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695379                       # number of demand (read+write) hits
system.l2.demand_hits::total                   695627                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 248                       # number of overall hits
system.l2.overall_hits::.cpu.data              695379                       # number of overall hits
system.l2.overall_hits::total                  695627                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74088                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74403                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data             74088                       # number of overall misses
system.l2.overall_misses::total                 74403                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8795562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8826339000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30776500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8795562500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8826339000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               770030                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              770030                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.559503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.096285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096624                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.559503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.096285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096624                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97703.174603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118717.774808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118628.805290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97703.174603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118717.774808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118628.805290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40253                       # number of writebacks
system.l2.writebacks::total                     40253                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74396                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8054235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8081787000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8054235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8081787000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.557726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.096277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.557726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.096277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096614                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87745.222930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108720.539402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108632.009785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87745.222930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108720.539402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108632.009785                       # average overall mshr miss latency
system.l2.replacements                          58117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       747338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           747338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       747338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       747338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          459                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              459                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          459                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            271592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6884975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6884975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.168406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125181.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125181.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6334975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6334975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.168406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115181.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115181.363636                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.559503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.559503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97703.174603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97703.174603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.557726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.557726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87745.222930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87745.222930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        423787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1910587500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1910587500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.043100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100093.645222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100093.645222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1719260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1719260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90098.522167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90098.522167                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15859.208372                       # Cycle average of tags in use
system.l2.tags.total_refs                     1539424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.663132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.237600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.944488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15753.026284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12389949                       # Number of tag accesses
system.l2.tags.data_accesses                 12389949                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          80384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18964992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19045376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10304768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10304768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            975003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         230032304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231007306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       975003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           975003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124989745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124989745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124989745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           975003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        230032304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            355997052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    161012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006186090750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9858                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9858                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412311                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151339                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40253                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11599070250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1487810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17178357750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38980.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57730.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.912082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   529.172571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.780127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          731      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          852      1.86%      3.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14774     32.21%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1202      2.62%     38.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5798     12.64%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1088      2.37%     53.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3287      7.17%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          542      1.18%     61.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17587     38.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.183607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.874960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.720164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9856     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9858                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.130920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9059     91.89%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.03%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.24%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.16%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              661      6.71%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               78      0.79%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9858                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19043968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10303040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19045376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10304768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       230.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82259572000                       # Total gap between requests
system.mem_ctrls.avgGap                     717490.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18963584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10303040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 975002.610076310695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 230015225.622031301260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124968785.973833501339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       161012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48884000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17129473750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1886765236500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38920.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57805.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11718165.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            162749160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86503230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058833440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417558240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6507808320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11441762190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22023676320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41698890900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.778855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57106974250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2752880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22585053250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164698380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87539265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1065759240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422783460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6507808320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11335552380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22113116160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41697257205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.759039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57339239750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2752880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22352787750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019055                       # number of overall hits
system.cpu.icache.overall_hits::total         7019055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35333500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35333500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35333500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35333500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62759.325044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62759.325044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62759.325044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62759.325044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          499                       # number of writebacks
system.cpu.icache.writebacks::total               499                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34770500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34770500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61759.325044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61759.325044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61759.325044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61759.325044                       # average overall mshr miss latency
system.cpu.icache.replacements                    499                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62759.325044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62759.325044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61759.325044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61759.325044                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.964992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12468.238011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.964992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039799                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51262909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51262909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51264171                       # number of overall hits
system.cpu.dcache.overall_hits::total        51264171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       793169                       # number of overall misses
system.cpu.dcache.overall_misses::total        793169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19675815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19675815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19675815000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19675815000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25032.525031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25032.525031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24806.585986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24806.585986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       747338                       # number of writebacks
system.cpu.dcache.writebacks::total            747338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18523                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18523                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769467                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17308796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17308796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17486383500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17486383500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22552.559196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22552.559196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22725.319604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22725.319604                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769210                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40655957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40655957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       442876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        442876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7670186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7670186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41098833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41098833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17319.038512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17319.038512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7076628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7076628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16050.597081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16050.597081                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12005628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12005628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34988.163516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34988.163516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16542                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16542                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10232168000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10232168000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31330.124437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31330.124437                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7159                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7159                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.850137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.850137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    177587500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    177587500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89690.656566                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89690.656566                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.975989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.623148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.975989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104884298                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104884298                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82444907500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
