<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_smartconnect_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fir_compiler_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_fir_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axis_dwidth_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_dma_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_smartconnect_0_0_synth_1"/>
		<Parent Id="design_1_fir_compiler_0_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

