<ENTRY>
{
 "thisFile": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/conv.sw_emu.xo.compile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Fri Jun 25 01:15:53 2021",
 "timestampMillis": "1624551353846",
 "buildStep": {
  "cmdId": "04c00abe-9226-4eb1-9e66-f9c081ec7eb9",
  "name": "v++",
  "logFile": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/conv.sw_emu/conv.sw_emu.steps.log",
  "commandLine": "/home/sumin/tools/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" --profile_kernel data:all:all:all --profile_kernel stall:all:all -t sw_emu --platform xilinx_u200_xdma_201830_2 --save-temps -g --log_dir ./log.sw_emu --temp_dir ./build.sw_emu -c -k Conv_sysarr -D ARRAY_K=32 -D ARRAY_W=8 -D PORT_C=2 -D PORT_K=2 -D BLOCK_SIZE=4 -D WEIGHT_L1_SIZE=27000 -D DATA_L1_SIZE=49700 -D WEIGHT_L2_SIZE=43200 -D DATA_L2_SIZE=78400 -D OUTPUT_L2_SIZE=35840 --config config_sp -I../common -I../src -oconv.sw_emu.xo ./../src/conv_sysarr.cpp -j 12 ",
  "args": [
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all",
   "-t",
   "sw_emu",
   "--platform",
   "xilinx_u200_xdma_201830_2",
   "--save-temps",
   "-g",
   "--log_dir",
   "./log.sw_emu",
   "--temp_dir",
   "./build.sw_emu",
   "-c",
   "-k",
   "Conv_sysarr",
   "-D",
   "ARRAY_K=32",
   "-D",
   "ARRAY_W=8",
   "-D",
   "PORT_C=2",
   "-D",
   "PORT_K=2",
   "-D",
   "BLOCK_SIZE=4",
   "-D",
   "WEIGHT_L1_SIZE=27000",
   "-D",
   "DATA_L1_SIZE=49700",
   "-D",
   "WEIGHT_L2_SIZE=43200",
   "-D",
   "DATA_L2_SIZE=78400",
   "-D",
   "OUTPUT_L2_SIZE=35840",
   "--config",
   "config_sp",
   "-I../common",
   "-I../src",
   "-oconv.sw_emu.xo",
   "./../src/conv_sysarr.cpp",
   "-j",
   "12"
  ],
  "iniFiles": [
   {
    "path": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/config_sp",
    "content": "kernel_frequency=300\n#platform=xilinx_u200_xdma_201830_2\n\ndebug=1\n#profile_kernel=data:all:all:all\n\n[connectivity]\n#sp=\u003ccompute_unit_name\u003e.\u003cinterface_name\u003e:\u003csptag[min:max]\u003e\nsp=Conv_sysarr_1.bias_in:DDR[1]\nsp=Conv_sysarr_1.weight_in:DDR[1]\nsp=Conv_sysarr_1.data_in:DDR[1]\nsp=Conv_sysarr_1.conv_out:DDR[1]\n\n#stream_connect=\u003ccu_name\u003e.\u003coutput_port\u003e:\u003ccu_name\u003e.\u003cinput_port\u003e:[\u003cfifo_depth\u003e]\n#stream_connect=memRead_1.bias_out:coreConv_1.bias_in\n#stream_connect=memRead_1.weight_out:coreConv_1.weight_in\n#stream_connect=memRead_1.data_out:coreConv_1.data_in\n##VGG connection\n#stream_connect=coreConv_1.conv_out:memWrite_1.conv_in\n##ResNet connection\n#stream_connect=coreConv_1.conv_out:batchNorm_1.conv_in\n#stream_connect=coreConv_1.bypass_out:memWrite_1.bypass_in\n#stream_connect=batchNorm_1.bn_out:memWrite_1.bn_in\n\n\n##used for pipelined pooling\n#stream_connect=memWrite_1.pool_sync_out:maxPool_1.pool_sync_in\n\n#nk=\u003ckernal_name\u003e:#:\u003ccu_name1\u003e.\u003ccu_name2\u003e...\u003ccu_name#\u003e\n#nk=DataLoad:1:DataLoad_1\n#nk=DataStore:1:DataStore_1\n\n[vivado]\n##dump all waveforms\nprop=fileset.sim_1.xsim.elaborate.debug_level=all\n"
   }
  ],
  "cwd": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Jun 25 01:15:53 2021",
 "timestampMillis": "1624551353847",
 "status": {
  "cmdId": "04c00abe-9226-4eb1-9e66-f9c081ec7eb9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Fri Jun 25 01:16:12 2021",
 "timestampMillis": "1624551372988",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u200_xdma_201830_2.xpfm",
  "hardwareDsa": "xilinx_u200_xdma_201830_2.dsa",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u200_xdma_201830_2",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_COMPILE",
  "target": "TT_SW_EMU",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "Conv_sysarr",
     "file": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/conv.sw_emu.xo",
     "reports": []
    },
    "sources": [
     "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/src/conv_sysarr.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS"
   }
  ],
  "toolVersion": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Fri Jun 25 01:16:12 2021",
 "timestampMillis": "1624551372992",
 "buildStep": {
  "cmdId": "45b8ab0c-8eff-45e8-92aa-63abcbc4da6e",
  "name": "vitis_hls",
  "logFile": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/conv.sw_emu/Conv_sysarr/vitis_hls.log",
  "commandLine": "vitis_hls -f /home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/conv.sw_emu/Conv_sysarr/Conv_sysarr.tcl -messageDb vitis_hls.pb",
  "args": [
   "vitis_hls",
   "-f",
   "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/conv.sw_emu/Conv_sysarr/Conv_sysarr.tcl",
   "-messageDb",
   "vitis_hls.pb"
  ],
  "iniFiles": [],
  "cwd": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Jun 25 01:16:12 2021",
 "timestampMillis": "1624551372992",
 "status": {
  "cmdId": "45b8ab0c-8eff-45e8-92aa-63abcbc4da6e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Jun 25 01:16:33 2021",
 "timestampMillis": "1624551393971",
 "status": {
  "cmdId": "45b8ab0c-8eff-45e8-92aa-63abcbc4da6e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Jun 25 01:16:34 2021",
 "timestampMillis": "1624551394305",
 "report": {
  "path": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/reports/conv.sw_emu/v++_compile_conv.sw_emu_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Fri Jun 25 01:16:34 2021",
 "timestampMillis": "1624551394306",
 "report": {
  "path": "/home/sumin/workspace/FPGA/Systolic_Array_TEST_PCNN_based/test/build.sw_emu/v++_compile_conv.sw_emu_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Fri Jun 25 01:16:34 2021",
 "timestampMillis": "1624551394306",
 "status": {
  "cmdId": "04c00abe-9226-4eb1-9e66-f9c081ec7eb9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
