
*** Running vivado
    with args -log design_1_PololuStepperA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PololuStepperA_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_PololuStepperA_0_0.tcl -notrace
Command: synth_design -top design_1_PololuStepperA_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 353.645 ; gain = 101.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PololuStepperA_0_0' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ip/design_1_PololuStepperA_0_0/synth/design_1_PololuStepperA_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PololuStepperA_v1_0' declared at 'c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0.vhd:5' bound to instance 'U0' of component 'PololuStepperA_v1_0' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ip/design_1_PololuStepperA_0_0/synth/design_1_PololuStepperA_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'PololuStepperA_v1_0' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PololuStepperA_v1_0_S00_AXI' declared at 'c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:5' bound to instance 'PololuStepperA_v1_0_S00_AXI_inst' of component 'PololuStepperA_v1_0_S00_AXI' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'PololuStepperA_v1_0_S00_AXI' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'PololuStepperA_v1_0_S00_AXI' (1#1) [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-638] synthesizing module 'StepperDriver' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/src/StepperDriver.vhd:29]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pulse_freq bound to: 1000 - type: integer 
	Parameter freq bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StepperDriver' (2#1) [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/src/StepperDriver.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'PololuStepperA_v1_0' (3#1) [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_PololuStepperA_0_0' (4#1) [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ip/design_1_PololuStepperA_0_0/synth/design_1_PololuStepperA_0_0.vhd:86]
WARNING: [Synth 8-3331] design StepperDriver has unconnected port reset_n
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PololuStepperA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 406.195 ; gain = 153.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 406.195 ; gain = 153.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 754.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 754.230 ; gain = 501.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 754.230 ; gain = 501.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 754.230 ; gain = 501.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "step_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/src/StepperDriver.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 754.230 ; gain = 501.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PololuStepperA_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module StepperDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/U1/step_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/U2/step_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/U1/clk_count_reg was removed.  [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/src/StepperDriver.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element U0/U2/clk_count_reg was removed.  [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/src/StepperDriver.vhd:43]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_PololuStepperA_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/PololuStepperA_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PololuStepperA_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PololuStepperA_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PololuStepperA_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PololuStepperA_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PololuStepperA_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[31] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[31] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[31] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[30] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[30] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[30] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[29] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[29]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[29] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[29] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[28] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[28]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[28] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[28] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[27] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[27] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[27] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[26] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[26] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[26] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[25] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[25] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[25] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[24] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[24] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[24] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[23] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[23] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[23] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[22] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[22]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[22] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[22] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[21] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[21]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[21] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[21] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[20] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[20] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[20] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[19] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[19] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[19] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[18] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[18] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[18] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[17] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[17] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[17] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[16] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[16] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[16] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[15]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[15] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[15] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[15] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[14]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[14] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[14] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[14] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[13]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[13] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[13] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[13] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[12]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[12] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[12] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[12] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[11]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[11] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[11] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[11] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[10]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[10] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[10] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[10] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[9]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[9] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[9] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[9] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[8]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[8] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[8] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[8] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[7]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[7] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[7] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[7] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[6]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[6] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[6] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[6] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[5]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[5] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[5] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[5] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[4]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[4] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[4] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[4] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[3]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[3] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[3] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[3] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[2]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[2] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[2] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[2] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[1]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[1] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[1] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[1] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[0]) is unused and will be removed from module design_1_PololuStepperA_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[0] with 1st driver pin 'U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg3[0] with 2nd driver pin 'GND' [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg3[0] is connected to constant driver, other driver is ignored [c:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.srcs/sources_1/bd/design_1/ipshared/acde/hdl/PololuStepperA_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_PololuStepperA_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_PololuStepperA_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_PololuStepperA_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_PololuStepperA_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_PololuStepperA_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PololuStepperA_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_PololuStepperA_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 754.230 ; gain = 501.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 757.477 ; gain = 505.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 757.773 ; gain = 505.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    13|
|3     |LUT2   |    33|
|4     |LUT3   |    17|
|5     |LUT4   |    24|
|6     |LUT5   |    34|
|7     |LUT6   |    11|
|8     |FDRE   |   243|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   409|
|2     |  U0                                 |PololuStepperA_v1_0         |   409|
|3     |    PololuStepperA_v1_0_S00_AXI_inst |PololuStepperA_v1_0_S00_AXI |   195|
|4     |    U1                               |StepperDriver               |   107|
|5     |    U2                               |StepperDriver_0             |   107|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.766 ; gain = 525.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 777.766 ; gain = 177.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 777.766 ; gain = 525.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 17 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 780.840 ; gain = 539.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sean/Documents/UGV_PROJECTS/UGV_FINAL/UGV_FINAL.runs/design_1_PololuStepperA_0_0_synth_1/design_1_PololuStepperA_0_0.dcp' has been generated.
