// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bgsub_Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        init,
        m_axi_bgmodel_AWVALID,
        m_axi_bgmodel_AWREADY,
        m_axi_bgmodel_AWADDR,
        m_axi_bgmodel_AWID,
        m_axi_bgmodel_AWLEN,
        m_axi_bgmodel_AWSIZE,
        m_axi_bgmodel_AWBURST,
        m_axi_bgmodel_AWLOCK,
        m_axi_bgmodel_AWCACHE,
        m_axi_bgmodel_AWPROT,
        m_axi_bgmodel_AWQOS,
        m_axi_bgmodel_AWREGION,
        m_axi_bgmodel_AWUSER,
        m_axi_bgmodel_WVALID,
        m_axi_bgmodel_WREADY,
        m_axi_bgmodel_WDATA,
        m_axi_bgmodel_WSTRB,
        m_axi_bgmodel_WLAST,
        m_axi_bgmodel_WID,
        m_axi_bgmodel_WUSER,
        m_axi_bgmodel_ARVALID,
        m_axi_bgmodel_ARREADY,
        m_axi_bgmodel_ARADDR,
        m_axi_bgmodel_ARID,
        m_axi_bgmodel_ARLEN,
        m_axi_bgmodel_ARSIZE,
        m_axi_bgmodel_ARBURST,
        m_axi_bgmodel_ARLOCK,
        m_axi_bgmodel_ARCACHE,
        m_axi_bgmodel_ARPROT,
        m_axi_bgmodel_ARQOS,
        m_axi_bgmodel_ARREGION,
        m_axi_bgmodel_ARUSER,
        m_axi_bgmodel_RVALID,
        m_axi_bgmodel_RREADY,
        m_axi_bgmodel_RDATA,
        m_axi_bgmodel_RLAST,
        m_axi_bgmodel_RID,
        m_axi_bgmodel_RUSER,
        m_axi_bgmodel_RRESP,
        m_axi_bgmodel_BVALID,
        m_axi_bgmodel_BREADY,
        m_axi_bgmodel_BRESP,
        m_axi_bgmodel_BID,
        m_axi_bgmodel_BUSER,
        bgmodel1,
        m_axi_frame_out_AWVALID,
        m_axi_frame_out_AWREADY,
        m_axi_frame_out_AWADDR,
        m_axi_frame_out_AWID,
        m_axi_frame_out_AWLEN,
        m_axi_frame_out_AWSIZE,
        m_axi_frame_out_AWBURST,
        m_axi_frame_out_AWLOCK,
        m_axi_frame_out_AWCACHE,
        m_axi_frame_out_AWPROT,
        m_axi_frame_out_AWQOS,
        m_axi_frame_out_AWREGION,
        m_axi_frame_out_AWUSER,
        m_axi_frame_out_WVALID,
        m_axi_frame_out_WREADY,
        m_axi_frame_out_WDATA,
        m_axi_frame_out_WSTRB,
        m_axi_frame_out_WLAST,
        m_axi_frame_out_WID,
        m_axi_frame_out_WUSER,
        m_axi_frame_out_ARVALID,
        m_axi_frame_out_ARREADY,
        m_axi_frame_out_ARADDR,
        m_axi_frame_out_ARID,
        m_axi_frame_out_ARLEN,
        m_axi_frame_out_ARSIZE,
        m_axi_frame_out_ARBURST,
        m_axi_frame_out_ARLOCK,
        m_axi_frame_out_ARCACHE,
        m_axi_frame_out_ARPROT,
        m_axi_frame_out_ARQOS,
        m_axi_frame_out_ARREGION,
        m_axi_frame_out_ARUSER,
        m_axi_frame_out_RVALID,
        m_axi_frame_out_RREADY,
        m_axi_frame_out_RDATA,
        m_axi_frame_out_RLAST,
        m_axi_frame_out_RID,
        m_axi_frame_out_RUSER,
        m_axi_frame_out_RRESP,
        m_axi_frame_out_BVALID,
        m_axi_frame_out_BREADY,
        m_axi_frame_out_BRESP,
        m_axi_frame_out_BID,
        m_axi_frame_out_BUSER,
        frame_out2,
        frame_in
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 98'b1;
parameter    ap_ST_st2_fsm_1 = 98'b10;
parameter    ap_ST_st3_fsm_2 = 98'b100;
parameter    ap_ST_st4_fsm_3 = 98'b1000;
parameter    ap_ST_st5_fsm_4 = 98'b10000;
parameter    ap_ST_st6_fsm_5 = 98'b100000;
parameter    ap_ST_st7_fsm_6 = 98'b1000000;
parameter    ap_ST_st8_fsm_7 = 98'b10000000;
parameter    ap_ST_st9_fsm_8 = 98'b100000000;
parameter    ap_ST_st10_fsm_9 = 98'b1000000000;
parameter    ap_ST_st11_fsm_10 = 98'b10000000000;
parameter    ap_ST_st12_fsm_11 = 98'b100000000000;
parameter    ap_ST_st13_fsm_12 = 98'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 98'b10000000000000;
parameter    ap_ST_pp0_stg0_fsm_14 = 98'b100000000000000;
parameter    ap_ST_st18_fsm_15 = 98'b1000000000000000;
parameter    ap_ST_st19_fsm_16 = 98'b10000000000000000;
parameter    ap_ST_st20_fsm_17 = 98'b100000000000000000;
parameter    ap_ST_st21_fsm_18 = 98'b1000000000000000000;
parameter    ap_ST_st22_fsm_19 = 98'b10000000000000000000;
parameter    ap_ST_st23_fsm_20 = 98'b100000000000000000000;
parameter    ap_ST_st24_fsm_21 = 98'b1000000000000000000000;
parameter    ap_ST_st25_fsm_22 = 98'b10000000000000000000000;
parameter    ap_ST_pp1_stg0_fsm_23 = 98'b100000000000000000000000;
parameter    ap_ST_st29_fsm_24 = 98'b1000000000000000000000000;
parameter    ap_ST_st30_fsm_25 = 98'b10000000000000000000000000;
parameter    ap_ST_st31_fsm_26 = 98'b100000000000000000000000000;
parameter    ap_ST_st32_fsm_27 = 98'b1000000000000000000000000000;
parameter    ap_ST_st33_fsm_28 = 98'b10000000000000000000000000000;
parameter    ap_ST_st34_fsm_29 = 98'b100000000000000000000000000000;
parameter    ap_ST_st35_fsm_30 = 98'b1000000000000000000000000000000;
parameter    ap_ST_st36_fsm_31 = 98'b10000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_32 = 98'b100000000000000000000000000000000;
parameter    ap_ST_st40_fsm_33 = 98'b1000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_34 = 98'b10000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_35 = 98'b100000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_36 = 98'b1000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_37 = 98'b10000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_38 = 98'b100000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_39 = 98'b1000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_40 = 98'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_41 = 98'b100000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_42 = 98'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_43 = 98'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_44 = 98'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_45 = 98'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_46 = 98'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_47 = 98'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_48 = 98'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_49 = 98'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp4_stg0_fsm_50 = 98'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_51 = 98'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_52 = 98'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_53 = 98'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_54 = 98'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_55 = 98'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_56 = 98'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_57 = 98'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_58 = 98'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp5_stg0_fsm_59 = 98'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_60 = 98'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_61 = 98'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp6_stg0_fsm_62 = 98'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_63 = 98'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_64 = 98'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_65 = 98'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_66 = 98'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_67 = 98'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp7_stg0_fsm_68 = 98'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_69 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_70 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_71 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_72 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_73 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp8_stg0_fsm_74 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st94_fsm_75 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st95_fsm_76 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st96_fsm_77 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st97_fsm_78 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st98_fsm_79 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp9_stg0_fsm_80 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_81 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st103_fsm_82 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st104_fsm_83 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st105_fsm_84 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_85 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp10_stg0_fsm_86 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_87 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st111_fsm_88 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st112_fsm_89 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st113_fsm_90 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st114_fsm_91 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp11_stg0_fsm_92 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st118_fsm_93 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st119_fsm_94 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st120_fsm_95 = 98'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st121_fsm_96 = 98'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st122_fsm_97 = 98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_96000 = 32'b10010110000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_1400 = 32'b1010000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_280 = 32'b1010000000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv20_96000 = 20'b10010110000000000000;
parameter    ap_const_lv20_1 = 20'b1;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv13_1400 = 13'b1010000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv17_280 = 17'b1010000000;
parameter    ap_const_lv20_1400 = 20'b1010000000000;
parameter    ap_const_lv17_500 = 17'b10100000000;
parameter    ap_const_lv20_2800 = 20'b10100000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] init;
output   m_axi_bgmodel_AWVALID;
input   m_axi_bgmodel_AWREADY;
output  [31:0] m_axi_bgmodel_AWADDR;
output  [0:0] m_axi_bgmodel_AWID;
output  [31:0] m_axi_bgmodel_AWLEN;
output  [2:0] m_axi_bgmodel_AWSIZE;
output  [1:0] m_axi_bgmodel_AWBURST;
output  [1:0] m_axi_bgmodel_AWLOCK;
output  [3:0] m_axi_bgmodel_AWCACHE;
output  [2:0] m_axi_bgmodel_AWPROT;
output  [3:0] m_axi_bgmodel_AWQOS;
output  [3:0] m_axi_bgmodel_AWREGION;
output  [0:0] m_axi_bgmodel_AWUSER;
output   m_axi_bgmodel_WVALID;
input   m_axi_bgmodel_WREADY;
output  [31:0] m_axi_bgmodel_WDATA;
output  [3:0] m_axi_bgmodel_WSTRB;
output   m_axi_bgmodel_WLAST;
output  [0:0] m_axi_bgmodel_WID;
output  [0:0] m_axi_bgmodel_WUSER;
output   m_axi_bgmodel_ARVALID;
input   m_axi_bgmodel_ARREADY;
output  [31:0] m_axi_bgmodel_ARADDR;
output  [0:0] m_axi_bgmodel_ARID;
output  [31:0] m_axi_bgmodel_ARLEN;
output  [2:0] m_axi_bgmodel_ARSIZE;
output  [1:0] m_axi_bgmodel_ARBURST;
output  [1:0] m_axi_bgmodel_ARLOCK;
output  [3:0] m_axi_bgmodel_ARCACHE;
output  [2:0] m_axi_bgmodel_ARPROT;
output  [3:0] m_axi_bgmodel_ARQOS;
output  [3:0] m_axi_bgmodel_ARREGION;
output  [0:0] m_axi_bgmodel_ARUSER;
input   m_axi_bgmodel_RVALID;
output   m_axi_bgmodel_RREADY;
input  [31:0] m_axi_bgmodel_RDATA;
input   m_axi_bgmodel_RLAST;
input  [0:0] m_axi_bgmodel_RID;
input  [0:0] m_axi_bgmodel_RUSER;
input  [1:0] m_axi_bgmodel_RRESP;
input   m_axi_bgmodel_BVALID;
output   m_axi_bgmodel_BREADY;
input  [1:0] m_axi_bgmodel_BRESP;
input  [0:0] m_axi_bgmodel_BID;
input  [0:0] m_axi_bgmodel_BUSER;
input  [31:0] bgmodel1;
output   m_axi_frame_out_AWVALID;
input   m_axi_frame_out_AWREADY;
output  [31:0] m_axi_frame_out_AWADDR;
output  [0:0] m_axi_frame_out_AWID;
output  [31:0] m_axi_frame_out_AWLEN;
output  [2:0] m_axi_frame_out_AWSIZE;
output  [1:0] m_axi_frame_out_AWBURST;
output  [1:0] m_axi_frame_out_AWLOCK;
output  [3:0] m_axi_frame_out_AWCACHE;
output  [2:0] m_axi_frame_out_AWPROT;
output  [3:0] m_axi_frame_out_AWQOS;
output  [3:0] m_axi_frame_out_AWREGION;
output  [0:0] m_axi_frame_out_AWUSER;
output   m_axi_frame_out_WVALID;
input   m_axi_frame_out_WREADY;
output  [7:0] m_axi_frame_out_WDATA;
output  [0:0] m_axi_frame_out_WSTRB;
output   m_axi_frame_out_WLAST;
output  [0:0] m_axi_frame_out_WID;
output  [0:0] m_axi_frame_out_WUSER;
output   m_axi_frame_out_ARVALID;
input   m_axi_frame_out_ARREADY;
output  [31:0] m_axi_frame_out_ARADDR;
output  [0:0] m_axi_frame_out_ARID;
output  [31:0] m_axi_frame_out_ARLEN;
output  [2:0] m_axi_frame_out_ARSIZE;
output  [1:0] m_axi_frame_out_ARBURST;
output  [1:0] m_axi_frame_out_ARLOCK;
output  [3:0] m_axi_frame_out_ARCACHE;
output  [2:0] m_axi_frame_out_ARPROT;
output  [3:0] m_axi_frame_out_ARQOS;
output  [3:0] m_axi_frame_out_ARREGION;
output  [0:0] m_axi_frame_out_ARUSER;
input   m_axi_frame_out_RVALID;
output   m_axi_frame_out_RREADY;
input  [7:0] m_axi_frame_out_RDATA;
input   m_axi_frame_out_RLAST;
input  [0:0] m_axi_frame_out_RID;
input  [0:0] m_axi_frame_out_RUSER;
input  [1:0] m_axi_frame_out_RRESP;
input   m_axi_frame_out_BVALID;
output   m_axi_frame_out_BREADY;
input  [1:0] m_axi_frame_out_BRESP;
input  [0:0] m_axi_frame_out_BID;
input  [0:0] m_axi_frame_out_BUSER;
input  [31:0] frame_out2;
input  [31:0] frame_in;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bgmodel_AWVALID;
reg[31:0] m_axi_bgmodel_AWADDR;
reg[31:0] m_axi_bgmodel_AWLEN;
reg m_axi_bgmodel_WVALID;
reg[31:0] m_axi_bgmodel_WDATA;
reg m_axi_bgmodel_ARVALID;
reg[31:0] m_axi_bgmodel_ARADDR;
reg m_axi_bgmodel_RREADY;
reg m_axi_bgmodel_BREADY;
reg m_axi_frame_out_AWVALID;
reg[31:0] m_axi_frame_out_AWADDR;
reg m_axi_frame_out_WVALID;
reg[7:0] m_axi_frame_out_WDATA;
reg m_axi_frame_out_ARVALID;
reg[31:0] m_axi_frame_out_ARADDR;
reg m_axi_frame_out_RREADY;
reg m_axi_frame_out_BREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [97:0] ap_CS_fsm = 98'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_117;
reg   [9:0] indvar_reg_442;
reg   [9:0] ap_reg_ppstg_indvar_reg_442_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_14;
reg    ap_sig_bdd_238;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond1_reg_1200;
reg    ap_sig_bdd_247;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [12:0] indvar9_reg_454;
reg   [12:0] ap_reg_ppstg_indvar9_reg_454_pp1_it1;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_23;
reg    ap_sig_bdd_263;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] exitcond4_reg_1226;
reg    ap_sig_bdd_271;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [9:0] indvar1_reg_466;
reg   [9:0] ap_reg_ppstg_indvar1_reg_466_pp2_it1;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_32;
reg    ap_sig_bdd_287;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg   [0:0] exitcond5_reg_1246;
reg    ap_sig_bdd_294;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg   [12:0] indvar2_reg_478;
reg   [12:0] ap_reg_ppstg_indvar2_reg_478_pp3_it1;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_41;
reg    ap_sig_bdd_310;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg   [0:0] exitcond6_reg_1266;
reg    ap_sig_bdd_317;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
reg   [9:0] indvar3_reg_490;
reg   [9:0] ap_reg_ppstg_indvar3_reg_490_pp4_it1;
reg    ap_sig_cseq_ST_pp4_stg0_fsm_50;
reg    ap_sig_bdd_333;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg   [0:0] exitcond7_reg_1286;
reg    ap_sig_bdd_340;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg   [12:0] indvar4_reg_502;
reg   [12:0] ap_reg_ppstg_indvar4_reg_502_pp5_it1;
reg    ap_sig_cseq_ST_pp5_stg0_fsm_59;
reg    ap_sig_bdd_356;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg   [0:0] exitcond8_reg_1306;
reg    ap_sig_bdd_363;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
reg   [12:0] indvar5_reg_514;
reg   [9:0] indvar6_reg_525;
reg   [12:0] indvar7_reg_536;
reg   [9:0] indvar8_reg_547;
reg   [12:0] indvar10_reg_558;
reg   [9:0] indvar11_reg_569;
reg   [7:0] reg_607;
reg   [31:0] reg_614;
reg    ap_sig_bdd_414;
reg    ap_sig_ioackin_m_axi_bgmodel_AWREADY;
wire  signed [32:0] tmp_114_cast_fu_621_p1;
reg  signed [32:0] tmp_114_cast_reg_1146;
wire  signed [32:0] tmp_115_cast_fu_625_p1;
reg  signed [32:0] tmp_115_cast_reg_1153;
wire   [30:0] tmp_116_cast_fu_639_p1;
reg   [30:0] tmp_116_cast_reg_1160;
wire   [19:0] p_1_fu_660_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_439;
wire   [0:0] exitcond_fu_654_p2;
reg    ap_sig_ioackin_m_axi_bgmodel_WREADY;
wire   [16:0] tmp_55_fu_696_p2;
reg   [16:0] tmp_55_reg_1183;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_455;
wire   [0:0] tmp_54_fu_666_p2;
wire   [32:0] tmp_115_fu_702_p1;
reg   [32:0] tmp_115_reg_1189;
reg   [31:0] frame_out_addr_reg_1194;
wire   [0:0] exitcond1_fu_721_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1200_pp0_it1;
wire   [9:0] indvar_next_fu_727_p2;
reg   [9:0] indvar_next_reg_1204;
wire   [19:0] tmp_56_fu_762_p2;
reg   [19:0] tmp_56_reg_1209;
reg    ap_sig_cseq_ST_st18_fsm_15;
reg    ap_sig_bdd_479;
wire   [30:0] tmp_119_fu_772_p2;
reg   [30:0] tmp_119_reg_1215;
reg   [31:0] bgmodel_addr_17_reg_1220;
reg    ap_sig_cseq_ST_st19_fsm_16;
reg    ap_sig_bdd_490;
reg    ap_sig_ioackin_m_axi_bgmodel_ARREADY;
wire   [0:0] exitcond4_fu_787_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_1226_pp1_it1;
wire   [12:0] indvar_next1_fu_793_p2;
reg   [12:0] indvar_next1_reg_1230;
wire   [32:0] tmp_121_fu_809_p1;
reg   [32:0] tmp_121_reg_1235;
reg    ap_sig_cseq_ST_st29_fsm_24;
reg    ap_sig_bdd_510;
reg   [31:0] frame_out_addr_2_reg_1240;
wire   [0:0] exitcond5_fu_828_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1246_pp2_it1;
wire   [9:0] indvar_next2_fu_834_p2;
reg   [9:0] indvar_next2_reg_1250;
wire   [30:0] tmp_125_fu_854_p2;
reg   [30:0] tmp_125_reg_1255;
reg    ap_sig_cseq_ST_st40_fsm_33;
reg    ap_sig_bdd_528;
reg   [31:0] bgmodel_addr_18_reg_1260;
reg    ap_sig_cseq_ST_st41_fsm_34;
reg    ap_sig_bdd_537;
wire   [0:0] exitcond6_fu_869_p2;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_1266_pp3_it1;
wire   [12:0] indvar_next3_fu_875_p2;
reg   [12:0] indvar_next3_reg_1270;
wire   [32:0] tmp_127_fu_891_p1;
reg   [32:0] tmp_127_reg_1275;
reg    ap_sig_cseq_ST_st51_fsm_42;
reg    ap_sig_bdd_554;
reg   [31:0] frame_out_addr_3_reg_1280;
wire   [0:0] exitcond7_fu_910_p2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1286_pp4_it1;
wire   [9:0] indvar_next4_fu_916_p2;
reg   [9:0] indvar_next4_reg_1290;
wire   [30:0] tmp_131_fu_936_p2;
reg   [30:0] tmp_131_reg_1295;
reg    ap_sig_cseq_ST_st62_fsm_51;
reg    ap_sig_bdd_572;
reg   [31:0] bgmodel_addr_19_reg_1300;
reg    ap_sig_cseq_ST_st63_fsm_52;
reg    ap_sig_bdd_581;
wire   [0:0] exitcond8_fu_951_p2;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_1306_pp5_it1;
wire   [12:0] indvar_next5_fu_957_p2;
reg   [12:0] indvar_next5_reg_1310;
wire   [0:0] exitcond9_fu_968_p2;
reg   [0:0] exitcond9_reg_1315;
reg    ap_sig_cseq_ST_pp6_stg0_fsm_62;
reg    ap_sig_bdd_598;
reg    ap_reg_ppiten_pp6_it0 = 1'b0;
reg    ap_reg_ppiten_pp6_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1315_pp6_it1;
reg    ap_reg_ppiten_pp6_it2 = 1'b0;
wire   [12:0] indvar_next6_fu_974_p2;
wire   [31:0] part_bgmodel_q0;
reg   [31:0] part_bgmodel_load_reg_1329;
reg   [31:0] frame_out_addr_4_reg_1334;
reg    ap_sig_cseq_ST_st78_fsm_63;
reg    ap_sig_bdd_634;
wire   [0:0] exitcond2_fu_999_p2;
reg   [0:0] exitcond2_reg_1339;
reg    ap_sig_cseq_ST_pp7_stg0_fsm_68;
reg    ap_sig_bdd_643;
reg    ap_reg_ppiten_pp7_it0 = 1'b0;
reg    ap_reg_ppiten_pp7_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1339_pp7_it1;
reg    ap_sig_ioackin_m_axi_frame_out_WREADY;
reg    ap_reg_ppiten_pp7_it2 = 1'b0;
wire   [9:0] indvar_next7_fu_1005_p2;
wire   [7:0] extLd_fu_1016_p3;
reg   [7:0] extLd_reg_1353;
wire   [0:0] exitcond3_fu_1024_p2;
reg   [0:0] exitcond3_reg_1358;
reg    ap_sig_cseq_ST_pp8_stg0_fsm_74;
reg    ap_sig_bdd_679;
reg    ap_reg_ppiten_pp8_it0 = 1'b0;
reg    ap_reg_ppiten_pp8_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_1358_pp8_it1;
reg    ap_reg_ppiten_pp8_it2 = 1'b0;
wire   [12:0] indvar_next8_fu_1030_p2;
wire   [31:0] part2_bgmodel_q0;
reg   [31:0] part2_bgmodel_load_reg_1372;
reg   [31:0] frame_out_addr_5_reg_1377;
reg    ap_sig_cseq_ST_st94_fsm_75;
reg    ap_sig_bdd_715;
wire   [0:0] exitcond10_fu_1055_p2;
reg   [0:0] exitcond10_reg_1382;
reg    ap_sig_cseq_ST_pp9_stg0_fsm_80;
reg    ap_sig_bdd_724;
reg    ap_reg_ppiten_pp9_it0 = 1'b0;
reg    ap_reg_ppiten_pp9_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond10_reg_1382_pp9_it1;
reg    ap_reg_ppiten_pp9_it2 = 1'b0;
wire   [9:0] indvar_next9_fu_1061_p2;
wire   [7:0] extLd1_fu_1072_p3;
reg   [7:0] extLd1_reg_1396;
wire   [0:0] exitcond11_fu_1080_p2;
reg   [0:0] exitcond11_reg_1401;
reg    ap_sig_cseq_ST_pp10_stg0_fsm_86;
reg    ap_sig_bdd_758;
reg    ap_reg_ppiten_pp10_it0 = 1'b0;
reg    ap_reg_ppiten_pp10_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond11_reg_1401_pp10_it1;
reg    ap_reg_ppiten_pp10_it2 = 1'b0;
wire   [12:0] indvar_next10_fu_1086_p2;
wire   [31:0] part3_bgmodel_q0;
reg   [31:0] part3_bgmodel_load_reg_1415;
reg   [31:0] frame_out_addr_6_reg_1420;
reg    ap_sig_cseq_ST_st110_fsm_87;
reg    ap_sig_bdd_794;
wire   [0:0] exitcond12_fu_1111_p2;
reg   [0:0] exitcond12_reg_1425;
reg    ap_sig_cseq_ST_pp11_stg0_fsm_92;
reg    ap_sig_bdd_803;
reg    ap_reg_ppiten_pp11_it0 = 1'b0;
reg    ap_reg_ppiten_pp11_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond12_reg_1425_pp11_it1;
reg    ap_reg_ppiten_pp11_it2 = 1'b0;
wire   [9:0] indvar_next11_fu_1117_p2;
wire   [7:0] extLd2_fu_1128_p3;
reg   [7:0] extLd2_reg_1439;
wire   [6:0] part_1_fu_1136_p2;
reg   [6:0] part_1_reg_1444;
reg    ap_sig_cseq_ST_st118_fsm_93;
reg    ap_sig_bdd_837;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_844;
reg    ap_sig_cseq_ST_st25_fsm_22;
reg    ap_sig_bdd_856;
reg    ap_sig_cseq_ST_st36_fsm_31;
reg    ap_sig_bdd_868;
reg    ap_sig_cseq_ST_st47_fsm_40;
reg    ap_sig_bdd_880;
reg    ap_sig_cseq_ST_st58_fsm_49;
reg    ap_sig_bdd_892;
reg    ap_sig_cseq_ST_st69_fsm_58;
reg    ap_sig_bdd_904;
reg    ap_sig_cseq_ST_st74_fsm_61;
reg    ap_sig_bdd_916;
wire    grp_bgsub_process_fu_580_ap_done;
wire    grp_bgsub_process_fu_589_ap_done;
wire    grp_bgsub_process_fu_598_ap_done;
reg    ap_sig_cseq_ST_st82_fsm_67;
reg    ap_sig_bdd_937;
reg    ap_sig_ioackin_m_axi_frame_out_AWREADY;
reg    ap_sig_cseq_ST_st90_fsm_73;
reg    ap_sig_bdd_953;
reg    ap_sig_cseq_ST_st98_fsm_79;
reg    ap_sig_bdd_967;
reg    ap_sig_cseq_ST_st106_fsm_85;
reg    ap_sig_bdd_978;
reg    ap_sig_cseq_ST_st114_fsm_91;
reg    ap_sig_bdd_989;
reg   [12:0] part_bgmodel_address0;
reg    part_bgmodel_ce0;
reg    part_bgmodel_we0;
reg   [31:0] part_bgmodel_d0;
wire   [12:0] part_bgmodel_address1;
reg    part_bgmodel_ce1;
reg    part_bgmodel_we1;
wire   [31:0] part_bgmodel_d1;
wire   [31:0] part_bgmodel_q1;
reg   [9:0] part_frame_in_address0;
reg    part_frame_in_ce0;
reg    part_frame_in_we0;
wire   [7:0] part_frame_in_d0;
wire   [7:0] part_frame_in_q0;
reg   [9:0] part_frame_out_address0;
reg    part_frame_out_ce0;
reg    part_frame_out_we0;
wire   [0:0] part_frame_out_d0;
wire   [0:0] part_frame_out_q0;
reg   [12:0] part2_bgmodel_address0;
reg    part2_bgmodel_ce0;
reg    part2_bgmodel_we0;
reg   [31:0] part2_bgmodel_d0;
wire   [12:0] part2_bgmodel_address1;
reg    part2_bgmodel_ce1;
reg    part2_bgmodel_we1;
wire   [31:0] part2_bgmodel_d1;
wire   [31:0] part2_bgmodel_q1;
reg   [9:0] part2_frame_in_address0;
reg    part2_frame_in_ce0;
reg    part2_frame_in_we0;
wire   [7:0] part2_frame_in_d0;
wire   [7:0] part2_frame_in_q0;
reg   [9:0] part2_frame_out_address0;
reg    part2_frame_out_ce0;
reg    part2_frame_out_we0;
wire   [0:0] part2_frame_out_d0;
wire   [0:0] part2_frame_out_q0;
reg   [12:0] part3_bgmodel_address0;
reg    part3_bgmodel_ce0;
reg    part3_bgmodel_we0;
reg   [31:0] part3_bgmodel_d0;
wire   [12:0] part3_bgmodel_address1;
reg    part3_bgmodel_ce1;
reg    part3_bgmodel_we1;
wire   [31:0] part3_bgmodel_d1;
wire   [31:0] part3_bgmodel_q1;
reg   [9:0] part3_frame_in_address0;
reg    part3_frame_in_ce0;
reg    part3_frame_in_we0;
wire   [7:0] part3_frame_in_d0;
wire   [7:0] part3_frame_in_q0;
reg   [9:0] part3_frame_out_address0;
reg    part3_frame_out_ce0;
reg    part3_frame_out_we0;
wire   [0:0] part3_frame_out_d0;
wire   [0:0] part3_frame_out_q0;
wire    grp_bgsub_process_fu_580_ap_start;
wire    grp_bgsub_process_fu_580_ap_idle;
wire    grp_bgsub_process_fu_580_ap_ready;
wire   [9:0] grp_bgsub_process_fu_580_frame_in_address0;
wire    grp_bgsub_process_fu_580_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_580_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_580_frame_out_address0;
wire    grp_bgsub_process_fu_580_frame_out_ce0;
wire    grp_bgsub_process_fu_580_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_580_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_580_bgmodel_address0;
wire    grp_bgsub_process_fu_580_bgmodel_ce0;
wire    grp_bgsub_process_fu_580_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_580_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_580_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_580_bgmodel_address1;
wire    grp_bgsub_process_fu_580_bgmodel_ce1;
wire    grp_bgsub_process_fu_580_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_580_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_580_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_580_learningRate;
wire    grp_bgsub_process_fu_589_ap_start;
wire    grp_bgsub_process_fu_589_ap_idle;
wire    grp_bgsub_process_fu_589_ap_ready;
wire   [9:0] grp_bgsub_process_fu_589_frame_in_address0;
wire    grp_bgsub_process_fu_589_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_589_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_589_frame_out_address0;
wire    grp_bgsub_process_fu_589_frame_out_ce0;
wire    grp_bgsub_process_fu_589_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_589_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_589_bgmodel_address0;
wire    grp_bgsub_process_fu_589_bgmodel_ce0;
wire    grp_bgsub_process_fu_589_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_589_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_589_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_589_bgmodel_address1;
wire    grp_bgsub_process_fu_589_bgmodel_ce1;
wire    grp_bgsub_process_fu_589_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_589_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_589_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_589_learningRate;
wire    grp_bgsub_process_fu_598_ap_start;
wire    grp_bgsub_process_fu_598_ap_idle;
wire    grp_bgsub_process_fu_598_ap_ready;
wire   [9:0] grp_bgsub_process_fu_598_frame_in_address0;
wire    grp_bgsub_process_fu_598_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_598_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_598_frame_out_address0;
wire    grp_bgsub_process_fu_598_frame_out_ce0;
wire    grp_bgsub_process_fu_598_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_598_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_598_bgmodel_address0;
wire    grp_bgsub_process_fu_598_bgmodel_ce0;
wire    grp_bgsub_process_fu_598_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_598_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_598_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_598_bgmodel_address1;
wire    grp_bgsub_process_fu_598_bgmodel_ce1;
wire    grp_bgsub_process_fu_598_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_598_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_598_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_598_learningRate;
reg   [19:0] p_reg_406;
reg   [31:0] learningRate_reg_417;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_1171;
reg    ap_sig_bdd_1174;
reg   [6:0] part_reg_430;
reg    ap_sig_cseq_ST_st122_fsm_97;
reg    ap_sig_bdd_1187;
reg   [9:0] indvar_phi_fu_446_p4;
reg   [12:0] indvar9_phi_fu_458_p4;
reg   [9:0] indvar1_phi_fu_470_p4;
reg   [12:0] indvar2_phi_fu_482_p4;
reg   [9:0] indvar3_phi_fu_494_p4;
reg   [12:0] indvar4_phi_fu_506_p4;
reg    grp_bgsub_process_fu_580_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st73_fsm_60;
reg    ap_sig_bdd_1224;
reg    grp_bgsub_process_fu_589_ap_start_ap_start_reg = 1'b0;
reg    grp_bgsub_process_fu_598_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_58_fu_733_p1;
wire   [63:0] tmp_61_fu_799_p1;
wire   [63:0] tmp_64_fu_840_p1;
wire   [63:0] tmp_67_fu_881_p1;
wire   [63:0] tmp_70_fu_922_p1;
wire   [63:0] tmp_73_fu_963_p1;
wire   [63:0] tmp_74_fu_980_p1;
wire   [63:0] tmp_76_fu_1011_p1;
wire   [63:0] tmp_78_fu_1036_p1;
wire   [63:0] tmp_80_fu_1067_p1;
wire   [63:0] tmp_82_fu_1092_p1;
wire   [63:0] tmp_84_fu_1123_p1;
wire   [63:0] tmp_114_fu_643_p1;
wire  signed [63:0] tmp_117_fu_711_p1;
wire   [63:0] tmp_120_fu_777_p1;
wire  signed [63:0] tmp_123_fu_818_p1;
wire   [63:0] tmp_126_fu_859_p1;
wire  signed [63:0] tmp_129_fu_900_p1;
wire   [63:0] tmp_132_fu_941_p1;
wire  signed [63:0] tmp_134_fu_989_p1;
wire  signed [63:0] tmp_136_fu_1045_p1;
wire  signed [63:0] tmp_138_fu_1101_p1;
reg    ap_reg_ioackin_m_axi_bgmodel_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_WREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_ARREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_ARREADY = 1'b0;
reg    ap_sig_ioackin_m_axi_frame_out_ARREADY;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_1371;
reg    ap_sig_cseq_ST_st30_fsm_25;
reg    ap_sig_bdd_1386;
reg    ap_sig_cseq_ST_st52_fsm_43;
reg    ap_sig_bdd_1399;
reg    ap_reg_ioackin_m_axi_frame_out_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_WREADY = 1'b0;
wire   [29:0] tmp_113_fu_629_p4;
wire   [15:0] p_shl_fu_672_p3;
wire   [13:0] p_shl2_fu_684_p3;
wire   [16:0] p_shl_cast_fu_680_p1;
wire   [16:0] p_shl2_cast_fu_692_p1;
wire   [32:0] tmp_116_fu_706_p2;
wire   [18:0] p_shl3_fu_738_p3;
wire   [16:0] p_shl4_fu_750_p3;
wire   [19:0] p_shl3_cast_fu_746_p1;
wire   [19:0] p_shl4_cast_fu_758_p1;
wire   [30:0] tmp_118_fu_768_p1;
wire   [16:0] tmp_59_fu_804_p2;
wire   [32:0] tmp_122_fu_813_p2;
wire   [19:0] tmp_62_fu_845_p2;
wire   [30:0] tmp_124_fu_850_p1;
wire   [16:0] tmp_65_fu_886_p2;
wire   [32:0] tmp_128_fu_895_p2;
wire   [19:0] tmp_68_fu_927_p2;
wire   [30:0] tmp_130_fu_932_p1;
wire   [32:0] tmp_133_fu_985_p2;
wire   [32:0] tmp_135_fu_1041_p2;
wire   [32:0] tmp_137_fu_1097_p2;
reg   [97:0] ap_NS_fsm;
reg    ap_sig_bdd_1282;
reg    ap_sig_bdd_1317;
reg    ap_sig_bdd_1332;
reg    ap_sig_bdd_1348;
reg    ap_sig_bdd_1293;
reg    ap_sig_bdd_1323;
reg    ap_sig_bdd_1339;
reg    ap_sig_bdd_1355;
reg    ap_sig_bdd_2104;
reg    ap_sig_bdd_1418;
reg    ap_sig_bdd_1431;
reg    ap_sig_bdd_1446;


bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_bgmodel_address0 ),
    .ce0( part_bgmodel_ce0 ),
    .we0( part_bgmodel_we0 ),
    .d0( part_bgmodel_d0 ),
    .q0( part_bgmodel_q0 ),
    .address1( part_bgmodel_address1 ),
    .ce1( part_bgmodel_ce1 ),
    .we1( part_bgmodel_we1 ),
    .d1( part_bgmodel_d1 ),
    .q1( part_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_in_address0 ),
    .ce0( part_frame_in_ce0 ),
    .we0( part_frame_in_we0 ),
    .d0( part_frame_in_d0 ),
    .q0( part_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_out_address0 ),
    .ce0( part_frame_out_ce0 ),
    .we0( part_frame_out_we0 ),
    .d0( part_frame_out_d0 ),
    .q0( part_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part2_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_bgmodel_address0 ),
    .ce0( part2_bgmodel_ce0 ),
    .we0( part2_bgmodel_we0 ),
    .d0( part2_bgmodel_d0 ),
    .q0( part2_bgmodel_q0 ),
    .address1( part2_bgmodel_address1 ),
    .ce1( part2_bgmodel_ce1 ),
    .we1( part2_bgmodel_we1 ),
    .d1( part2_bgmodel_d1 ),
    .q1( part2_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part2_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_in_address0 ),
    .ce0( part2_frame_in_ce0 ),
    .we0( part2_frame_in_we0 ),
    .d0( part2_frame_in_d0 ),
    .q0( part2_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part2_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_out_address0 ),
    .ce0( part2_frame_out_ce0 ),
    .we0( part2_frame_out_we0 ),
    .d0( part2_frame_out_d0 ),
    .q0( part2_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part3_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_bgmodel_address0 ),
    .ce0( part3_bgmodel_ce0 ),
    .we0( part3_bgmodel_we0 ),
    .d0( part3_bgmodel_d0 ),
    .q0( part3_bgmodel_q0 ),
    .address1( part3_bgmodel_address1 ),
    .ce1( part3_bgmodel_ce1 ),
    .we1( part3_bgmodel_we1 ),
    .d1( part3_bgmodel_d1 ),
    .q1( part3_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part3_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_frame_in_address0 ),
    .ce0( part3_frame_in_ce0 ),
    .we0( part3_frame_in_we0 ),
    .d0( part3_frame_in_d0 ),
    .q0( part3_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part3_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_frame_out_address0 ),
    .ce0( part3_frame_out_ce0 ),
    .we0( part3_frame_out_we0 ),
    .d0( part3_frame_out_d0 ),
    .q0( part3_frame_out_q0 )
);

bgsub_process grp_bgsub_process_fu_580(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_580_ap_start ),
    .ap_done( grp_bgsub_process_fu_580_ap_done ),
    .ap_idle( grp_bgsub_process_fu_580_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_580_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_580_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_580_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_580_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_580_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_580_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_580_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_580_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_580_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_580_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_580_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_580_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_580_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_580_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_580_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_580_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_580_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_580_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_580_learningRate )
);

bgsub_process grp_bgsub_process_fu_589(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_589_ap_start ),
    .ap_done( grp_bgsub_process_fu_589_ap_done ),
    .ap_idle( grp_bgsub_process_fu_589_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_589_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_589_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_589_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_589_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_589_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_589_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_589_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_589_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_589_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_589_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_589_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_589_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_589_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_589_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_589_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_589_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_589_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_589_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_589_learningRate )
);

bgsub_process grp_bgsub_process_fu_598(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_598_ap_start ),
    .ap_done( grp_bgsub_process_fu_598_ap_done ),
    .ap_idle( grp_bgsub_process_fu_598_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_598_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_598_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_598_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_598_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_598_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_598_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_598_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_598_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_598_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_598_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_598_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_598_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_598_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_598_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_598_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_598_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_598_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_598_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_598_learningRate )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_666_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85)))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~ap_sig_bdd_414) | ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_654_p2) & ~((ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2))))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_721_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond1_fu_721_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_721_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1080_p2))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_fu_1080_p2))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_1;
        end else if (((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1080_p2)))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))) begin
            ap_reg_ppiten_pp10_it2 <= ap_reg_ppiten_pp10_it1;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85))) begin
            ap_reg_ppiten_pp10_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1111_p2))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_fu_1111_p2))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1111_p2)))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2))) begin
            ap_reg_ppiten_pp11_it2 <= ap_reg_ppiten_pp11_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91))) begin
            ap_reg_ppiten_pp11_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_787_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond4_fu_787_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_787_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_828_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond5_fu_828_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_828_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_869_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == exitcond6_fu_869_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_869_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_910_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & (ap_const_lv1_0 == exitcond7_fu_910_p2))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_910_p2)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
            ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_951_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & (ap_const_lv1_0 == exitcond8_fu_951_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_951_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_968_p2))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done)))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_fu_968_p2))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_968_p2)))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))) begin
            ap_reg_ppiten_pp6_it2 <= ap_reg_ppiten_pp6_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done)))) begin
            ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_999_p2))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_fu_999_p2))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_999_p2)))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2))) begin
            ap_reg_ppiten_pp7_it2 <= ap_reg_ppiten_pp7_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1024_p2))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_fu_1024_p2))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1024_p2)))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) begin
            ap_reg_ppiten_pp8_it2 <= ap_reg_ppiten_pp8_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp8_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1055_p2))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_fu_1055_p2))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1055_p2)))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2))) begin
            ap_reg_ppiten_pp9_it2 <= ap_reg_ppiten_pp9_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79))) begin
            ap_reg_ppiten_pp9_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_580_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_580_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_60)) begin
            grp_bgsub_process_fu_580_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_580_ap_ready)) begin
            grp_bgsub_process_fu_580_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_589_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_589_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_60)) begin
            grp_bgsub_process_fu_589_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_589_ap_ready)) begin
            grp_bgsub_process_fu_589_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_598_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_598_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_60)) begin
            grp_bgsub_process_fu_598_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_598_ap_ready)) begin
            grp_bgsub_process_fu_598_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85))) begin
        indvar10_reg_558 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_fu_1080_p2))) begin
        indvar10_reg_558 <= indvar_next10_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91))) begin
        indvar11_reg_569 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_fu_1111_p2))) begin
        indvar11_reg_569 <= indvar_next11_fu_1117_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1246) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar1_reg_466 <= indvar_next2_reg_1250;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
        indvar1_reg_466 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1266) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar2_reg_478 <= indvar_next3_reg_1270;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
        indvar2_reg_478 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1286) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        indvar3_reg_490 <= indvar_next4_reg_1290;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
        indvar3_reg_490 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1306) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        indvar4_reg_502 <= indvar_next5_reg_1310;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
        indvar4_reg_502 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_fu_968_p2))) begin
        indvar5_reg_514 <= indvar_next6_fu_974_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done)))) begin
        indvar5_reg_514 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
        indvar6_reg_525 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_fu_999_p2))) begin
        indvar6_reg_525 <= indvar_next7_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        indvar7_reg_536 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_fu_1024_p2))) begin
        indvar7_reg_536 <= indvar_next8_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79))) begin
        indvar8_reg_547 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_fu_1055_p2))) begin
        indvar8_reg_547 <= indvar_next9_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1226) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar9_reg_454 <= indvar_next1_reg_1230;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
        indvar9_reg_454 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_reg_442 <= indvar_next_reg_1204;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        indvar_reg_442 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1174)) begin
        learningRate_reg_417[23] <= 1'b1;
        learningRate_reg_417[24] <= 1'b1;
        learningRate_reg_417[25] <= 1'b1;
        learningRate_reg_417[26] <= 1'b1;
        learningRate_reg_417[27] <= 1'b1;
        learningRate_reg_417[28] <= 1'b1;
        learningRate_reg_417[29] <= 1'b1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == init) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        learningRate_reg_417[23] <= 1'b0;
        learningRate_reg_417[24] <= 1'b0;
        learningRate_reg_417[25] <= 1'b0;
        learningRate_reg_417[26] <= 1'b0;
        learningRate_reg_417[27] <= 1'b0;
        learningRate_reg_417[28] <= 1'b0;
        learningRate_reg_417[29] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        p_reg_406 <= ap_const_lv20_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_654_p2) & ~((ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
        p_reg_406 <= p_1_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_97) & ~(m_axi_frame_out_BVALID == ap_const_logic_0))) begin
        part_reg_430 <= part_1_reg_1444;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1174)) begin
        part_reg_430 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)))) begin
        ap_reg_ppstg_exitcond10_reg_1382_pp9_it1 <= exitcond10_reg_1382;
        exitcond10_reg_1382 <= exitcond10_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)))) begin
        ap_reg_ppstg_exitcond11_reg_1401_pp10_it1 <= exitcond11_reg_1401;
        exitcond11_reg_1401 <= exitcond11_fu_1080_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)))) begin
        ap_reg_ppstg_exitcond12_reg_1425_pp11_it1 <= exitcond12_reg_1425;
        exitcond12_reg_1425 <= exitcond12_fu_1111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond1_reg_1200_pp0_it1 <= exitcond1_reg_1200;
        ap_reg_ppstg_indvar_reg_442_pp0_it1 <= indvar_reg_442;
        exitcond1_reg_1200 <= exitcond1_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)))) begin
        ap_reg_ppstg_exitcond2_reg_1339_pp7_it1 <= exitcond2_reg_1339;
        exitcond2_reg_1339 <= exitcond2_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)))) begin
        ap_reg_ppstg_exitcond3_reg_1358_pp8_it1 <= exitcond3_reg_1358;
        exitcond3_reg_1358 <= exitcond3_fu_1024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        ap_reg_ppstg_exitcond4_reg_1226_pp1_it1 <= exitcond4_reg_1226;
        ap_reg_ppstg_indvar9_reg_454_pp1_it1 <= indvar9_reg_454;
        exitcond4_reg_1226 <= exitcond4_fu_787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        ap_reg_ppstg_exitcond5_reg_1246_pp2_it1 <= exitcond5_reg_1246;
        ap_reg_ppstg_indvar1_reg_466_pp2_it1 <= indvar1_reg_466;
        exitcond5_reg_1246 <= exitcond5_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        ap_reg_ppstg_exitcond6_reg_1266_pp3_it1 <= exitcond6_reg_1266;
        ap_reg_ppstg_indvar2_reg_478_pp3_it1 <= indvar2_reg_478;
        exitcond6_reg_1266 <= exitcond6_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        ap_reg_ppstg_exitcond7_reg_1286_pp4_it1 <= exitcond7_reg_1286;
        ap_reg_ppstg_indvar3_reg_490_pp4_it1 <= indvar3_reg_490;
        exitcond7_reg_1286 <= exitcond7_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        ap_reg_ppstg_exitcond8_reg_1306_pp5_it1 <= exitcond8_reg_1306;
        ap_reg_ppstg_indvar4_reg_502_pp5_it1 <= indvar4_reg_502;
        exitcond8_reg_1306 <= exitcond8_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)))) begin
        ap_reg_ppstg_exitcond9_reg_1315_pp6_it1 <= exitcond9_reg_1315;
        exitcond9_reg_1315 <= exitcond9_fu_968_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY))) begin
        bgmodel_addr_17_reg_1220[30 : 0] <= tmp_120_fu_777_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34))) begin
        bgmodel_addr_18_reg_1260[30 : 0] <= tmp_126_fu_859_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52))) begin
        bgmodel_addr_19_reg_1300[30 : 0] <= tmp_132_fu_941_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_reg_1382))) begin
        extLd1_reg_1396 <= extLd1_fu_1072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_reg_1425))) begin
        extLd2_reg_1439 <= extLd2_fu_1128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & (ap_const_lv1_0 == exitcond2_reg_1339))) begin
        extLd_reg_1353 <= extLd_fu_1016_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_24)) begin
        frame_out_addr_2_reg_1240 <= tmp_123_fu_818_p1;
        tmp_121_reg_1235[16 : 7] <= tmp_121_fu_809_p1[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_42)) begin
        frame_out_addr_3_reg_1280 <= tmp_129_fu_900_p1;
        tmp_127_reg_1275[16 : 7] <= tmp_127_fu_891_p1[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_63)) begin
        frame_out_addr_4_reg_1334 <= tmp_134_fu_989_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_75)) begin
        frame_out_addr_5_reg_1377 <= tmp_136_fu_1045_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_87)) begin
        frame_out_addr_6_reg_1420 <= tmp_138_fu_1101_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_54_fu_666_p2))) begin
        frame_out_addr_reg_1194 <= tmp_117_fu_711_p1;
        tmp_115_reg_1189[16 : 7] <= tmp_115_fu_702_p1[16 : 7];
        tmp_55_reg_1183[16 : 7] <= tmp_55_fu_696_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar_next1_reg_1230 <= indvar_next1_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar_next2_reg_1250 <= indvar_next2_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar_next3_reg_1270 <= indvar_next3_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        indvar_next4_reg_1290 <= indvar_next4_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        indvar_next5_reg_1310 <= indvar_next5_fu_957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_next_reg_1204 <= indvar_next_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_reg_1358))) begin
        part2_bgmodel_load_reg_1372 <= part2_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_reg_1401))) begin
        part3_bgmodel_load_reg_1415 <= part3_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st118_fsm_93)) begin
        part_1_reg_1444 <= part_1_fu_1136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & (ap_const_lv1_0 == exitcond9_reg_1315))) begin
        part_bgmodel_load_reg_1329 <= part_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1246) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1286) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))))) begin
        reg_607 <= m_axi_frame_out_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1226) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1266) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1306) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))))) begin
        reg_614 <= m_axi_bgmodel_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        tmp_114_cast_reg_1146 <= tmp_114_cast_fu_621_p1;
        tmp_115_cast_reg_1153 <= tmp_115_cast_fu_625_p1;
        tmp_116_cast_reg_1160[29 : 0] <= tmp_116_cast_fu_639_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_15)) begin
        tmp_119_reg_1215 <= tmp_119_fu_772_p2;
        tmp_56_reg_1209[19 : 10] <= tmp_56_fu_762_p2[19 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_33)) begin
        tmp_125_reg_1255 <= tmp_125_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_51)) begin
        tmp_131_reg_1295 <= tmp_131_fu_936_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st7_fsm_6 or tmp_54_fu_666_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_666_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_54_fu_666_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_666_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_238) begin
    if (ap_sig_bdd_238) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_758) begin
    if (ap_sig_bdd_758) begin
        ap_sig_cseq_ST_pp10_stg0_fsm_86 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp10_stg0_fsm_86 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_803) begin
    if (ap_sig_bdd_803) begin
        ap_sig_cseq_ST_pp11_stg0_fsm_92 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp11_stg0_fsm_92 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_263) begin
    if (ap_sig_bdd_263) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_287) begin
    if (ap_sig_bdd_287) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_310) begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_333) begin
    if (ap_sig_bdd_333) begin
        ap_sig_cseq_ST_pp4_stg0_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp4_stg0_fsm_50 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_356) begin
    if (ap_sig_bdd_356) begin
        ap_sig_cseq_ST_pp5_stg0_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp5_stg0_fsm_59 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_598) begin
    if (ap_sig_bdd_598) begin
        ap_sig_cseq_ST_pp6_stg0_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp6_stg0_fsm_62 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_643) begin
    if (ap_sig_bdd_643) begin
        ap_sig_cseq_ST_pp7_stg0_fsm_68 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg0_fsm_68 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_679) begin
    if (ap_sig_bdd_679) begin
        ap_sig_cseq_ST_pp8_stg0_fsm_74 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp8_stg0_fsm_74 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_724) begin
    if (ap_sig_bdd_724) begin
        ap_sig_cseq_ST_pp9_stg0_fsm_80 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp9_stg0_fsm_80 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_978) begin
    if (ap_sig_bdd_978) begin
        ap_sig_cseq_ST_st106_fsm_85 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st106_fsm_85 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_794) begin
    if (ap_sig_bdd_794) begin
        ap_sig_cseq_ST_st110_fsm_87 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st110_fsm_87 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_989) begin
    if (ap_sig_bdd_989) begin
        ap_sig_cseq_ST_st114_fsm_91 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st114_fsm_91 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_837) begin
    if (ap_sig_bdd_837) begin
        ap_sig_cseq_ST_st118_fsm_93 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st118_fsm_93 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1187) begin
    if (ap_sig_bdd_1187) begin
        ap_sig_cseq_ST_st122_fsm_97 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st122_fsm_97 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_844) begin
    if (ap_sig_bdd_844) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_479) begin
    if (ap_sig_bdd_479) begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_490) begin
    if (ap_sig_bdd_490) begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_117) begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_856) begin
    if (ap_sig_bdd_856) begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_510) begin
    if (ap_sig_bdd_510) begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_439) begin
    if (ap_sig_bdd_439) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1386) begin
    if (ap_sig_bdd_1386) begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_868) begin
    if (ap_sig_bdd_868) begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_528) begin
    if (ap_sig_bdd_528) begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_537) begin
    if (ap_sig_bdd_537) begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_880) begin
    if (ap_sig_bdd_880) begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_554) begin
    if (ap_sig_bdd_554) begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1399) begin
    if (ap_sig_bdd_1399) begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_892) begin
    if (ap_sig_bdd_892) begin
        ap_sig_cseq_ST_st58_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_572) begin
    if (ap_sig_bdd_572) begin
        ap_sig_cseq_ST_st62_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_51 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_581) begin
    if (ap_sig_bdd_581) begin
        ap_sig_cseq_ST_st63_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_904) begin
    if (ap_sig_bdd_904) begin
        ap_sig_cseq_ST_st69_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_58 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1171) begin
    if (ap_sig_bdd_1171) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1224) begin
    if (ap_sig_bdd_1224) begin
        ap_sig_cseq_ST_st73_fsm_60 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_60 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_916) begin
    if (ap_sig_bdd_916) begin
        ap_sig_cseq_ST_st74_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st74_fsm_61 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_634) begin
    if (ap_sig_bdd_634) begin
        ap_sig_cseq_ST_st78_fsm_63 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st78_fsm_63 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_455) begin
    if (ap_sig_bdd_455) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_937) begin
    if (ap_sig_bdd_937) begin
        ap_sig_cseq_ST_st82_fsm_67 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st82_fsm_67 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1371) begin
    if (ap_sig_bdd_1371) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_953) begin
    if (ap_sig_bdd_953) begin
        ap_sig_cseq_ST_st90_fsm_73 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st90_fsm_73 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_715) begin
    if (ap_sig_bdd_715) begin
        ap_sig_cseq_ST_st94_fsm_75 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st94_fsm_75 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_967) begin
    if (ap_sig_bdd_967) begin
        ap_sig_cseq_ST_st98_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st98_fsm_79 = ap_const_logic_0;
    end
end

always @ (m_axi_bgmodel_ARREADY or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = m_axi_bgmodel_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_AWREADY or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = m_axi_bgmodel_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_WREADY or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = m_axi_bgmodel_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_ARREADY or ap_reg_ioackin_m_axi_frame_out_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = m_axi_frame_out_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_AWREADY or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = m_axi_frame_out_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_WREADY or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = m_axi_frame_out_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = ap_const_logic_1;
    end
end

always @ (indvar1_reg_466 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1246 or ap_reg_ppiten_pp2_it1 or indvar_next2_reg_1250) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1246) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        indvar1_phi_fu_470_p4 = indvar_next2_reg_1250;
    end else begin
        indvar1_phi_fu_470_p4 = indvar1_reg_466;
    end
end

always @ (indvar2_reg_478 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1266 or ap_reg_ppiten_pp3_it1 or indvar_next3_reg_1270) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1266) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        indvar2_phi_fu_482_p4 = indvar_next3_reg_1270;
    end else begin
        indvar2_phi_fu_482_p4 = indvar2_reg_478;
    end
end

always @ (indvar3_reg_490 or ap_sig_cseq_ST_pp4_stg0_fsm_50 or exitcond7_reg_1286 or ap_reg_ppiten_pp4_it1 or indvar_next4_reg_1290) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1286) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
        indvar3_phi_fu_494_p4 = indvar_next4_reg_1290;
    end else begin
        indvar3_phi_fu_494_p4 = indvar3_reg_490;
    end
end

always @ (indvar4_reg_502 or ap_sig_cseq_ST_pp5_stg0_fsm_59 or exitcond8_reg_1306 or ap_reg_ppiten_pp5_it1 or indvar_next5_reg_1310) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1306) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
        indvar4_phi_fu_506_p4 = indvar_next5_reg_1310;
    end else begin
        indvar4_phi_fu_506_p4 = indvar4_reg_502;
    end
end

always @ (indvar9_reg_454 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1226 or ap_reg_ppiten_pp1_it1 or indvar_next1_reg_1230) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1226) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        indvar9_phi_fu_458_p4 = indvar_next1_reg_1230;
    end else begin
        indvar9_phi_fu_458_p4 = indvar9_reg_454;
    end
end

always @ (indvar_reg_442 or ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_1200 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_1204) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar_phi_fu_446_p4 = indvar_next_reg_1204;
    end else begin
        indvar_phi_fu_446_p4 = indvar_reg_442;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or ap_sig_cseq_ST_st63_fsm_52 or tmp_120_fu_777_p1 or tmp_126_fu_859_p1 or tmp_132_fu_941_p1 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52)) begin
            m_axi_bgmodel_ARADDR = tmp_132_fu_941_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)) begin
            m_axi_bgmodel_ARADDR = tmp_126_fu_859_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16)) begin
            m_axi_bgmodel_ARADDR = tmp_120_fu_777_p1;
        end else begin
            m_axi_bgmodel_ARADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_ARADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or ap_sig_cseq_ST_st63_fsm_52 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)))) begin
        m_axi_bgmodel_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_addr_17_reg_1220 or bgmodel_addr_18_reg_1260 or bgmodel_addr_19_reg_1300 or tmp_114_fu_643_p1 or ap_reg_ioackin_m_axi_bgmodel_AWREADY or ap_sig_bdd_1282 or ap_sig_bdd_1317 or ap_sig_bdd_1332 or ap_sig_bdd_1348) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        if (ap_sig_bdd_1348) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_19_reg_1300;
        end else if (ap_sig_bdd_1332) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_18_reg_1260;
        end else if (ap_sig_bdd_1317) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_17_reg_1220;
        end else if (ap_sig_bdd_1282) begin
            m_axi_bgmodel_AWADDR = tmp_114_fu_643_p1;
        end else begin
            m_axi_bgmodel_AWADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_AWADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_414 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_ap_done or grp_bgsub_process_fu_589_ap_done or grp_bgsub_process_fu_598_ap_done or ap_sig_cseq_ST_st90_fsm_73 or ap_sig_cseq_ST_st106_fsm_85 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_1400;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_414 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_96000;
    end else begin
        m_axi_bgmodel_AWLEN = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_414 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_ap_done or grp_bgsub_process_fu_589_ap_done or grp_bgsub_process_fu_598_ap_done or ap_sig_cseq_ST_st90_fsm_73 or ap_sig_cseq_ST_st106_fsm_85 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_414 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_AWVALID = ap_const_logic_0;
    end
end

always @ (init or m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st82_fsm_67 or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_cseq_ST_st98_fsm_79 or ap_sig_cseq_ST_st114_fsm_91 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_bdd_1174) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91)) | (~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1174))) begin
        m_axi_bgmodel_BREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1226 or ap_sig_bdd_271 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1266 or ap_sig_bdd_317 or ap_reg_ppiten_pp3_it1 or ap_sig_cseq_ST_pp5_stg0_fsm_59 or exitcond8_reg_1306 or ap_sig_bdd_363 or ap_reg_ppiten_pp5_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1226) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1266) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1306) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))))) begin
        m_axi_bgmodel_RREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_RREADY = ap_const_logic_0;
    end
end

always @ (part_bgmodel_load_reg_1329 or part2_bgmodel_load_reg_1372 or part3_bgmodel_load_reg_1415 or ap_reg_ioackin_m_axi_bgmodel_WREADY or ap_sig_bdd_1293 or ap_sig_bdd_1323 or ap_sig_bdd_1339 or ap_sig_bdd_1355) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        if (ap_sig_bdd_1355) begin
            m_axi_bgmodel_WDATA = part3_bgmodel_load_reg_1415;
        end else if (ap_sig_bdd_1339) begin
            m_axi_bgmodel_WDATA = part2_bgmodel_load_reg_1372;
        end else if (ap_sig_bdd_1323) begin
            m_axi_bgmodel_WDATA = part_bgmodel_load_reg_1329;
        end else if (ap_sig_bdd_1293) begin
            m_axi_bgmodel_WDATA = ap_const_lv32_0;
        end else begin
            m_axi_bgmodel_WDATA = 'bx;
        end
    end else begin
        m_axi_bgmodel_WDATA = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_654_p2 or ap_reg_ppstg_exitcond9_reg_1315_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_reg_ppstg_exitcond3_reg_1358_pp8_it1 or ap_reg_ppiten_pp8_it2 or ap_reg_ppstg_exitcond11_reg_1401_pp10_it1 or ap_reg_ppiten_pp10_it2 or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)))) begin
        m_axi_bgmodel_WVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_WVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_reg_1194 or frame_out_addr_2_reg_1240 or frame_out_addr_3_reg_1280 or ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25 or ap_sig_cseq_ST_st52_fsm_43) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_3_reg_1280;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_2_reg_1240;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_reg_1194;
        end else begin
            m_axi_frame_out_ARADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_ARADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25 or ap_sig_cseq_ST_st52_fsm_43) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)))) begin
        m_axi_frame_out_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_ARVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_4_reg_1334 or frame_out_addr_5_reg_1377 or frame_out_addr_6_reg_1420 or ap_sig_cseq_ST_st82_fsm_67 or ap_sig_cseq_ST_st98_fsm_79 or ap_sig_cseq_ST_st114_fsm_91 or ap_sig_bdd_2104) begin
    if (ap_sig_bdd_2104) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_6_reg_1420;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_5_reg_1377;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_4_reg_1334;
        end else begin
            m_axi_frame_out_AWADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_AWADDR = 'bx;
    end
end

always @ (m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st82_fsm_67 or ap_sig_cseq_ST_st98_fsm_79 or ap_sig_cseq_ST_st114_fsm_91 or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_67) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_79) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st114_fsm_91) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)))) begin
        m_axi_frame_out_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_AWVALID = ap_const_logic_0;
    end
end

always @ (m_axi_frame_out_BVALID or ap_sig_ioackin_m_axi_bgmodel_AWREADY or ap_sig_cseq_ST_st90_fsm_73 or ap_sig_cseq_ST_st106_fsm_85 or ap_sig_cseq_ST_st122_fsm_97) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_97) & ~(m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        m_axi_frame_out_BREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_1200 or ap_sig_bdd_247 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1246 or ap_sig_bdd_294 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp4_stg0_fsm_50 or exitcond7_reg_1286 or ap_sig_bdd_340 or ap_reg_ppiten_pp4_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1246) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1286) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))))) begin
        m_axi_frame_out_RREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_RREADY = ap_const_logic_0;
    end
end

always @ (extLd_reg_1353 or extLd1_reg_1396 or extLd2_reg_1439 or ap_reg_ioackin_m_axi_frame_out_WREADY or ap_sig_bdd_1418 or ap_sig_bdd_1431 or ap_sig_bdd_1446) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        if (ap_sig_bdd_1446) begin
            m_axi_frame_out_WDATA = extLd2_reg_1439;
        end else if (ap_sig_bdd_1431) begin
            m_axi_frame_out_WDATA = extLd1_reg_1396;
        end else if (ap_sig_bdd_1418) begin
            m_axi_frame_out_WDATA = extLd_reg_1353;
        end else begin
            m_axi_frame_out_WDATA = 'bx;
        end
    end else begin
        m_axi_frame_out_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond2_reg_1339_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_reg_ppstg_exitcond10_reg_1382_pp9_it1 or ap_reg_ppiten_pp9_it2 or ap_reg_ppstg_exitcond12_reg_1425_pp11_it1 or ap_reg_ppiten_pp11_it2 or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)))) begin
        m_axi_frame_out_WVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_WVALID = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or ap_sig_cseq_ST_pp8_stg0_fsm_74 or ap_reg_ppiten_pp8_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_address0 or tmp_67_fu_881_p1 or tmp_78_fu_1036_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_address0 = tmp_67_fu_881_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0))) begin
        part2_bgmodel_address0 = tmp_78_fu_1036_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_address0 = grp_bgsub_process_fu_589_bgmodel_address0;
    end else begin
        part2_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_317 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp8_stg0_fsm_74 or ap_reg_ppiten_pp8_it0 or ap_reg_ppstg_exitcond3_reg_1358_pp8_it1 or ap_reg_ppiten_pp8_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))))) begin
        part2_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_ce0 = grp_bgsub_process_fu_589_bgmodel_ce0;
    end else begin
        part2_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_ce1 = grp_bgsub_process_fu_589_bgmodel_ce1;
    end else begin
        part2_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or reg_614 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_d0 = reg_614;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_d0 = grp_bgsub_process_fu_589_bgmodel_d0;
    end else begin
        part2_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_317 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppstg_exitcond6_reg_1266_pp3_it1 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_1266_pp3_it1))) begin
        part2_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_we0 = grp_bgsub_process_fu_589_bgmodel_we0;
    end else begin
        part2_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_bgmodel_we1 = grp_bgsub_process_fu_589_bgmodel_we1;
    end else begin
        part2_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_frame_in_address0 or tmp_64_fu_840_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) begin
        part2_frame_in_address0 = tmp_64_fu_840_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_frame_in_address0 = grp_bgsub_process_fu_589_frame_in_address0;
    end else begin
        part2_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_294 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        part2_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_frame_in_ce0 = grp_bgsub_process_fu_589_frame_in_ce0;
    end else begin
        part2_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_294 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond5_reg_1246_pp2_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1246_pp2_it1))) begin
        part2_frame_in_we0 = ap_const_logic_1;
    end else begin
        part2_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp9_stg0_fsm_80 or ap_reg_ppiten_pp9_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_frame_out_address0 or tmp_80_fu_1067_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        part2_frame_out_address0 = tmp_80_fu_1067_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_frame_out_address0 = grp_bgsub_process_fu_589_frame_out_address0;
    end else begin
        part2_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp9_stg0_fsm_80 or ap_reg_ppiten_pp9_it0 or ap_reg_ppstg_exitcond10_reg_1382_pp9_it1 or ap_reg_ppiten_pp9_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)))) begin
        part2_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_frame_out_ce0 = grp_bgsub_process_fu_589_frame_out_ce0;
    end else begin
        part2_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_589_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part2_frame_out_we0 = grp_bgsub_process_fu_589_frame_out_we0;
    end else begin
        part2_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp5_it2 or ap_sig_cseq_ST_pp10_stg0_fsm_86 or ap_reg_ppiten_pp10_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_address0 or tmp_73_fu_963_p1 or tmp_82_fu_1092_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) begin
        part3_bgmodel_address0 = tmp_73_fu_963_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0))) begin
        part3_bgmodel_address0 = tmp_82_fu_1092_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_address0 = grp_bgsub_process_fu_598_bgmodel_address0;
    end else begin
        part3_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_363 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp10_stg0_fsm_86 or ap_reg_ppiten_pp10_it0 or ap_reg_ppstg_exitcond11_reg_1401_pp10_it1 or ap_reg_ppiten_pp10_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))))) begin
        part3_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_ce0 = grp_bgsub_process_fu_598_bgmodel_ce0;
    end else begin
        part3_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_ce1 = grp_bgsub_process_fu_598_bgmodel_ce1;
    end else begin
        part3_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp5_it2 or reg_614 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) begin
        part3_bgmodel_d0 = reg_614;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_d0 = grp_bgsub_process_fu_598_bgmodel_d0;
    end else begin
        part3_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_363 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_exitcond8_reg_1306_pp5_it1 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1306_pp5_it1))) begin
        part3_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_we0 = grp_bgsub_process_fu_598_bgmodel_we0;
    end else begin
        part3_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_bgmodel_we1 = grp_bgsub_process_fu_598_bgmodel_we1;
    end else begin
        part3_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp4_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_frame_in_address0 or tmp_70_fu_922_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) begin
        part3_frame_in_address0 = tmp_70_fu_922_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_frame_in_address0 = grp_bgsub_process_fu_598_frame_in_address0;
    end else begin
        part3_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_340 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        part3_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_frame_in_ce0 = grp_bgsub_process_fu_598_frame_in_ce0;
    end else begin
        part3_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_340 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppstg_exitcond7_reg_1286_pp4_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1286_pp4_it1))) begin
        part3_frame_in_we0 = ap_const_logic_1;
    end else begin
        part3_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp11_stg0_fsm_92 or ap_reg_ppiten_pp11_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_frame_out_address0 or tmp_84_fu_1123_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0))) begin
        part3_frame_out_address0 = tmp_84_fu_1123_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_frame_out_address0 = grp_bgsub_process_fu_598_frame_out_address0;
    end else begin
        part3_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp11_stg0_fsm_92 or ap_reg_ppiten_pp11_it0 or ap_reg_ppstg_exitcond12_reg_1425_pp11_it1 or ap_reg_ppiten_pp11_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)))) begin
        part3_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_frame_out_ce0 = grp_bgsub_process_fu_598_frame_out_ce0;
    end else begin
        part3_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_598_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part3_frame_out_we0 = grp_bgsub_process_fu_598_frame_out_we0;
    end else begin
        part3_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp6_stg0_fsm_62 or ap_reg_ppiten_pp6_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_address0 or tmp_61_fu_799_p1 or tmp_74_fu_980_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_address0 = tmp_61_fu_799_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0))) begin
        part_bgmodel_address0 = tmp_74_fu_980_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_address0 = grp_bgsub_process_fu_580_bgmodel_address0;
    end else begin
        part_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_271 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp6_stg0_fsm_62 or ap_reg_ppiten_pp6_it0 or ap_reg_ppstg_exitcond9_reg_1315_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_62) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        part_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_ce0 = grp_bgsub_process_fu_580_bgmodel_ce0;
    end else begin
        part_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_ce1 = grp_bgsub_process_fu_580_bgmodel_ce1;
    end else begin
        part_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or reg_614 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_d0 = reg_614;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_d0 = grp_bgsub_process_fu_580_bgmodel_d0;
    end else begin
        part_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_271 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond4_reg_1226_pp1_it1 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_1226_pp1_it1))) begin
        part_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_we0 = grp_bgsub_process_fu_580_bgmodel_we0;
    end else begin
        part_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_bgmodel_we1 = grp_bgsub_process_fu_580_bgmodel_we1;
    end else begin
        part_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_frame_in_address0 or tmp_58_fu_733_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        part_frame_in_address0 = tmp_58_fu_733_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_frame_in_address0 = grp_bgsub_process_fu_580_frame_in_address0;
    end else begin
        part_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_247 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        part_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_frame_in_ce0 = grp_bgsub_process_fu_580_frame_in_ce0;
    end else begin
        part_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_247 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond1_reg_1200_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1200_pp0_it1))) begin
        part_frame_in_we0 = ap_const_logic_1;
    end else begin
        part_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp7_stg0_fsm_68 or ap_reg_ppiten_pp7_it0 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_frame_out_address0 or tmp_76_fu_1011_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0))) begin
        part_frame_out_address0 = tmp_76_fu_1011_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_frame_out_address0 = grp_bgsub_process_fu_580_frame_out_address0;
    end else begin
        part_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp7_stg0_fsm_68 or ap_reg_ppiten_pp7_it0 or ap_reg_ppstg_exitcond2_reg_1339_pp7_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp7_it2 or ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)))) begin
        part_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_frame_out_ce0 = grp_bgsub_process_fu_580_frame_out_ce0;
    end else begin
        part_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
        part_frame_out_we0 = grp_bgsub_process_fu_580_frame_out_we0;
    end else begin
        part_frame_out_we0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or init or m_axi_bgmodel_BVALID or m_axi_frame_out_BVALID or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_247 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_271 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_294 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp3_it0 or ap_sig_bdd_317 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppiten_pp4_it0 or ap_sig_bdd_340 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppiten_pp5_it0 or ap_sig_bdd_363 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_sig_bdd_414 or ap_sig_ioackin_m_axi_bgmodel_AWREADY or exitcond_fu_654_p2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or tmp_54_fu_666_p2 or exitcond1_fu_721_p2 or ap_sig_ioackin_m_axi_bgmodel_ARREADY or exitcond4_fu_787_p2 or exitcond5_fu_828_p2 or exitcond6_fu_869_p2 or exitcond7_fu_910_p2 or exitcond8_fu_951_p2 or exitcond9_fu_968_p2 or ap_reg_ppiten_pp6_it0 or ap_reg_ppiten_pp6_it1 or ap_reg_ppstg_exitcond9_reg_1315_pp6_it1 or ap_reg_ppiten_pp6_it2 or exitcond2_fu_999_p2 or ap_reg_ppiten_pp7_it0 or ap_reg_ppiten_pp7_it1 or ap_reg_ppstg_exitcond2_reg_1339_pp7_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp7_it2 or exitcond3_fu_1024_p2 or ap_reg_ppiten_pp8_it0 or ap_reg_ppiten_pp8_it1 or ap_reg_ppstg_exitcond3_reg_1358_pp8_it1 or ap_reg_ppiten_pp8_it2 or exitcond10_fu_1055_p2 or ap_reg_ppiten_pp9_it0 or ap_reg_ppiten_pp9_it1 or ap_reg_ppstg_exitcond10_reg_1382_pp9_it1 or ap_reg_ppiten_pp9_it2 or exitcond11_fu_1080_p2 or ap_reg_ppiten_pp10_it0 or ap_reg_ppiten_pp10_it1 or ap_reg_ppstg_exitcond11_reg_1401_pp10_it1 or ap_reg_ppiten_pp10_it2 or exitcond12_fu_1111_p2 or ap_reg_ppiten_pp11_it0 or ap_reg_ppiten_pp11_it1 or ap_reg_ppstg_exitcond12_reg_1425_pp11_it1 or ap_reg_ppiten_pp11_it2 or grp_bgsub_process_fu_580_ap_done or grp_bgsub_process_fu_589_ap_done or grp_bgsub_process_fu_598_ap_done or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_bdd_1174 or ap_sig_ioackin_m_axi_frame_out_ARREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if (((ap_const_lv1_0 == init) & ~(ap_sig_bdd_414 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond_fu_654_p2) & ~((ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~((ap_const_lv1_0 == exitcond_fu_654_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)) & ~(ap_const_lv1_0 == exitcond_fu_654_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~ap_sig_bdd_1174) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_54_fu_666_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
        end
        ap_ST_pp0_stg0_fsm_14 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_721_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_247 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_721_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st18_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end
        end
        ap_ST_st18_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_16;
        end
        ap_ST_st19_fsm_16 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st20_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_16;
            end
        end
        ap_ST_st20_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_18;
        end
        ap_ST_st21_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_19;
        end
        ap_ST_st22_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_20;
        end
        ap_ST_st23_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_21;
        end
        ap_ST_st24_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_22;
        end
        ap_ST_st25_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
        end
        ap_ST_pp1_stg0_fsm_23 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_787_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_271 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_787_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st29_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end
        end
        ap_ST_st29_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_25;
        end
        ap_ST_st30_fsm_25 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st31_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_25;
            end
        end
        ap_ST_st31_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_27;
        end
        ap_ST_st32_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_28;
        end
        ap_ST_st33_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_29;
        end
        ap_ST_st34_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_30;
        end
        ap_ST_st35_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_31;
        end
        ap_ST_st36_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
        end
        ap_ST_pp2_stg0_fsm_32 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_828_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_294 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_828_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st40_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end
        end
        ap_ST_st40_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_34;
        end
        ap_ST_st41_fsm_34 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st42_fsm_35;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_34;
            end
        end
        ap_ST_st42_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_36;
        end
        ap_ST_st43_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_37;
        end
        ap_ST_st44_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_38;
        end
        ap_ST_st45_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_39;
        end
        ap_ST_st46_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_40;
        end
        ap_ST_st47_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
        end
        ap_ST_pp3_stg0_fsm_41 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_869_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_317 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_869_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st51_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end
        end
        ap_ST_st51_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_43;
        end
        ap_ST_st52_fsm_43 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st53_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_43;
            end
        end
        ap_ST_st53_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_45;
        end
        ap_ST_st54_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_46;
        end
        ap_ST_st55_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_47;
        end
        ap_ST_st56_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_48;
        end
        ap_ST_st57_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_49;
        end
        ap_ST_st58_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
        end
        ap_ST_pp4_stg0_fsm_50 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_910_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_340 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_910_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_st62_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
            end
        end
        ap_ST_st62_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_52;
        end
        ap_ST_st63_fsm_52 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st64_fsm_53;
            end else begin
                ap_NS_fsm = ap_ST_st63_fsm_52;
            end
        end
        ap_ST_st64_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_54;
        end
        ap_ST_st65_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_55;
        end
        ap_ST_st66_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_56;
        end
        ap_ST_st67_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_57;
        end
        ap_ST_st68_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st69_fsm_58;
        end
        ap_ST_st69_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
        end
        ap_ST_pp5_stg0_fsm_59 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_951_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_363 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_951_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st73_fsm_60;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
            end
        end
        ap_ST_st73_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_61;
        end
        ap_ST_st74_fsm_61 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_62;
            end else begin
                ap_NS_fsm = ap_ST_st74_fsm_61;
            end
        end
        ap_ST_pp6_stg0_fsm_62 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_968_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_62;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~(ap_const_lv1_0 == exitcond9_fu_968_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_st78_fsm_63;
            end else begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_62;
            end
        end
        ap_ST_st78_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_64;
        end
        ap_ST_st79_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_65;
        end
        ap_ST_st80_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st81_fsm_66;
        end
        ap_ST_st81_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st82_fsm_67;
        end
        ap_ST_st82_fsm_67 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_68;
            end else begin
                ap_NS_fsm = ap_ST_st82_fsm_67;
            end
        end
        ap_ST_pp7_stg0_fsm_68 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_999_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_68;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_999_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_st86_fsm_69;
            end else begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_68;
            end
        end
        ap_ST_st86_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st87_fsm_70;
        end
        ap_ST_st87_fsm_70 : 
        begin
            ap_NS_fsm = ap_ST_st88_fsm_71;
        end
        ap_ST_st88_fsm_71 : 
        begin
            ap_NS_fsm = ap_ST_st89_fsm_72;
        end
        ap_ST_st89_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st90_fsm_73;
        end
        ap_ST_st90_fsm_73 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_74;
            end else begin
                ap_NS_fsm = ap_ST_st90_fsm_73;
            end
        end
        ap_ST_pp8_stg0_fsm_74 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1024_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)))) begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_74;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1024_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)))) begin
                ap_NS_fsm = ap_ST_st94_fsm_75;
            end else begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_74;
            end
        end
        ap_ST_st94_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st95_fsm_76;
        end
        ap_ST_st95_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_st96_fsm_77;
        end
        ap_ST_st96_fsm_77 : 
        begin
            ap_NS_fsm = ap_ST_st97_fsm_78;
        end
        ap_ST_st97_fsm_78 : 
        begin
            ap_NS_fsm = ap_ST_st98_fsm_79;
        end
        ap_ST_st98_fsm_79 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_80;
            end else begin
                ap_NS_fsm = ap_ST_st98_fsm_79;
            end
        end
        ap_ST_pp9_stg0_fsm_80 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1055_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)))) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_80;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1055_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)))) begin
                ap_NS_fsm = ap_ST_st102_fsm_81;
            end else begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_80;
            end
        end
        ap_ST_st102_fsm_81 : 
        begin
            ap_NS_fsm = ap_ST_st103_fsm_82;
        end
        ap_ST_st103_fsm_82 : 
        begin
            ap_NS_fsm = ap_ST_st104_fsm_83;
        end
        ap_ST_st104_fsm_83 : 
        begin
            ap_NS_fsm = ap_ST_st105_fsm_84;
        end
        ap_ST_st105_fsm_84 : 
        begin
            ap_NS_fsm = ap_ST_st106_fsm_85;
        end
        ap_ST_st106_fsm_85 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_86;
            end else begin
                ap_NS_fsm = ap_ST_st106_fsm_85;
            end
        end
        ap_ST_pp10_stg0_fsm_86 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1080_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_86;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1080_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)))) begin
                ap_NS_fsm = ap_ST_st110_fsm_87;
            end else begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_86;
            end
        end
        ap_ST_st110_fsm_87 : 
        begin
            ap_NS_fsm = ap_ST_st111_fsm_88;
        end
        ap_ST_st111_fsm_88 : 
        begin
            ap_NS_fsm = ap_ST_st112_fsm_89;
        end
        ap_ST_st112_fsm_89 : 
        begin
            ap_NS_fsm = ap_ST_st113_fsm_90;
        end
        ap_ST_st113_fsm_90 : 
        begin
            ap_NS_fsm = ap_ST_st114_fsm_91;
        end
        ap_ST_st114_fsm_91 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_92;
            end else begin
                ap_NS_fsm = ap_ST_st114_fsm_91;
            end
        end
        ap_ST_pp11_stg0_fsm_92 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1111_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_92;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1111_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)))) begin
                ap_NS_fsm = ap_ST_st118_fsm_93;
            end else begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_92;
            end
        end
        ap_ST_st118_fsm_93 : 
        begin
            ap_NS_fsm = ap_ST_st119_fsm_94;
        end
        ap_ST_st119_fsm_94 : 
        begin
            ap_NS_fsm = ap_ST_st120_fsm_95;
        end
        ap_ST_st120_fsm_95 : 
        begin
            ap_NS_fsm = ap_ST_st121_fsm_96;
        end
        ap_ST_st121_fsm_96 : 
        begin
            ap_NS_fsm = ap_ST_st122_fsm_97;
        end
        ap_ST_st122_fsm_97 : 
        begin
            if (~(m_axi_frame_out_BVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st122_fsm_97;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_117 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1171 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (init or m_axi_bgmodel_BVALID) begin
    ap_sig_bdd_1174 = (~(ap_const_lv1_0 == init) & (m_axi_bgmodel_BVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_61]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1224 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3C]);
end


always @ (ap_sig_cseq_ST_st1_fsm_0 or init or ap_sig_bdd_414) begin
    ap_sig_bdd_1282 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_414);
end


always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_654_p2) begin
    ap_sig_bdd_1293 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_654_p2));
end


always @ (ap_sig_cseq_ST_st74_fsm_61 or grp_bgsub_process_fu_580_ap_done or grp_bgsub_process_fu_589_ap_done or grp_bgsub_process_fu_598_ap_done) begin
    ap_sig_bdd_1317 = ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61) & ~((ap_const_logic_0 == grp_bgsub_process_fu_580_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_589_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_598_ap_done)));
end


always @ (ap_reg_ppstg_exitcond9_reg_1315_pp6_it1 or ap_reg_ppiten_pp6_it2) begin
    ap_sig_bdd_1323 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1315_pp6_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st90_fsm_73) begin
    ap_sig_bdd_1332 = ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_73) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond3_reg_1358_pp8_it1 or ap_reg_ppiten_pp8_it2) begin
    ap_sig_bdd_1339 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1358_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st106_fsm_85) begin
    ap_sig_bdd_1348 = ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_85) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond11_reg_1401_pp10_it1 or ap_reg_ppiten_pp10_it2) begin
    ap_sig_bdd_1355 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1401_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1371 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1399 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_reg_ppstg_exitcond2_reg_1339_pp7_it1 or ap_reg_ppiten_pp7_it2) begin
    ap_sig_bdd_1418 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1339_pp7_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it2));
end


always @ (ap_reg_ppstg_exitcond10_reg_1382_pp9_it1 or ap_reg_ppiten_pp9_it2) begin
    ap_sig_bdd_1431 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1382_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2));
end


always @ (ap_reg_ppstg_exitcond12_reg_1425_pp11_it1 or ap_reg_ppiten_pp11_it2) begin
    ap_sig_bdd_1446 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1425_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2));
end


always @ (m_axi_bgmodel_BVALID or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    ap_sig_bdd_2104 = (~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_238 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (m_axi_frame_out_RVALID or exitcond1_reg_1200) begin
    ap_sig_bdd_247 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (exitcond1_reg_1200 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_263 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (m_axi_bgmodel_RVALID or exitcond4_reg_1226) begin
    ap_sig_bdd_271 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond4_reg_1226));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_287 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (m_axi_frame_out_RVALID or exitcond5_reg_1246) begin
    ap_sig_bdd_294 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond5_reg_1246));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (m_axi_bgmodel_RVALID or exitcond6_reg_1266) begin
    ap_sig_bdd_317 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond6_reg_1266));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_333 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end


always @ (m_axi_frame_out_RVALID or exitcond7_reg_1286) begin
    ap_sig_bdd_340 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond7_reg_1286));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_356 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end


always @ (m_axi_bgmodel_RVALID or exitcond8_reg_1306) begin
    ap_sig_bdd_363 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond8_reg_1306));
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_414 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_439 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_455 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_479 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_490 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_510 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_528 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_537 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_554 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_572 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_581 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_598 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_634 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_643 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_44]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_679 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_715 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_724 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_50]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_758 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_56]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_794 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_57]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_803 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_837 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_844 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_856 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_868 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_880 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_892 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_904 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_916 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_937 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_43]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_953 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_49]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_967 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_978 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_55]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_989 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5B]);
end

assign exitcond10_fu_1055_p2 = (indvar8_reg_547 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond11_fu_1080_p2 = (indvar10_reg_558 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond12_fu_1111_p2 = (indvar11_reg_569 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond1_fu_721_p2 = (indvar_phi_fu_446_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond2_fu_999_p2 = (indvar6_reg_525 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond3_fu_1024_p2 = (indvar7_reg_536 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond4_fu_787_p2 = (indvar9_phi_fu_458_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond5_fu_828_p2 = (indvar1_phi_fu_470_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond6_fu_869_p2 = (indvar2_phi_fu_482_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond7_fu_910_p2 = (indvar3_phi_fu_494_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond8_fu_951_p2 = (indvar4_phi_fu_506_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond9_fu_968_p2 = (indvar5_reg_514 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond_fu_654_p2 = (p_reg_406 == ap_const_lv20_96000? 1'b1: 1'b0);

assign extLd1_fu_1072_p3 = ((part2_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd2_fu_1128_p3 = ((part3_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd_fu_1016_p3 = ((part_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign grp_bgsub_process_fu_580_ap_start = grp_bgsub_process_fu_580_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_580_bgmodel_q0 = part_bgmodel_q0;

assign grp_bgsub_process_fu_580_bgmodel_q1 = part_bgmodel_q1;

assign grp_bgsub_process_fu_580_frame_in_q0 = part_frame_in_q0;

assign grp_bgsub_process_fu_580_learningRate = learningRate_reg_417;

assign grp_bgsub_process_fu_589_ap_start = grp_bgsub_process_fu_589_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_589_bgmodel_q0 = part2_bgmodel_q0;

assign grp_bgsub_process_fu_589_bgmodel_q1 = part2_bgmodel_q1;

assign grp_bgsub_process_fu_589_frame_in_q0 = part2_frame_in_q0;

assign grp_bgsub_process_fu_589_learningRate = learningRate_reg_417;

assign grp_bgsub_process_fu_598_ap_start = grp_bgsub_process_fu_598_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_598_bgmodel_q0 = part3_bgmodel_q0;

assign grp_bgsub_process_fu_598_bgmodel_q1 = part3_bgmodel_q1;

assign grp_bgsub_process_fu_598_frame_in_q0 = part3_frame_in_q0;

assign grp_bgsub_process_fu_598_learningRate = learningRate_reg_417;

assign indvar_next10_fu_1086_p2 = (indvar10_reg_558 + ap_const_lv13_1);

assign indvar_next11_fu_1117_p2 = (indvar11_reg_569 + ap_const_lv10_1);

assign indvar_next1_fu_793_p2 = (indvar9_phi_fu_458_p4 + ap_const_lv13_1);

assign indvar_next2_fu_834_p2 = (indvar1_phi_fu_470_p4 + ap_const_lv10_1);

assign indvar_next3_fu_875_p2 = (indvar2_phi_fu_482_p4 + ap_const_lv13_1);

assign indvar_next4_fu_916_p2 = (indvar3_phi_fu_494_p4 + ap_const_lv10_1);

assign indvar_next5_fu_957_p2 = (indvar4_phi_fu_506_p4 + ap_const_lv13_1);

assign indvar_next6_fu_974_p2 = (indvar5_reg_514 + ap_const_lv13_1);

assign indvar_next7_fu_1005_p2 = (indvar6_reg_525 + ap_const_lv10_1);

assign indvar_next8_fu_1030_p2 = (indvar7_reg_536 + ap_const_lv13_1);

assign indvar_next9_fu_1061_p2 = (indvar8_reg_547 + ap_const_lv10_1);

assign indvar_next_fu_727_p2 = (indvar_phi_fu_446_p4 + ap_const_lv10_1);

assign m_axi_bgmodel_ARBURST = ap_const_lv2_0;

assign m_axi_bgmodel_ARCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_ARID = ap_const_lv1_0;

assign m_axi_bgmodel_ARLEN = ap_const_lv32_1400;

assign m_axi_bgmodel_ARLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_ARPROT = ap_const_lv3_0;

assign m_axi_bgmodel_ARQOS = ap_const_lv4_0;

assign m_axi_bgmodel_ARREGION = ap_const_lv4_0;

assign m_axi_bgmodel_ARSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_ARUSER = ap_const_lv1_0;

assign m_axi_bgmodel_AWBURST = ap_const_lv2_0;

assign m_axi_bgmodel_AWCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_AWID = ap_const_lv1_0;

assign m_axi_bgmodel_AWLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_AWPROT = ap_const_lv3_0;

assign m_axi_bgmodel_AWQOS = ap_const_lv4_0;

assign m_axi_bgmodel_AWREGION = ap_const_lv4_0;

assign m_axi_bgmodel_AWSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_AWUSER = ap_const_lv1_0;

assign m_axi_bgmodel_WID = ap_const_lv1_0;

assign m_axi_bgmodel_WLAST = ap_const_logic_0;

assign m_axi_bgmodel_WSTRB = ap_const_lv4_F;

assign m_axi_bgmodel_WUSER = ap_const_lv1_0;

assign m_axi_frame_out_ARBURST = ap_const_lv2_0;

assign m_axi_frame_out_ARCACHE = ap_const_lv4_0;

assign m_axi_frame_out_ARID = ap_const_lv1_0;

assign m_axi_frame_out_ARLEN = ap_const_lv32_280;

assign m_axi_frame_out_ARLOCK = ap_const_lv2_0;

assign m_axi_frame_out_ARPROT = ap_const_lv3_0;

assign m_axi_frame_out_ARQOS = ap_const_lv4_0;

assign m_axi_frame_out_ARREGION = ap_const_lv4_0;

assign m_axi_frame_out_ARSIZE = ap_const_lv3_0;

assign m_axi_frame_out_ARUSER = ap_const_lv1_0;

assign m_axi_frame_out_AWBURST = ap_const_lv2_0;

assign m_axi_frame_out_AWCACHE = ap_const_lv4_0;

assign m_axi_frame_out_AWID = ap_const_lv1_0;

assign m_axi_frame_out_AWLEN = ap_const_lv32_280;

assign m_axi_frame_out_AWLOCK = ap_const_lv2_0;

assign m_axi_frame_out_AWPROT = ap_const_lv3_0;

assign m_axi_frame_out_AWQOS = ap_const_lv4_0;

assign m_axi_frame_out_AWREGION = ap_const_lv4_0;

assign m_axi_frame_out_AWSIZE = ap_const_lv3_0;

assign m_axi_frame_out_AWUSER = ap_const_lv1_0;

assign m_axi_frame_out_WID = ap_const_lv1_0;

assign m_axi_frame_out_WLAST = ap_const_logic_0;

assign m_axi_frame_out_WSTRB = ap_const_lv1_1;

assign m_axi_frame_out_WUSER = ap_const_lv1_0;

assign p_1_fu_660_p2 = (p_reg_406 + ap_const_lv20_1);

assign p_shl2_cast_fu_692_p1 = p_shl2_fu_684_p3;

assign p_shl2_fu_684_p3 = {{part_reg_430}, {ap_const_lv7_0}};

assign p_shl3_cast_fu_746_p1 = p_shl3_fu_738_p3;

assign p_shl3_fu_738_p3 = {{part_reg_430}, {ap_const_lv12_0}};

assign p_shl4_cast_fu_758_p1 = p_shl4_fu_750_p3;

assign p_shl4_fu_750_p3 = {{part_reg_430}, {ap_const_lv10_0}};

assign p_shl_cast_fu_680_p1 = p_shl_fu_672_p3;

assign p_shl_fu_672_p3 = {{part_reg_430}, {ap_const_lv9_0}};

assign part2_bgmodel_address1 = grp_bgsub_process_fu_589_bgmodel_address1;

assign part2_bgmodel_d1 = grp_bgsub_process_fu_589_bgmodel_d1;

assign part2_frame_in_d0 = reg_607;

assign part2_frame_out_d0 = grp_bgsub_process_fu_589_frame_out_d0;

assign part3_bgmodel_address1 = grp_bgsub_process_fu_598_bgmodel_address1;

assign part3_bgmodel_d1 = grp_bgsub_process_fu_598_bgmodel_d1;

assign part3_frame_in_d0 = reg_607;

assign part3_frame_out_d0 = grp_bgsub_process_fu_598_frame_out_d0;

assign part_1_fu_1136_p2 = (part_reg_430 + ap_const_lv7_3);

assign part_bgmodel_address1 = grp_bgsub_process_fu_580_bgmodel_address1;

assign part_bgmodel_d1 = grp_bgsub_process_fu_580_bgmodel_d1;

assign part_frame_in_d0 = reg_607;

assign part_frame_out_d0 = grp_bgsub_process_fu_580_frame_out_d0;

assign tmp_113_fu_629_p4 = {{bgmodel1[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_114_cast_fu_621_p1 = $signed(frame_in);

assign tmp_114_fu_643_p1 = tmp_113_fu_629_p4;

assign tmp_115_cast_fu_625_p1 = $signed(frame_out2);

assign tmp_115_fu_702_p1 = tmp_55_fu_696_p2;

assign tmp_116_cast_fu_639_p1 = tmp_113_fu_629_p4;

assign tmp_116_fu_706_p2 = ($signed(tmp_114_cast_reg_1146) + $signed(tmp_115_fu_702_p1));

assign tmp_117_fu_711_p1 = $signed(tmp_116_fu_706_p2);

assign tmp_118_fu_768_p1 = tmp_56_fu_762_p2;

assign tmp_119_fu_772_p2 = (tmp_116_cast_reg_1160 + tmp_118_fu_768_p1);

assign tmp_120_fu_777_p1 = tmp_119_reg_1215;

assign tmp_121_fu_809_p1 = tmp_59_fu_804_p2;

assign tmp_122_fu_813_p2 = ($signed(tmp_114_cast_reg_1146) + $signed(tmp_121_fu_809_p1));

assign tmp_123_fu_818_p1 = $signed(tmp_122_fu_813_p2);

assign tmp_124_fu_850_p1 = tmp_62_fu_845_p2;

assign tmp_125_fu_854_p2 = (tmp_116_cast_reg_1160 + tmp_124_fu_850_p1);

assign tmp_126_fu_859_p1 = tmp_125_reg_1255;

assign tmp_127_fu_891_p1 = tmp_65_fu_886_p2;

assign tmp_128_fu_895_p2 = ($signed(tmp_114_cast_reg_1146) + $signed(tmp_127_fu_891_p1));

assign tmp_129_fu_900_p1 = $signed(tmp_128_fu_895_p2);

assign tmp_130_fu_932_p1 = tmp_68_fu_927_p2;

assign tmp_131_fu_936_p2 = (tmp_116_cast_reg_1160 + tmp_130_fu_932_p1);

assign tmp_132_fu_941_p1 = tmp_131_reg_1295;

assign tmp_133_fu_985_p2 = ($signed(tmp_115_reg_1189) + $signed(tmp_115_cast_reg_1153));

assign tmp_134_fu_989_p1 = $signed(tmp_133_fu_985_p2);

assign tmp_135_fu_1041_p2 = ($signed(tmp_121_reg_1235) + $signed(tmp_115_cast_reg_1153));

assign tmp_136_fu_1045_p1 = $signed(tmp_135_fu_1041_p2);

assign tmp_137_fu_1097_p2 = ($signed(tmp_127_reg_1275) + $signed(tmp_115_cast_reg_1153));

assign tmp_138_fu_1101_p1 = $signed(tmp_137_fu_1097_p2);

assign tmp_54_fu_666_p2 = (part_reg_430 < ap_const_lv7_78? 1'b1: 1'b0);

assign tmp_55_fu_696_p2 = (p_shl_cast_fu_680_p1 + p_shl2_cast_fu_692_p1);

assign tmp_56_fu_762_p2 = (p_shl3_cast_fu_746_p1 + p_shl4_cast_fu_758_p1);

assign tmp_58_fu_733_p1 = ap_reg_ppstg_indvar_reg_442_pp0_it1;

assign tmp_59_fu_804_p2 = (tmp_55_reg_1183 + ap_const_lv17_280);

assign tmp_61_fu_799_p1 = ap_reg_ppstg_indvar9_reg_454_pp1_it1;

assign tmp_62_fu_845_p2 = (tmp_56_reg_1209 + ap_const_lv20_1400);

assign tmp_64_fu_840_p1 = ap_reg_ppstg_indvar1_reg_466_pp2_it1;

assign tmp_65_fu_886_p2 = (tmp_55_reg_1183 + ap_const_lv17_500);

assign tmp_67_fu_881_p1 = ap_reg_ppstg_indvar2_reg_478_pp3_it1;

assign tmp_68_fu_927_p2 = (tmp_56_reg_1209 + ap_const_lv20_2800);

assign tmp_70_fu_922_p1 = ap_reg_ppstg_indvar3_reg_490_pp4_it1;

assign tmp_73_fu_963_p1 = ap_reg_ppstg_indvar4_reg_502_pp5_it1;

assign tmp_74_fu_980_p1 = indvar5_reg_514;

assign tmp_76_fu_1011_p1 = indvar6_reg_525;

assign tmp_78_fu_1036_p1 = indvar7_reg_536;

assign tmp_80_fu_1067_p1 = indvar8_reg_547;

assign tmp_82_fu_1092_p1 = indvar10_reg_558;

assign tmp_84_fu_1123_p1 = indvar11_reg_569;
always @ (posedge ap_clk) begin
    tmp_116_cast_reg_1160[30] <= 1'b0;
    tmp_55_reg_1183[6:0] <= 7'b0000000;
    tmp_115_reg_1189[6:0] <= 7'b0000000;
    tmp_115_reg_1189[32:17] <= 16'b0000000000000000;
    tmp_56_reg_1209[9:0] <= 10'b0000000000;
    bgmodel_addr_17_reg_1220[31] <= 1'b0;
    tmp_121_reg_1235[6:0] <= 7'b0000000;
    tmp_121_reg_1235[32:17] <= 16'b0000000000000000;
    bgmodel_addr_18_reg_1260[31] <= 1'b0;
    tmp_127_reg_1275[6:0] <= 7'b0000000;
    tmp_127_reg_1275[32:17] <= 16'b0000000000000000;
    bgmodel_addr_19_reg_1300[31] <= 1'b0;
    learningRate_reg_417[22:0] <= 23'b00000000000000000000000;
    learningRate_reg_417[31:30] <= 2'b00;
end



endmodule //bgsub_Block_proc

