0.7
2020.2
May 22 2025
00:13:55
D:/VIVADO/dual_port_SRAM/dual_port_SRAM.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sim_1/new/testbench.sv,1763290061,systemVerilog,,,,testbench,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/VIVADO/dual_port_SRAM/dual_port_SRAM.srcs/sources_1/new/dual_port_SRAM.v,1763289483,verilog,,,,dual_port_SRAM,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
