// Seed: 3220808274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  wire id_19;
  wire id_20 = id_2;
  wire id_21;
  assign id_9 = "" - !id_7;
  wire id_22, id_23;
  assign id_16 = 'b0;
endmodule
module module_1 (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2
);
  wire id_4;
  wor  id_5 = 1;
  tri  id_6;
  wire id_7;
  module_0(
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_4 = (id_6) ? ~1 : 1;
  wire id_8, id_9, id_10;
  wire id_11;
  wire id_12;
endmodule
