//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_61
.address_size 64

	// .weak	cudaMalloc
.weak .shared .align 4 .b8 _ZZ9matrixMulILi32EEvPfS0_S0_iiE2As[4096];
.weak .shared .align 4 .b8 _ZZ9matrixMulILi32EEvPfS0_S0_iiE2Bs[4096];

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	_Z9matrixMulILi32EEvPfS0_S0_ii
.weak .entry _Z9matrixMulILi32EEvPfS0_S0_ii(
	.param .u64 _Z9matrixMulILi32EEvPfS0_S0_ii_param_0,
	.param .u64 _Z9matrixMulILi32EEvPfS0_S0_ii_param_1,
	.param .u64 _Z9matrixMulILi32EEvPfS0_S0_ii_param_2,
	.param .u32 _Z9matrixMulILi32EEvPfS0_S0_ii_param_3,
	.param .u32 _Z9matrixMulILi32EEvPfS0_S0_ii_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<105>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [_Z9matrixMulILi32EEvPfS0_S0_ii_param_0];
	ld.param.u64 	%rd3, [_Z9matrixMulILi32EEvPfS0_S0_ii_param_1];
	ld.param.u64 	%rd4, [_Z9matrixMulILi32EEvPfS0_S0_ii_param_2];
	ld.param.u32 	%r15, [_Z9matrixMulILi32EEvPfS0_S0_ii_param_3];
	ld.param.u32 	%r16, [_Z9matrixMulILi32EEvPfS0_S0_ii_param_4];
	mov.u32 	%r17, %ctaid.y;
	mul.lo.s32 	%r18, %r15, %r17;
	shl.b32 	%r39, %r18, 5;
	add.s32 	%r19, %r15, %r39;
	add.s32 	%r2, %r19, -1;
	shl.b32 	%r3, %r16, 5;
	setp.gt.s32	%p1, %r39, %r2;
	mov.f32 	%f104, 0f00000000;
	@%p1 bra 	BB6_3;

	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r20, %tid.y;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r4, %r20, %r15, %r21;
	shl.b32 	%r22, %r20, 7;
	mov.u32 	%r23, _ZZ9matrixMulILi32EEvPfS0_S0_iiE2As;
	add.s32 	%r8, %r23, %r22;
	shl.b32 	%r24, %r21, 2;
	add.s32 	%r5, %r8, %r24;
	mad.lo.s32 	%r6, %r20, %r16, %r21;
	mov.u32 	%r25, _ZZ9matrixMulILi32EEvPfS0_S0_iiE2Bs;
	add.s32 	%r26, %r25, %r22;
	add.s32 	%r7, %r26, %r24;
	add.s32 	%r9, %r25, %r24;
	mov.u32 	%r27, %ctaid.x;
	shl.b32 	%r38, %r27, 5;
	mov.f32 	%f104, 0f00000000;
	cvta.to.global.u64 	%rd5, %rd3;

BB6_2:
	add.s32 	%r28, %r4, %r39;
	mul.wide.s32 	%rd6, %r28, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f6, [%rd7];
	st.shared.f32 	[%r5], %f6;
	add.s32 	%r29, %r6, %r38;
	mul.wide.s32 	%rd8, %r29, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f7, [%rd9];
	st.shared.f32 	[%r7], %f7;
	bar.sync 	0;
	ld.shared.f32 	%f8, [%r9];
	ld.shared.f32 	%f9, [%r8];
	fma.rn.f32 	%f10, %f9, %f8, %f104;
	ld.shared.f32 	%f11, [%r9+128];
	ld.shared.f32 	%f12, [%r8+4];
	fma.rn.f32 	%f13, %f12, %f11, %f10;
	ld.shared.f32 	%f14, [%r9+256];
	ld.shared.f32 	%f15, [%r8+8];
	fma.rn.f32 	%f16, %f15, %f14, %f13;
	ld.shared.f32 	%f17, [%r9+384];
	ld.shared.f32 	%f18, [%r8+12];
	fma.rn.f32 	%f19, %f18, %f17, %f16;
	ld.shared.f32 	%f20, [%r9+512];
	ld.shared.f32 	%f21, [%r8+16];
	fma.rn.f32 	%f22, %f21, %f20, %f19;
	ld.shared.f32 	%f23, [%r9+640];
	ld.shared.f32 	%f24, [%r8+20];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	ld.shared.f32 	%f26, [%r9+768];
	ld.shared.f32 	%f27, [%r8+24];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	ld.shared.f32 	%f29, [%r9+896];
	ld.shared.f32 	%f30, [%r8+28];
	fma.rn.f32 	%f31, %f30, %f29, %f28;
	ld.shared.f32 	%f32, [%r9+1024];
	ld.shared.f32 	%f33, [%r8+32];
	fma.rn.f32 	%f34, %f33, %f32, %f31;
	ld.shared.f32 	%f35, [%r9+1152];
	ld.shared.f32 	%f36, [%r8+36];
	fma.rn.f32 	%f37, %f36, %f35, %f34;
	ld.shared.f32 	%f38, [%r9+1280];
	ld.shared.f32 	%f39, [%r8+40];
	fma.rn.f32 	%f40, %f39, %f38, %f37;
	ld.shared.f32 	%f41, [%r9+1408];
	ld.shared.f32 	%f42, [%r8+44];
	fma.rn.f32 	%f43, %f42, %f41, %f40;
	ld.shared.f32 	%f44, [%r9+1536];
	ld.shared.f32 	%f45, [%r8+48];
	fma.rn.f32 	%f46, %f45, %f44, %f43;
	ld.shared.f32 	%f47, [%r9+1664];
	ld.shared.f32 	%f48, [%r8+52];
	fma.rn.f32 	%f49, %f48, %f47, %f46;
	ld.shared.f32 	%f50, [%r9+1792];
	ld.shared.f32 	%f51, [%r8+56];
	fma.rn.f32 	%f52, %f51, %f50, %f49;
	ld.shared.f32 	%f53, [%r9+1920];
	ld.shared.f32 	%f54, [%r8+60];
	fma.rn.f32 	%f55, %f54, %f53, %f52;
	ld.shared.f32 	%f56, [%r9+2048];
	ld.shared.f32 	%f57, [%r8+64];
	fma.rn.f32 	%f58, %f57, %f56, %f55;
	ld.shared.f32 	%f59, [%r9+2176];
	ld.shared.f32 	%f60, [%r8+68];
	fma.rn.f32 	%f61, %f60, %f59, %f58;
	ld.shared.f32 	%f62, [%r9+2304];
	ld.shared.f32 	%f63, [%r8+72];
	fma.rn.f32 	%f64, %f63, %f62, %f61;
	ld.shared.f32 	%f65, [%r9+2432];
	ld.shared.f32 	%f66, [%r8+76];
	fma.rn.f32 	%f67, %f66, %f65, %f64;
	ld.shared.f32 	%f68, [%r9+2560];
	ld.shared.f32 	%f69, [%r8+80];
	fma.rn.f32 	%f70, %f69, %f68, %f67;
	ld.shared.f32 	%f71, [%r9+2688];
	ld.shared.f32 	%f72, [%r8+84];
	fma.rn.f32 	%f73, %f72, %f71, %f70;
	ld.shared.f32 	%f74, [%r9+2816];
	ld.shared.f32 	%f75, [%r8+88];
	fma.rn.f32 	%f76, %f75, %f74, %f73;
	ld.shared.f32 	%f77, [%r9+2944];
	ld.shared.f32 	%f78, [%r8+92];
	fma.rn.f32 	%f79, %f78, %f77, %f76;
	ld.shared.f32 	%f80, [%r9+3072];
	ld.shared.f32 	%f81, [%r8+96];
	fma.rn.f32 	%f82, %f81, %f80, %f79;
	ld.shared.f32 	%f83, [%r9+3200];
	ld.shared.f32 	%f84, [%r8+100];
	fma.rn.f32 	%f85, %f84, %f83, %f82;
	ld.shared.f32 	%f86, [%r9+3328];
	ld.shared.f32 	%f87, [%r8+104];
	fma.rn.f32 	%f88, %f87, %f86, %f85;
	ld.shared.f32 	%f89, [%r9+3456];
	ld.shared.f32 	%f90, [%r8+108];
	fma.rn.f32 	%f91, %f90, %f89, %f88;
	ld.shared.f32 	%f92, [%r9+3584];
	ld.shared.f32 	%f93, [%r8+112];
	fma.rn.f32 	%f94, %f93, %f92, %f91;
	ld.shared.f32 	%f95, [%r9+3712];
	ld.shared.f32 	%f96, [%r8+116];
	fma.rn.f32 	%f97, %f96, %f95, %f94;
	ld.shared.f32 	%f98, [%r9+3840];
	ld.shared.f32 	%f99, [%r8+120];
	fma.rn.f32 	%f100, %f99, %f98, %f97;
	ld.shared.f32 	%f101, [%r9+3968];
	ld.shared.f32 	%f102, [%r8+124];
	fma.rn.f32 	%f104, %f102, %f101, %f100;
	bar.sync 	0;
	add.s32 	%r38, %r38, %r3;
	add.s32 	%r39, %r39, 32;
	setp.le.s32	%p2, %r39, %r2;
	@%p2 bra 	BB6_2;

BB6_3:
	mov.u32 	%r31, %ctaid.x;
	shl.b32 	%r32, %r31, 5;
	mad.lo.s32 	%r33, %r17, %r3, %r32;
	mov.u32 	%r34, %tid.x;
	add.s32 	%r35, %r33, %r34;
	mov.u32 	%r36, %tid.y;
	mad.lo.s32 	%r37, %r36, %r16, %r35;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r37, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f104;
	ret;
}


