Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 14 04:45:30 2024
| Host         : Pakuko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line32/state_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line33/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.495        0.000                      0                  112        0.116        0.000                      0                  112        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.495        0.000                      0                  112        0.116        0.000                      0                  112        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.800ns (16.289%)  route 4.111ns (83.711%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.565     5.086    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line32/state_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    nolabel_line32/state[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.526 r  nolabel_line32/state[27]_i_6__0/O
                         net (fo=1, routed)           0.932     7.458    nolabel_line32/state[27]_i_6__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.149    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.245 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.753     9.998    nolabel_line32/SR[0]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.777    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line32/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.800ns (16.288%)  route 4.112ns (83.712%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.075    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  nolabel_line32/state_reg[25]/Q
                         net (fo=2, routed)           0.814     6.345    nolabel_line32/state[25]
    SLICE_X37Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  nolabel_line32/state[27]_i_4__0/O
                         net (fo=1, routed)           0.957     7.425    nolabel_line32/state[27]_i_4__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.549 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.116    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.212 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.775     9.986    nolabel_line32/SR[0]
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    nolabel_line32/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.800ns (16.288%)  route 4.112ns (83.712%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.075    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  nolabel_line32/state_reg[25]/Q
                         net (fo=2, routed)           0.814     6.345    nolabel_line32/state[25]
    SLICE_X37Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  nolabel_line32/state[27]_i_4__0/O
                         net (fo=1, routed)           0.957     7.425    nolabel_line32/state[27]_i_4__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.549 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.116    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.212 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.775     9.986    nolabel_line32/SR[0]
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    nolabel_line32/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 nolabel_line32/state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.800ns (16.288%)  route 4.112ns (83.712%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.075    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  nolabel_line32/state_reg[25]/Q
                         net (fo=2, routed)           0.814     6.345    nolabel_line32/state[25]
    SLICE_X37Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.469 r  nolabel_line32/state[27]_i_4__0/O
                         net (fo=1, routed)           0.957     7.425    nolabel_line32/state[27]_i_4__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.549 r  nolabel_line32/state[27]_i_2__0/O
                         net (fo=1, routed)           0.566     8.116    nolabel_line32_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.212 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.775     9.986    nolabel_line32/SR[0]
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.445    14.786    nolabel_line32/CLK
    SLICE_X36Y45         FDRE                                         r  nolabel_line32/state_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    nolabel_line32/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  nolabel_line32/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.935    nolabel_line32/p_1_in[21]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  nolabel_line32/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.946    nolabel_line32/p_1_in[23]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  nolabel_line32/state0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.971    nolabel_line32/p_1_in[22]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  nolabel_line32/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.971    nolabel_line32/p_1_in[24]
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y50         FDRE                                         r  nolabel_line32/state_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  nolabel_line32/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    nolabel_line32/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  nolabel_line32/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.974    nolabel_line32/p_1_in[25]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  nolabel_line32/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    nolabel_line32/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  nolabel_line32/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.985    nolabel_line32/p_1_in[27]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    nolabel_line32/CLK
    SLICE_X36Y49         FDRE                                         r  nolabel_line32/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line32/state_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line32/state[19]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line32/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line32/state0_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  nolabel_line32/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    nolabel_line32/state0_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  nolabel_line32/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.010    nolabel_line32/p_1_in[26]
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.958    nolabel_line32/CLK
    SLICE_X36Y51         FDRE                                         r  nolabel_line32/state_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line32/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line32/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    nolabel_line32/CLK
    SLICE_X37Y45         FDRE                                         r  nolabel_line32/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line32/state_reg[0]/Q
                         net (fo=3, routed)           0.167     1.754    nolabel_line32/state[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.042     1.796 r  nolabel_line32/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line32/p_1_in[0]
    SLICE_X37Y45         FDRE                                         r  nolabel_line32/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    nolabel_line32/CLK
    SLICE_X37Y45         FDRE                                         r  nolabel_line32/state_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line32/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    nolabel_line33/CLK
    SLICE_X65Y26         FDRE                                         r  nolabel_line33/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line33/state_reg[12]/Q
                         net (fo=2, routed)           0.117     1.724    nolabel_line33/state_reg_n_0_[12]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  nolabel_line33/state0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.832    nolabel_line33/state0_carry__1_n_4
    SLICE_X65Y26         FDRE                                         r  nolabel_line33/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    nolabel_line33/CLK
    SLICE_X65Y26         FDRE                                         r  nolabel_line33/state_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line33/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line33/CLK
    SLICE_X65Y28         FDRE                                         r  nolabel_line33/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line33/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.726    nolabel_line33/state_reg_n_0_[20]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line33/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line33/state0_carry__3_n_4
    SLICE_X65Y28         FDRE                                         r  nolabel_line33/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    nolabel_line33/CLK
    SLICE_X65Y28         FDRE                                         r  nolabel_line33/state_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line33/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   nolabel_line32/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   nolabel_line32/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   nolabel_line32/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   nolabel_line32/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   nolabel_line32/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   nolabel_line32/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   nolabel_line32/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   nolabel_line32/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   nolabel_line32/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line32/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line32/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line32/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line32/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line32/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line32/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   nolabel_line32/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line32/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line32/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.819ns  (logic 4.510ns (51.133%)  route 4.310ns (48.867%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[1]/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[1]/Q
                         net (fo=19, routed)          1.324     1.842    nolabel_line34/Q[1]
    SLICE_X48Y19         LUT5 (Prop_lut5_I1_O)        0.154     1.996 r  nolabel_line34/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.674     2.670    nolabel_line34/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y19         LUT5 (Prop_lut5_I2_O)        0.327     2.997 r  nolabel_line34/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.311     5.309    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.819 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.819    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.538ns (52.190%)  route 4.157ns (47.810%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[5]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[5]/Q
                         net (fo=19, routed)          1.183     1.701    nolabel_line34/Q[5]
    SLICE_X48Y19         LUT5 (Prop_lut5_I4_O)        0.152     1.853 r  nolabel_line34/seg_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.697     2.550    nolabel_line34/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y19         LUT5 (Prop_lut5_I4_O)        0.332     2.882 r  nolabel_line34/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.276     5.159    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.694 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.694    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/display_toggle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.473ns (53.423%)  route 3.900ns (46.577%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  nolabel_line35/display_toggle_reg/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line35/display_toggle_reg/Q
                         net (fo=9, routed)           1.635     2.153    nolabel_line34/an_OBUF[0]
    SLICE_X48Y18         MUXF7 (Prop_muxf7_S_O)       0.276     2.429 r  nolabel_line34/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.265     4.694    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679     8.373 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.373    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.563ns (54.717%)  route 3.776ns (45.283%))
  Logic Levels:           4  (FDCE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[4]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[4]/Q
                         net (fo=19, routed)          1.453     1.971    nolabel_line34/Q[4]
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.095 r  nolabel_line34/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.095    nolabel_line34/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     2.312 r  nolabel_line34/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323     4.635    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704     8.340 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.340    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/display_toggle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 4.504ns (54.082%)  route 3.824ns (45.918%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  nolabel_line35/display_toggle_reg/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line35/display_toggle_reg/Q
                         net (fo=9, routed)           1.497     2.015    nolabel_line34/an_OBUF[0]
    SLICE_X49Y19         MUXF7 (Prop_muxf7_S_O)       0.276     2.291 r  nolabel_line34/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.327     4.618    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     8.328 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.328    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.428ns (53.239%)  route 3.890ns (46.761%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[0]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line34/led_reg[0]/Q
                         net (fo=14, routed)          1.120     1.598    nolabel_line34/Q[0]
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.295     1.893 r  nolabel_line34/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263     2.156    nolabel_line34/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.280 r  nolabel_line34/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.507     4.787    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.318 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.318    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.574ns (56.058%)  route 3.585ns (43.942%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[4]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[4]/Q
                         net (fo=19, routed)          1.446     1.964    nolabel_line34/Q[4]
    SLICE_X49Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.088 r  nolabel_line34/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.088    nolabel_line34/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I0_O)      0.238     2.326 r  nolabel_line34/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.139     4.465    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694     8.159 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.159    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.048ns (52.658%)  route 3.639ns (47.342%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[1]/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[1]/Q
                         net (fo=19, routed)          3.639     4.157    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.687 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.687    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.032ns (54.502%)  route 3.366ns (45.498%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[5]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line34/led_reg[5]/Q
                         net (fo=19, routed)          3.366     3.884    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.399 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.399    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 4.154ns (56.892%)  route 3.147ns (43.108%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[0]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  nolabel_line34/led_reg[0]/Q
                         net (fo=14, routed)          3.147     3.625    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.676     7.301 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.301    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.934%)  route 0.146ns (41.066%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[5]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line34/led_reg[5]/Q
                         net (fo=19, routed)          0.146     0.310    nolabel_line34/Q[5]
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  nolabel_line34/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    nolabel_line34/led[2]
    SLICE_X46Y18         FDCE                                         r  nolabel_line34/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[0]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line34/led_reg[0]/Q
                         net (fo=14, routed)          0.117     0.265    nolabel_line34/Q[0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.098     0.363 r  nolabel_line34/led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    nolabel_line34/led[4]
    SLICE_X46Y19         FDCE                                         r  nolabel_line34/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.246ns (67.410%)  route 0.119ns (32.590%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[0]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  nolabel_line34/led_reg[0]/Q
                         net (fo=14, routed)          0.119     0.267    nolabel_line34/Q[0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.098     0.365 r  nolabel_line34/led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line34/led[3]
    SLICE_X46Y19         FDCE                                         r  nolabel_line34/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.080%)  route 0.164ns (43.920%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[2]/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/led_reg[2]/Q
                         net (fo=19, routed)          0.164     0.328    nolabel_line34/Q[2]
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.373 r  nolabel_line34/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line34/led[5]
    SLICE_X46Y19         FDCE                                         r  nolabel_line34/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/display_toggle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line35/display_toggle_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  nolabel_line35/display_toggle_reg/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line35/display_toggle_reg/Q
                         net (fo=9, routed)           0.192     0.356    nolabel_line35/an_OBUF[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.401 r  nolabel_line35/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.401    nolabel_line35/an_OBUF[1]
    SLICE_X64Y27         FDRE                                         r  nolabel_line35/display_toggle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.634%)  route 0.212ns (50.366%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[1]/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line34/led_reg[1]/Q
                         net (fo=19, routed)          0.212     0.376    nolabel_line34/Q[1]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  nolabel_line34/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.421    nolabel_line34/led[1]
    SLICE_X46Y18         FDCE                                         r  nolabel_line34/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.243ns (26.141%)  route 0.687ns (73.859%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE                         0.000     0.000 r  nolabel_line34/led_reg[0]/C
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  nolabel_line34/led_reg[0]/Q
                         net (fo=14, routed)          0.446     0.594    nolabel_line34/Q[0]
    SLICE_X48Y19         LUT1 (Prop_lut1_I0_O)        0.095     0.689 r  nolabel_line34/led[0]_i_1/O
                         net (fo=1, routed)           0.241     0.930    nolabel_line34/led[0]
    SLICE_X46Y19         FDCE                                         r  nolabel_line34/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line34/led_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 0.266ns (16.717%)  route 1.325ns (83.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.081     1.302    nolabel_line34/sw_IBUF[0]
    SLICE_X44Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  nolabel_line34/led[5]_i_2/O
                         net (fo=6, routed)           0.244     1.591    nolabel_line34/led[5]_i_2_n_0
    SLICE_X46Y18         FDCE                                         f  nolabel_line34/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line34/led_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 0.266ns (16.717%)  route 1.325ns (83.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.081     1.302    nolabel_line34/sw_IBUF[0]
    SLICE_X44Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  nolabel_line34/led[5]_i_2/O
                         net (fo=6, routed)           0.244     1.591    nolabel_line34/led[5]_i_2_n_0
    SLICE_X46Y18         FDCE                                         f  nolabel_line34/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line34/led_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 0.266ns (16.174%)  route 1.378ns (83.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.081     1.302    nolabel_line34/sw_IBUF[0]
    SLICE_X44Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  nolabel_line34/led[5]_i_2/O
                         net (fo=6, routed)           0.298     1.644    nolabel_line34/led[5]_i_2_n_0
    SLICE_X46Y19         FDCE                                         f  nolabel_line34/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





