INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 24 12:35:12 2018
# Process ID: 3648
# Log file: G:/AES 1/vivado.log
# Journal file: G:/AES 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:\AES 1\aes.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/SUMANTH/AES 1' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option CompiledLibDirXSim has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirIES
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirActivehdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ProjectType
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPCachePermission
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableCoreContainer
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CreateRefXciForCoreContainers
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPUserFilesDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPStaticSourceDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableBDX
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSAVendor
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSABoardId
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name GenerateIPUpgradeLog
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimTypes
WARNING: [Project 1-231] Project 'aes.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 795.816 ; gain = 4.895
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/Admin/Desktop/project_1 -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 807.219 ; gain = 7.434
launch_xsim -simset sim_1 -mode behavioral -noclean_dir
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/Users/Admin/Desktop/project_1/project_1.sim/sim_1/behav/aes_tb.prj   xil_defaultlib.aes_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/Users/Admin/Desktop/project_1/project_1.sim/sim_1/behav/aes_tb.prj xil_defaultlib.aes_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/mul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_mix.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_shiftrows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/inv_lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sources_1/new/aes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/project_1/project_1.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.aes [aes_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot aes_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {aes_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 867.660 ; gain = 45.645
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 867.660 ; gain = 45.645
