dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\" datapathcell 0 5 2 
set_location "\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\" datapathcell 1 4 2 
set_location "\EN_A_PWM:PWMUDB:genblk8:stsreg\" statusicell 1 5 4 
set_location "\EN_B_PWM:PWMUDB:genblk8:stsreg\" statusicell 0 4 4 
set_location "\EN_A_PWM:PWMUDB:prevCompare1\" macrocell 1 5 0 3
set_location "\EN_B_PWM:PWMUDB:prevCompare1\" macrocell 0 4 0 3
set_location "\EN_A_PWM:PWMUDB:runmode_enable\" macrocell 1 5 0 0
set_location "\EN_B_PWM:PWMUDB:runmode_enable\" macrocell 0 4 0 0
set_location "\EN_A_PWM:PWMUDB:status_2\" macrocell 1 5 0 1
set_location "\EN_B_PWM:PWMUDB:status_2\" macrocell 0 4 0 1
set_location "Net_289" macrocell 1 5 0 2
set_location "Net_3152" macrocell 0 4 0 2
set_location "\EN_A_PWM:PWMUDB:status_0\" macrocell 1 5 1 0
set_location "\EN_B_PWM:PWMUDB:status_0\" macrocell 0 4 1 0
set_location "\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\" datapathcell 1 5 2 
set_location "\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\" datapathcell 0 4 2 
set_io "EN_B(0)" iocell 6 4
set_io "IN_3(0)" iocell 6 6
# Note: port 12 is the logical name for port 7
set_io "EN_A(0)" iocell 12 5
# Note: port 12 is the logical name for port 7
set_io "IN_1(0)" iocell 12 4
set_location "\Motor_A:Sync:ctrl_reg\" controlcell 1 5 6 
set_location "\Motor_B:Sync:ctrl_reg\" controlcell 0 4 6 
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "IN_4(0)" iocell 6 7
set_io "IN_2(0)" iocell 6 5
