/**
 * \file IfxA3gtcutrc_bf.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DFT/V9.1.1.1.7
 * Specification: latest @ 2020-07-15, instance sheet @ MC_A3G_TC49x : V9.1.3.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_A3gtcutrc_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_A3gtcutrc_Registers
 * 
 */
#ifndef IFXA3GTCUTRC_BF_H
#define IFXA3GTCUTRC_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_A3gtcutrc_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_A3GTCUTRC_IDCODE_Bits.MANUFACTURER_ID */
#define IFX_A3GTCUTRC_IDCODE_MANUFACTURER_ID_LEN (11u)

/** \brief Mask for Ifx_A3GTCUTRC_IDCODE_Bits.MANUFACTURER_ID */
#define IFX_A3GTCUTRC_IDCODE_MANUFACTURER_ID_MSK (0x7ffu)

/** \brief Offset for Ifx_A3GTCUTRC_IDCODE_Bits.MANUFACTURER_ID */
#define IFX_A3GTCUTRC_IDCODE_MANUFACTURER_ID_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_IDCODE_Bits.PART_NUMBER */
#define IFX_A3GTCUTRC_IDCODE_PART_NUMBER_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_IDCODE_Bits.PART_NUMBER */
#define IFX_A3GTCUTRC_IDCODE_PART_NUMBER_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_IDCODE_Bits.PART_NUMBER */
#define IFX_A3GTCUTRC_IDCODE_PART_NUMBER_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_IDCODE_Bits.VERSION */
#define IFX_A3GTCUTRC_IDCODE_VERSION_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_IDCODE_Bits.VERSION */
#define IFX_A3GTCUTRC_IDCODE_VERSION_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_IDCODE_Bits.VERSION */
#define IFX_A3GTCUTRC_IDCODE_VERSION_OFF (28u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PTEST */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PTEST_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PTEST */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PTEST_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PTEST */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PTEST_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.OUTSTAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_OUTSTAT_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.OUTSTAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_OUTSTAT_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.OUTSTAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_OUTSTAT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.INDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_INDIS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.INDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_INDIS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.INDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_INDIS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SYSPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SYSPLLBY_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SYSPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SYSPLLBY_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SYSPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SYSPLLBY_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PERPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PERPLLBY_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PERPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PERPLLBY_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PERPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PERPLLBY_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.MOSDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_MOSDIS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.MOSDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_MOSDIS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.MOSDIS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_MOSDIS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLBY_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLBY_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLBY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLBY_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.FLASHOFF */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_FLASHOFF_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.FLASHOFF */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_FLASHOFF_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.FLASHOFF */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_FLASHOFF_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CLKMOD */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CLKMOD_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CLKMOD */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CLKMOD_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CLKMOD */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CLKMOD_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLINSEL_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLINSEL_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.RPLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_RPLLINSEL_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSSYS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSSYS_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSSYS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSSYS_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSSYS */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSSYS_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER1 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER1_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER1 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER1_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER1 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER1_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER2 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER2_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER2 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER2_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER2 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER2_OFF (24u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER3 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER3_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER3 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER3_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CSPER3 */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CSPER3_OFF (26u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PLLINSEL_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PLLINSEL_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PLLINSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PLLINSEL_OFF (28u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SPLITCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SPLITCON_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SPLITCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SPLITCON_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SPLITCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SPLITCON_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.HWCFG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_HWCFG_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.HWCFG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_HWCFG_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.HWCFG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_HWCFG_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CFGSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CFGSEL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CFGSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CFGSEL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.CFGSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_CFGSEL_OFF (36u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGCON_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGCON_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGCON */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGCON_OFF (37u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PONREQ */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PONREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PONREQ */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PONREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PONREQ */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PONREQ_OFF (38u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.LBDEBUG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_LBDEBUG_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.LBDEBUG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_LBDEBUG_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.LBDEBUG */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_LBDEBUG_OFF (39u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHEAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHEAT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHEAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHEAT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHEAT */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHEAT_OFF (42u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHTOC */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHTOC_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHTOC */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHTOC_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PHTOC */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PHTOC_OFF (43u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGLCK_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGLCK_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PKGLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PKGLCK_OFF (45u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PDCLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PDCLCK_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PDCLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PDCLCK_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PDCLCK */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PDCLCK_OFF (46u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SSHSB */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SSHSB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SSHSB */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SSHSB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SSHSB */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SSHSB_OFF (47u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.IBISSOE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_IBISSOE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.IBISSOE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_IBISSOE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.IBISSOE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_IBISSOE_OFF (49u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_DELAY_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_DELAY_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_DELAY_OFF (51u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SCDOMSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SCDOMSEL_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SCDOMSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SCDOMSEL_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.SCDOMSEL */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_SCDOMSEL_OFF (52u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TESTMODE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TESTMODE_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TESTMODE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TESTMODE_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TESTMODE */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TESTMODE_OFF (56u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PMSISO */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PMSISO_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PMSISO */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PMSISO_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.PMSISO */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_PMSISO_OFF (61u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TEN */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TEN */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits.TEN */
#define IFX_A3GTCUTRC_TEST_GLOBTMC_TEN_OFF (62u)

/** \brief Length for Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits.ATMCODE */
#define IFX_A3GTCUTRC_VIRTUAL_GLOBTMC_ATMCODE_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits.ATMCODE */
#define IFX_A3GTCUTRC_VIRTUAL_GLOBTMC_ATMCODE_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits.ATMCODE */
#define IFX_A3GTCUTRC_VIRTUAL_GLOBTMC_ATMCODE_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL1_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL1_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL1_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL2_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL2_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SMONSEL2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SMONSEL2_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC1_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC1_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC1_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC2_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC2_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DDROSRC2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DDROSRC2_OFF (18u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.PRESCALE */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_PRESCALE_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.PRESCALE */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_PRESCALE_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.PRESCALE */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_PRESCALE_OFF (26u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKRCO */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKRCO_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKRCO */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKRCO_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKRCO */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKRCO_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKSEL */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKSEL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKSEL */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKSEL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.CRKSEL */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_CRKSEL_OFF (33u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SAPEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SAPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SAPEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SAPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.SAPEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_SAPEN_OFF (37u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIMEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIMEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIMEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIMEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIMEN */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIMEN_OFF (38u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIM_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIM_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMTIM_OFF (39u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMMAR */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMMAR_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMMAR */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMMAR_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMMAR */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMMAR_OFF (44u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMPTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMPTIM_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMPTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMPTIM_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.ROMPTIM */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_ROMPTIM_OFF (46u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR1_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR1_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR1 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR1_OFF (51u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR2_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR2_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR2 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR2_OFF (54u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR3 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR3_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR3 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR3_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR3 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR3_OFF (57u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR4 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR4_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR4 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR4_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits.DTCCTR4 */
#define IFX_A3GTCUTRC_TEST_TIMCTRL_DTCCTR4_OFF (60u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM4_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM4_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM4_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM5 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM5_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM5 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM5_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM5 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM5_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM6 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM6_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM6 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM6_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits.FTM6 */
#define IFX_A3GTCUTRC_TEST_MPTRC_FW_FTM6_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.PDM */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_PDM_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.PDM */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_PDM_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.PDM */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_PDM_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.TTL3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_TTL3V3_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.TTL3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_TTL3V3_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.TTL3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_TTL3V3_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.ENTTL */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_ENTTL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.ENTTL */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_ENTTL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.ENTTL */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_ENTTL_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RGMODE */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RGMODE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RGMODE */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RGMODE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RGMODE */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RGMODE_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RG3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RG3V3_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RG3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RG3V3_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits.RG3V3 */
#define IFX_A3GTCUTRC_TEST_MPTRC_PAD_RG3V3_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.OSCCTR */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_OSCCTR_LEN (11u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.OSCCTR */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_OSCCTR_MSK (0x7ffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.OSCCTR */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_OSCCTR_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP1_4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP1_4_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP1_4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP1_4_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP1_4 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP1_4_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP5_8 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP5_8_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP5_8 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP5_8_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.CAP5_8 */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_CAP5_8_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.TESTOUT */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_TESTOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.TESTOUT */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_TESTOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits.TESTOUT */
#define IFX_A3GTCUTRC_TEST_MPTRC_OSC_TESTOUT_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.SIGNATURE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_SIGNATURE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.SIGNATURE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_SIGNATURE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.SIGNATURE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_SIGNATURE_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTDONE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTDONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTDONE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTDONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTDONE */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTDONE_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.DOMSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_DOMSEL_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.DOMSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_DOMSEL_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.DOMSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_DOMSEL_OFF (37u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTREQ */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTREQ */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits.LBISTREQ */
#define IFX_A3GTCUTRC_TEST_MPTRC_LBIST_LBISTREQ_OFF (41u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits.BLOCKSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_ADC_BLOCKSEL_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits.BLOCKSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_ADC_BLOCKSEL_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits.BLOCKSEL */
#define IFX_A3GTCUTRC_TEST_MPTRC_ADC_BLOCKSEL_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOINON */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOINON_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOINON */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOINON_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOINON */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOINON_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDM */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDM_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDM */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDM_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDM */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDM_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOTTL3V3 */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOTTL3V3_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOTTL3V3 */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOTTL3V3_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOTTL3V3 */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOTTL3V3_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDMEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDMEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDMEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDMEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOPDMEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOPDMEN_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TXDREFEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TXDREFEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TXDREFEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TXDREFEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TXDREFEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_TXDREFEN_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKSYSRES */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKSYSRES_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKSYSRES */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKSYSRES_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKSYSRES */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKSYSRES_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOOFF_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOOFF_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.TDOOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_TDOOFF_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKOUT */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKOUT */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CLKOUT */
#define IFX_A3GTCUTRC_TEST_SYSTM_CLKOUT_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.SCPF */
#define IFX_A3GTCUTRC_TEST_SYSTM_SCPF_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.SCPF */
#define IFX_A3GTCUTRC_TEST_SYSTM_SCPF_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.SCPF */
#define IFX_A3GTCUTRC_TEST_SYSTM_SCPF_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTPLLTST */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTPLLTST_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTPLLTST */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTPLLTST_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTPLLTST */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTPLLTST_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTCLKFW */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTCLKFW_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTCLKFW */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTCLKFW_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.EXTCLKFW */
#define IFX_A3GTCUTRC_TEST_SYSTM_EXTCLKFW_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.STPOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_STPOFF_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.STPOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_STPOFF_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.STPOFF */
#define IFX_A3GTCUTRC_TEST_SYSTM_STPOFF_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.DBGULCK */
#define IFX_A3GTCUTRC_TEST_SYSTM_DBGULCK_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.DBGULCK */
#define IFX_A3GTCUTRC_TEST_SYSTM_DBGULCK_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.DBGULCK */
#define IFX_A3GTCUTRC_TEST_SYSTM_DBGULCK_OFF (17u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.HSMDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_HSMDBG_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.HSMDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_HSMDBG_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.HSMDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_HSMDBG_OFF (18u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMXSCT_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMXSCT_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMXSCT_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1CTRL_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1CTRL_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1CTRL_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2CTRL_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2CTRL_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2CTRL */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2CTRL_OFF (27u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX1EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX1EN_OFF (31u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.AMUX2EN */
#define IFX_A3GTCUTRC_TEST_SYSTM_AMUX2EN_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CANDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_CANDBG_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CANDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_CANDBG_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.CANDBG */
#define IFX_A3GTCUTRC_TEST_SYSTM_CANDBG_OFF (35u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FAEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_FAEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FAEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_FAEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FAEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_FAEN_OFF (42u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.VTP25AEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_VTP25AEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.VTP25AEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_VTP25AEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.VTP25AEN */
#define IFX_A3GTCUTRC_TEST_SYSTM_VTP25AEN_OFF (43u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSETSTMAR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSETSTMAR_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSETSTMAR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSETSTMAR_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSETSTMAR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSETSTMAR_OFF (46u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPSEL */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPSEL_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPSEL */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPSEL_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPSEL */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPSEL_OFF (48u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPWR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPWR_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPWR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPWR_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SYSTM_Bits.FUSEPWR */
#define IFX_A3GTCUTRC_TEST_SYSTM_FUSEPWR_OFF (51u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DMEM_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DTAG_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PMEM_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_PTAG_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DLMU_STBY_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DLMU_STBY_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU0_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU0_DLMU_STBY_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DMEM_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DTAG_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PMEM_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_PTAG_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DLMU_STBY_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DLMU_STBY_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU1_DLMU_STBY_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU1_DLMU_STBY_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DMEM_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DTAG_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PMEM_MBS_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_PTAG_MBS_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DLMU_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DLMU_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU2_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU2_DLMU_MBS_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DMEM_MBS_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DTAG_MBS_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PMEM_MBS_OFF (17u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_PTAG_MBS_OFF (18u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DLMU_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DLMU_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.CPU3_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_CPU3_DLMU_MBS_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.SADMA0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_SADMA0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.SADMA0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_SADMA0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.SADMA0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_SADMA0_MBS_OFF (20u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_TBUF_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_TBUF_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_TBUF_MBS_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_LUT_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_LUT_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits.MCDS4P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU0_MCDS4P_LUT_MBS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DMEM_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DTAG_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PMEM_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_PTAG_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DLMU_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DLMU_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU4_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU4_DLMU_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DMEM_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DTAG_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PMEM_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_PTAG_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DLMU_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DLMU_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CPU5_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CPU5_DLMU_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.SADMA1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_SADMA1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.SADMA1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_SADMA1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.SADMA1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_SADMA1_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_TBUF_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_TBUF_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_TBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_TBUF_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_LUT_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_LUT_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.MCDS2P_LUT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_MCDS2P_LUT_MBS_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYATTR_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYATTR_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYATTR_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYATTR_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYATTR_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYATTR_MBS_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYSTORE_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYSTORE_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYSTORE_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYSTORE_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_KEYSTORE_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_KEYSTORE_MBS_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO0_MBS_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO1_MBS_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO2_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO2_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits.CSS_FIFO2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU1_CSS_FIFO2_MBS_OFF (17u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI0_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.FSI1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_FSI1_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS0_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.HSPHY_PCS1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_HSPHY_PCS1_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_DMA_RBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_DMA_RBUF_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_DMA_RBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_DMA_RBUF_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_DMA_RBUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_DMA_RBUF_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_DQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_DQ_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_DQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_DQ_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_DQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_DQ_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_HQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_HQ_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_HQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_HQ_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RX_HQ_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RX_HQ_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RETRY_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RETRY_BUF_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RETRY_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RETRY_BUF_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_RETRY_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_RETRY_BUF_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_MCPL_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_MCPL_BUF_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_MCPL_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_MCPL_BUF_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.PCIE_MCPL_BUF_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_PCIE_MCPL_BUF_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_AXI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_AXI_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_AXI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_AXI_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_AXI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_AXI_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_DMI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_DMI_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_DMI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_DMI_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC_DMI_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC_DMI_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_GCL_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_GCL_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_GCL_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_GCL_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_GCL_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_GCL_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_GCL_MBS_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_EVEN_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_EVEN_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_EVEN_MBS_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_ODD_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_ODD_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_RX_ODD_MBS_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_EVEN_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_EVEN_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_EVEN_MBS_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_ODD_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_ODD_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_RX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_RX_ODD_MBS_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_EVEN_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_EVEN_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_EVEN_MBS_OFF (17u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_ODD_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_ODD_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC0_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC0_TX_ODD_MBS_OFF (18u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_EVEN_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_EVEN_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_EVEN_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_EVEN_MBS_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_ODD_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_ODD_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.XGMAC1_TX_ODD_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_XGMAC1_TX_ODD_MBS_OFF (20u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MACN10_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MACN10_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MACN10_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MACN10_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MACN10_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MACN10_MBS_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN20_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN20_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN20_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN20_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN20_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN20_MBS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN21_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN21_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN21_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN21_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN21_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN21_MBS_OFF (23u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN22_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN22_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN22_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN22_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN22_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN22_MBS_OFF (24u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN23_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN23_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN23_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN23_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.MCAN23_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_MCAN23_MBS_OFF (25u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.DRE_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_DRE_RAM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.DRE_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_DRE_RAM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.DRE_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_DRE_RAM_MBS_OFF (26u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.SDMMC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_SDMMC_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.SDMMC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_SDMMC_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits.SDMMC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU2_SDMMC_MBS_OFF (27u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU0_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU1_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU2_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU2_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU2_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU3_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU3_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU3_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU4_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU4_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU4_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU4_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU4_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU4_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU5_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU5_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU5_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU6_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU6_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU6_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU6_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU6_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU6_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU7_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU7_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU7_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU7_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.LMU7_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_LMU7_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.PSI5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_PSI5_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.PSI5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_PSI5_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.PSI5_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_PSI5_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF0_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_OBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_OBF1_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF0_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_TBF_IBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_TBF_IBF1_MBS_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF0_MBS_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits.ERAY_MBF1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU3_ERAY_MBF1_MBS_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DMEM_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DTAG_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PMEM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PMEM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PMEM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PMEM_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PTAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PTAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_PTAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_PTAG_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DLMU_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DLMU_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.CSRM_DLMU_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_CSRM_DLMU_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.PKC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_PKC_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.PKC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_PKC_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.PKC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_PKC_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_XRAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_XRAM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_XRAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_XRAM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_XRAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_XRAM_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_RAMINT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_RAMINT_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_RAMINT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_RAMINT_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits.SCR_RAMINT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU4_SCR_RAMINT_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_TAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_TAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_TAG_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_IC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_IC_DATA_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_TAG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_TAG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_TAG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_TAG_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_DC_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_DC_DATA_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_BC_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_BC_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_BC_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_PT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_PT_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_PT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_PT_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_PT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_PT_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_RTT_INT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_RTT_INT_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_RTT_INT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_RTT_INT_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_RTT_INT_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_RTT_INT_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM0_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM1_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM2_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM2_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM2_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM3_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM3_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_VEC_MEM3_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_VEC_MEM3_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_LLM_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_LLM_RAM_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_LLM_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_LLM_RAM_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits.PPU_LLM_RAM_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU5_PPU_LLM_RAM_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_FIFO_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_FIFO_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_FIFO_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_FIFO_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_FIFO_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_FIFO_MBS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P0_MBS_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D0_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D0_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D0_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D0_MBS_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_P1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_P1_MBS_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D1_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D1_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_MCS_D1_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_MCS_D1_MBS_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1A_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1A_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1A_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1A_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1A_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1A_MBS_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1BC_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1BC_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL1BC_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL1BC_MBS_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL2_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL2_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.GTM_DPLL2_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_GTM_DPLL2_MBS_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_DATA_MBS_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_PROG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_PROG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP0_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP0_PROG_MBS_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_DATA_MBS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_PROG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_PROG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP4_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP4_PROG_MBS_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_DATA_MBS_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_PROG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_PROG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP8_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP8_PROG_MBS_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_DATA_MBS_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_PROG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_PROG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP12_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP12_PROG_MBS_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_DATA_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_DATA_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_DATA_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_DATA_MBS_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_PROG_MBS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_PROG_MBS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits.CDSP16_PROG_MBS */
#define IFX_A3GTCUTRC_TEST_SSHEN_MTU6_CDSP16_PROG_MBS_OFF (17u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU0_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU1_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU2_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU3_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU4_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU5_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_MBS_WRITE_LEN (32u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_MBS_WRITE_MSK (0xffffffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits.MBS_Write */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_WR_MBS_WRITE_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TRANS_PEND_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TRANS_PEND_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TRANS_PEND */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TRANS_PEND_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DONE_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DONE_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DONE */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DONE_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_FAIL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.FAIL */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_FAIL_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TIMEOUT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TIMEOUT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.TIMEOUT */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_TIMEOUT_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DMPREQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DMPREQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DMPREQ */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DMPREQ_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DATA_FIELD_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DATA_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.DATA_FIELD */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_DATA_FIELD_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_WEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_WEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.WEN */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_WEN_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_REGISTER_ADDRESS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_REGISTER_ADDRESS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.REGISTER_ADDRESS */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_REGISTER_ADDRESS_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_READ_ADDRESS_LEN (6u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_READ_ADDRESS_MSK (0x3fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits.Read_Address */
#define IFX_A3GTCUTRC_TEST_MBPJT_MTU6_RD_READ_ADDRESS_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P0_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P0_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P0_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P0_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P0_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P0_15_0_DIS_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P1_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P1_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P1_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P1_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P1_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P1_15_0_DIS_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P2_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P2_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P2_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P2_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P2_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P2_15_0_DIS_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P3_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P3_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P3_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P3_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P3_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P3_15_0_DIS_OFF (48u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P4_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P4_7_0_DIS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P4_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P4_7_0_DIS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P4_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P4_7_0_DIS_OFF (64u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P10_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P10_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P10_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P10_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P10_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P10_15_0_DIS_OFF (72u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P11_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P11_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P11_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P11_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P11_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P11_15_0_DIS_OFF (88u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P12_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P12_3_0_DIS_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P12_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P12_3_0_DIS_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P12_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P12_3_0_DIS_OFF (104u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P13_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P13_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P13_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P13_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P13_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P13_15_0_DIS_OFF (108u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P14_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P14_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P14_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P14_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P14_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P14_15_0_DIS_OFF (124u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P15_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P15_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P15_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P15_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P15_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P15_15_0_DIS_OFF (140u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P16_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P16_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P16_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P16_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P16_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P16_15_0_DIS_OFF (156u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P17_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P17_3_0_DIS_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P17_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P17_3_0_DIS_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P17_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P17_3_0_DIS_OFF (172u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P20_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P20_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P20_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P20_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P20_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P20_15_0_DIS_OFF (176u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P21_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P21_7_0_DIS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P21_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P21_7_0_DIS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P21_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P21_7_0_DIS_OFF (192u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P22_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P22_11_0_DIS_LEN (12u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P22_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P22_11_0_DIS_MSK (0xfffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P22_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P22_11_0_DIS_OFF (200u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P23_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P23_7_0_DIS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P23_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P23_7_0_DIS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P23_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P23_7_0_DIS_OFF (212u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P24_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P24_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P24_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P24_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P24_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P24_15_0_DIS_OFF (220u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P25_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P25_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P25_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P25_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P25_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P25_15_0_DIS_OFF (236u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P26_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P26_3_0_DIS_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P26_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P26_3_0_DIS_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P26_3_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P26_3_0_DIS_OFF (252u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P30_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P30_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P30_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P30_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P30_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P30_15_0_DIS_OFF (256u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P31_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P31_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P31_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P31_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P31_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P31_15_0_DIS_OFF (272u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P32_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P32_7_0_DIS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P32_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P32_7_0_DIS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P32_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P32_7_0_DIS_OFF (288u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P33_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P33_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P33_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P33_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P33_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P33_15_0_DIS_OFF (296u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P34_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P34_7_0_DIS_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P34_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P34_7_0_DIS_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P34_7_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P34_7_0_DIS_OFF (312u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P40_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P40_15_0_DIS_LEN (16u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P40_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P40_15_0_DIS_MSK (0xffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P40_15_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P40_15_0_DIS_OFF (320u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P41_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P41_11_0_DIS_LEN (12u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P41_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P41_11_0_DIS_MSK (0xfffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.P41_11_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_P41_11_0_DIS_OFF (336u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.ESR_2_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_ESR_2_0_DIS_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.ESR_2_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_ESR_2_0_DIS_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits.ESR_2_0_DIS */
#define IFX_A3GTCUTRC_TEST_PKGCTRL_ESR_2_0_DIS_OFF (348u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TESTEN_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_LVDSEN_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_5VEN_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_MEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_MEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_MEN_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_EN_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_PROG_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_PROG_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_TERM_PROG_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_REQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_REQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_REQ_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_O_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_O_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_SLEEP_O_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_OUTI_LVDS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_OUTI_LVDS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_01_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_01_OUTI_LVDS_OFF (10u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TESTEN_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_LVDSEN_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_5VEN_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_MEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_MEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_MEN_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_EN_OFF (15u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_PROG_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_PROG_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_TERM_PROG_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_REQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_REQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_REQ_OFF (19u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_O_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_O_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_SLEEP_O_OFF (20u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_OUTI_LVDS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_OUTI_LVDS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_23_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_23_OUTI_LVDS_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TESTEN_OFF (22u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_LVDSEN_OFF (23u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_5VEN_OFF (24u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_PDN_OFF (25u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_TDAT_EN_OFF (26u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VDIFFADJ_OFF (27u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_RXTXLPEN_OFF (29u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_SLEEP_OFF (30u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTDYN_OFF (31u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P21_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P21_45_VCTEXT_OFF (32u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TESTEN_OFF (33u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_LVDSEN_OFF (34u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_5VEN_OFF (35u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_PDN_OFF (36u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_TDAT_EN_OFF (37u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VDIFFADJ_OFF (38u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_RXTXLPEN_OFF (40u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_SLEEP_OFF (41u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTDYN_OFF (42u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_01_VCTEXT_OFF (43u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TESTEN_OFF (44u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_LVDSEN_OFF (45u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_5VEN_OFF (46u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_PDN_OFF (47u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_TDAT_EN_OFF (48u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VDIFFADJ_OFF (49u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_RXTXLPEN_OFF (51u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_SLEEP_OFF (52u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTDYN_OFF (53u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P22_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P22_23_VCTEXT_OFF (54u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TESTEN_OFF (55u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_LVDSEN_OFF (56u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_5VEN_OFF (57u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_PDN_OFF (58u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_TDAT_EN_OFF (59u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VDIFFADJ_OFF (60u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_RXTXLPEN_OFF (62u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_SLEEP_OFF (63u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTDYN_OFF (64u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_01_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_01_VCTEXT_OFF (65u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TESTEN_OFF (66u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_LVDSEN_OFF (67u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_5VEN_OFF (68u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_PDN_OFF (69u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_TDAT_EN_OFF (70u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VDIFFADJ_OFF (71u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_RXTXLPEN_OFF (73u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_SLEEP_OFF (74u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTDYN_OFF (75u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_23_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_23_VCTEXT_OFF (76u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TESTEN_OFF (77u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_LVDSEN_OFF (78u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_5VEN_OFF (79u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_PDN_OFF (80u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_TDAT_EN_OFF (81u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VDIFFADJ_OFF (82u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_RXTXLPEN_OFF (84u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_SLEEP_OFF (85u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTDYN_OFF (86u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_45_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_45_VCTEXT_OFF (87u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TESTEN_OFF (88u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_LVDSEN_OFF (89u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_5VEN_OFF (90u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_PDN_OFF (91u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_TDAT_EN_OFF (92u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VDIFFADJ_OFF (93u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_RXTXLPEN_OFF (95u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_SLEEP_OFF (96u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTDYN_OFF (97u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P13_67_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P13_67_VCTEXT_OFF (98u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TESTEN_OFF (99u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_LVDSEN_OFF (100u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_5VEN_OFF (101u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_PDN_OFF (102u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_TDAT_EN_OFF (103u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VDIFFADJ_OFF (104u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_RXTXLPEN_OFF (106u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_SLEEP_OFF (107u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTDYN_OFF (108u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1011_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1011_VCTEXT_OFF (109u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TESTEN_OFF (110u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_LVDSEN_OFF (111u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_5VEN_OFF (112u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_PDN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_PDN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_PDN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_PDN_OFF (113u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TDAT_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TDAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_TDAT_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_TDAT_EN_OFF (114u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VDIFFADJ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VDIFFADJ_OFF (115u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_RXTXLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_RXTXLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_RXTXLPEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_RXTXLPEN_OFF (117u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_SLEEP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_SLEEP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_SLEEP */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_SLEEP_OFF (118u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTDYN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTDYN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTDYN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTDYN_OFF (119u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTEXT_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTEXT_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P15_1213_VCTEXT */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P15_1213_VCTEXT_OFF (120u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TESTEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TESTEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TESTEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TESTEN_OFF (121u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_LVDSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_LVDSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_LVDSEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_LVDSEN_OFF (122u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_5VEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_5VEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_5VEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_5VEN_OFF (123u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_MEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_MEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_MEN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_MEN_OFF (124u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_EN */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_EN_OFF (125u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_PROG_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_PROG_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_TERM_PROG */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_TERM_PROG_OFF (126u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_REQ_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_REQ_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_REQ */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_REQ_OFF (129u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_O_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_O_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_SLEEP_O */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_SLEEP_O_OFF (130u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_OUTI_LVDS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_OUTI_LVDS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits.P14_910_OUTI_LVDS */
#define IFX_A3GTCUTRC_TEST_LVDSCTRL_P14_910_OUTI_LVDS_OFF (131u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDICTRSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDICTRSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDICTRSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDICTRSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDICTRSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDICTRSIB_OFF (0u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCAN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCAN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCAN_OFF (1u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.EXTEST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_EXTEST_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.EXTEST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_EXTEST_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.EXTEST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_EXTEST_OFF (2u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBIST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBIST_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBIST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBIST_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBIST */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBIST_OFF (3u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SAFESEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SAFESEL_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SAFESEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SAFESEL_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SAFESEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SAFESEL_OFF (4u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.OBSSCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_OBSSCAN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.OBSSCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_OBSSCAN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.OBSSCAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_OBSSCAN_OFF (5u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_DELAY_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_DELAY_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.DELAY */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_DELAY_OFF (6u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCLPEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCLPEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCLPEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCLPEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SCLPEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SCLPEN_OFF (7u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SLAUNCH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SLAUNCH_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SLAUNCH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SLAUNCH_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SLAUNCH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SLAUNCH_OFF (8u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBCGTRAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBCGTRAN_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBCGTRAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBCGTRAN_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.LBCGTRAN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_LBCGTRAN_OFF (9u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPOBSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPOBSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPOBSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPOBSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPOBSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPOBSEN_OFF (11u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPCTREN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPCTREN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPCTREN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPCTREN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.TPCTREN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_TPCTREN_OFF (12u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.RAMBYP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_RAMBYP_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.RAMBYP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_RAMBYP_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.RAMBYP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_RAMBYP_OFF (13u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SPLITSH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SPLITSH_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SPLITSH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SPLITSH_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.SPLITSH */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_SPLITSH_OFF (14u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FREQU */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FREQU_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FREQU */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FREQU_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FREQU */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FREQU_OFF (16u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.QGATEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_QGATEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.QGATEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_QGATEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.QGATEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_QGATEN_OFF (20u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MPDIS */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MPDIS_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MPDIS */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MPDIS_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MPDIS */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MPDIS_OFF (21u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSRC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSRC_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSRC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSRC_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSRC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSRC_OFF (23u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXGND */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXGND_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXGND */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXGND_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXGND */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXGND_OFF (26u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSCT_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSCT_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.AMXSCT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_AMXSCT_OFF (29u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIFCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIFCSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIFCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIFCSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIFCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIFCSIB_OFF (33u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAEN_OFF (34u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYRES_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYRES_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYRES_OFF (35u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL0_LEN (9u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL0_MSK (0x1ffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL0_OFF (36u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL1_LEN (9u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL1_MSK (0x1ffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL1_OFF (45u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL2_LEN (9u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL2_MSK (0x1ffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL2_OFF (54u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL3_LEN (9u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL3_MSK (0x1ffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICASYCL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICASYCL3_OFF (63u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL0_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL0_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL0 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL0_OFF (72u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL1_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL1_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL1 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL1_OFF (77u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL2_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL2_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL2 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL2_OFF (82u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL3_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL3_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL3 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL3_OFF (87u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL4 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL4_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL4 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL4_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL4 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL4_OFF (92u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL5 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL5_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL5 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL5_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL5 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL5_OFF (97u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL6 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL6_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL6 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL6_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL6 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL6_OFF (102u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL7 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL7_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL7 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL7_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL7 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL7_OFF (107u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL8 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL8_LEN (5u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL8 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL8_MSK (0x1fu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.FICAPECL8 */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_FICAPECL8_OFF (112u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIMLSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIMLSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIMLSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIMLSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.HDIMLSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_HDIMLSIB_OFF (117u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLEDTSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLEDTSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLEDTSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLEDTSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLEDTSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLEDTSIB_OFF (119u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLBCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLBCSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLBCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLBCSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLBCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLBCSIB_OFF (120u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_EN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_EN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_EN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_EN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_EN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_EN_OFF (121u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SETUP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SETUP_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SETUP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SETUP_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SETUP */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SETUP_OFF (122u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CD */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CD_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CD */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CD_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CD */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CD_OFF (124u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SYRES_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SYRES_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SYRES */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SYRES_OFF (125u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SCSEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SCSEL_LEN (2u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SCSEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SCSEL_MSK (0x3u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SCSEL */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SCSEL_OFF (126u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_BURN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_BURN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_BURN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_BURN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_BURN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_BURN_OFF (128u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_LPSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_LPSEN_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_LPSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_LPSEN_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_LPSEN */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_LPSEN_OFF (129u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLNCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLNCSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLNCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLNCSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLNCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLNCSIB_OFF (130u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC0L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC0L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC0L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC0L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC0L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC0L_OFF (131u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC1L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC1L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC1L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC1L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC1L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC1L_OFF (139u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC2L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC2L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC2L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC2L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC2L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC2L_OFF (147u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC3L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC3L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC3L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC3L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC3L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC3L_OFF (155u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC4L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC4L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC4L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC4L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC4L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC4L_OFF (163u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC5L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC5L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC5L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC5L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC5L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC5L_OFF (171u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC6L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC6L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC6L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC6L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC6L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC6L_OFF (179u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC7L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC7L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC7L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC7L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC7L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC7L_OFF (187u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC8L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC8L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC8L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC8L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC8L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC8L_OFF (195u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC9L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC9L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC9L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC9L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC9L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC9L_OFF (203u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC10L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC10L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC10L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC10L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC10L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC10L_OFF (211u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC11L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC11L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC11L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC11L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC11L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC11L_OFF (219u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC12L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC12L_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC12L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC12L_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NC12L */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NC12L_OFF (227u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLLCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLLCSIB_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLLCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLLCSIB_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.MLLCSIB */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_MLLCSIB_OFF (235u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NCPC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NCPC_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NCPC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NCPC_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_NCPC */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_NCPC_OFF (236u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_PATCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_PATCNT_LEN (17u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_PATCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_PATCNT_MSK (0x1ffffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_PATCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_PATCNT_OFF (244u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SHCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SHCNT_LEN (8u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SHCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SHCNT_MSK (0xffu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_SHCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_SHCNT_OFF (261u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_WUCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_WUCNT_LEN (3u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_WUCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_WUCNT_MSK (0x7u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_WUCNT */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_WUCNT_OFF (269u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_DELM */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_DELM_LEN (1u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_DELM */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_DELM_MSK (0x1u)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_DELM */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_DELM_OFF (272u)

/** \brief Length for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CPSI */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CPSI_LEN (4u)

/** \brief Mask for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CPSI */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CPSI_MSK (0xfu)

/** \brief Offset for Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits.ML_CPSI */
#define IFX_A3GTCUTRC_TEST_LBIST_HDI_ML_CPSI_OFF (273u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXA3GTCUTRC_BF_H */
