circuit PredRenameStage :
  module PredRenameStage : 
    input clock : Clock
    input reset : UInt<1>
    output io : {ren_stalls : UInt<1>[1], flip kill : UInt<1>, flip dec_fire : UInt<1>[1], flip dec_uops : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}[1], ren2_mask : UInt<1>[1], ren2_uops : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}[1], flip brupdate : {b1 : {resolve_mask : UInt<8>, mispredict_mask : UInt<8>}, b2 : {uop : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}, valid : UInt<1>, mispredict : UInt<1>, taken : UInt<1>, cfi_type : UInt<3>, pc_sel : UInt<2>, jalr_target : UInt<40>, target_offset : SInt<1>}}, flip dis_fire : UInt<1>[1], flip dis_ready : UInt<1>, flip wakeups : {valid : UInt<1>, bits : {uop : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}, data : UInt<64>, predicated : UInt<1>, fflags : {valid : UInt<1>, bits : {uop : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}, flags : UInt<5>}}}}[1], flip com_valids : UInt<1>[1], flip com_uops : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}[1], flip rbk_valids : UInt<1>[1], flip rollback : UInt<1>, flip debug_rob_empty : UInt<1>, debug : {freelist : UInt<16>, isprlist : UInt<16>, busytable : UInt<16>}}
    
    clock is invalid
    reset is invalid
    io is invalid
    wire ren1_fire : UInt<1>[1] @[rename-stage.scala 97:29]
    wire ren1_uops : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}[1] @[rename-stage.scala 98:29]
    wire ren2_valids : UInt<1>[1] @[rename-stage.scala 104:29]
    wire ren2_uops : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}[1] @[rename-stage.scala 105:29]
    wire ren2_alloc_reqs : UInt<1>[1] @[rename-stage.scala 106:29]
    ren1_fire[0] <= io.dec_fire[0] @[rename-stage.scala 113:27]
    ren1_uops[0].debug_tsrc <= io.dec_uops[0].debug_tsrc @[rename-stage.scala 114:27]
    ren1_uops[0].debug_fsrc <= io.dec_uops[0].debug_fsrc @[rename-stage.scala 114:27]
    ren1_uops[0].bp_xcpt_if <= io.dec_uops[0].bp_xcpt_if @[rename-stage.scala 114:27]
    ren1_uops[0].bp_debug_if <= io.dec_uops[0].bp_debug_if @[rename-stage.scala 114:27]
    ren1_uops[0].xcpt_ma_if <= io.dec_uops[0].xcpt_ma_if @[rename-stage.scala 114:27]
    ren1_uops[0].xcpt_ae_if <= io.dec_uops[0].xcpt_ae_if @[rename-stage.scala 114:27]
    ren1_uops[0].xcpt_pf_if <= io.dec_uops[0].xcpt_pf_if @[rename-stage.scala 114:27]
    ren1_uops[0].fp_single <= io.dec_uops[0].fp_single @[rename-stage.scala 114:27]
    ren1_uops[0].fp_val <= io.dec_uops[0].fp_val @[rename-stage.scala 114:27]
    ren1_uops[0].frs3_en <= io.dec_uops[0].frs3_en @[rename-stage.scala 114:27]
    ren1_uops[0].lrs2_rtype <= io.dec_uops[0].lrs2_rtype @[rename-stage.scala 114:27]
    ren1_uops[0].lrs1_rtype <= io.dec_uops[0].lrs1_rtype @[rename-stage.scala 114:27]
    ren1_uops[0].dst_rtype <= io.dec_uops[0].dst_rtype @[rename-stage.scala 114:27]
    ren1_uops[0].ldst_val <= io.dec_uops[0].ldst_val @[rename-stage.scala 114:27]
    ren1_uops[0].lrs3 <= io.dec_uops[0].lrs3 @[rename-stage.scala 114:27]
    ren1_uops[0].lrs2 <= io.dec_uops[0].lrs2 @[rename-stage.scala 114:27]
    ren1_uops[0].lrs1 <= io.dec_uops[0].lrs1 @[rename-stage.scala 114:27]
    ren1_uops[0].ldst <= io.dec_uops[0].ldst @[rename-stage.scala 114:27]
    ren1_uops[0].ldst_is_rs1 <= io.dec_uops[0].ldst_is_rs1 @[rename-stage.scala 114:27]
    ren1_uops[0].flush_on_commit <= io.dec_uops[0].flush_on_commit @[rename-stage.scala 114:27]
    ren1_uops[0].is_unique <= io.dec_uops[0].is_unique @[rename-stage.scala 114:27]
    ren1_uops[0].is_sys_pc2epc <= io.dec_uops[0].is_sys_pc2epc @[rename-stage.scala 114:27]
    ren1_uops[0].uses_stq <= io.dec_uops[0].uses_stq @[rename-stage.scala 114:27]
    ren1_uops[0].uses_ldq <= io.dec_uops[0].uses_ldq @[rename-stage.scala 114:27]
    ren1_uops[0].is_amo <= io.dec_uops[0].is_amo @[rename-stage.scala 114:27]
    ren1_uops[0].is_fencei <= io.dec_uops[0].is_fencei @[rename-stage.scala 114:27]
    ren1_uops[0].is_fence <= io.dec_uops[0].is_fence @[rename-stage.scala 114:27]
    ren1_uops[0].mem_signed <= io.dec_uops[0].mem_signed @[rename-stage.scala 114:27]
    ren1_uops[0].mem_size <= io.dec_uops[0].mem_size @[rename-stage.scala 114:27]
    ren1_uops[0].mem_cmd <= io.dec_uops[0].mem_cmd @[rename-stage.scala 114:27]
    ren1_uops[0].bypassable <= io.dec_uops[0].bypassable @[rename-stage.scala 114:27]
    ren1_uops[0].exc_cause <= io.dec_uops[0].exc_cause @[rename-stage.scala 114:27]
    ren1_uops[0].exception <= io.dec_uops[0].exception @[rename-stage.scala 114:27]
    ren1_uops[0].stale_pdst <= io.dec_uops[0].stale_pdst @[rename-stage.scala 114:27]
    ren1_uops[0].ppred_busy <= io.dec_uops[0].ppred_busy @[rename-stage.scala 114:27]
    ren1_uops[0].prs3_busy <= io.dec_uops[0].prs3_busy @[rename-stage.scala 114:27]
    ren1_uops[0].prs2_busy <= io.dec_uops[0].prs2_busy @[rename-stage.scala 114:27]
    ren1_uops[0].prs1_busy <= io.dec_uops[0].prs1_busy @[rename-stage.scala 114:27]
    ren1_uops[0].ppred <= io.dec_uops[0].ppred @[rename-stage.scala 114:27]
    ren1_uops[0].prs3 <= io.dec_uops[0].prs3 @[rename-stage.scala 114:27]
    ren1_uops[0].prs2 <= io.dec_uops[0].prs2 @[rename-stage.scala 114:27]
    ren1_uops[0].prs1 <= io.dec_uops[0].prs1 @[rename-stage.scala 114:27]
    ren1_uops[0].pdst <= io.dec_uops[0].pdst @[rename-stage.scala 114:27]
    ren1_uops[0].rxq_idx <= io.dec_uops[0].rxq_idx @[rename-stage.scala 114:27]
    ren1_uops[0].stq_idx <= io.dec_uops[0].stq_idx @[rename-stage.scala 114:27]
    ren1_uops[0].ldq_idx <= io.dec_uops[0].ldq_idx @[rename-stage.scala 114:27]
    ren1_uops[0].rob_idx <= io.dec_uops[0].rob_idx @[rename-stage.scala 114:27]
    ren1_uops[0].csr_addr <= io.dec_uops[0].csr_addr @[rename-stage.scala 114:27]
    ren1_uops[0].imm_packed <= io.dec_uops[0].imm_packed @[rename-stage.scala 114:27]
    ren1_uops[0].taken <= io.dec_uops[0].taken @[rename-stage.scala 114:27]
    ren1_uops[0].pc_lob <= io.dec_uops[0].pc_lob @[rename-stage.scala 114:27]
    ren1_uops[0].edge_inst <= io.dec_uops[0].edge_inst @[rename-stage.scala 114:27]
    ren1_uops[0].ftq_idx <= io.dec_uops[0].ftq_idx @[rename-stage.scala 114:27]
    ren1_uops[0].br_tag <= io.dec_uops[0].br_tag @[rename-stage.scala 114:27]
    ren1_uops[0].br_mask <= io.dec_uops[0].br_mask @[rename-stage.scala 114:27]
    ren1_uops[0].is_sfb <= io.dec_uops[0].is_sfb @[rename-stage.scala 114:27]
    ren1_uops[0].is_jal <= io.dec_uops[0].is_jal @[rename-stage.scala 114:27]
    ren1_uops[0].is_jalr <= io.dec_uops[0].is_jalr @[rename-stage.scala 114:27]
    ren1_uops[0].is_br <= io.dec_uops[0].is_br @[rename-stage.scala 114:27]
    ren1_uops[0].iw_p2_poisoned <= io.dec_uops[0].iw_p2_poisoned @[rename-stage.scala 114:27]
    ren1_uops[0].iw_p1_poisoned <= io.dec_uops[0].iw_p1_poisoned @[rename-stage.scala 114:27]
    ren1_uops[0].iw_state <= io.dec_uops[0].iw_state @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.is_std <= io.dec_uops[0].ctrl.is_std @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.is_sta <= io.dec_uops[0].ctrl.is_sta @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.is_load <= io.dec_uops[0].ctrl.is_load @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.csr_cmd <= io.dec_uops[0].ctrl.csr_cmd @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.fcn_dw <= io.dec_uops[0].ctrl.fcn_dw @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.op_fcn <= io.dec_uops[0].ctrl.op_fcn @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.imm_sel <= io.dec_uops[0].ctrl.imm_sel @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.op2_sel <= io.dec_uops[0].ctrl.op2_sel @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.op1_sel <= io.dec_uops[0].ctrl.op1_sel @[rename-stage.scala 114:27]
    ren1_uops[0].ctrl.br_type <= io.dec_uops[0].ctrl.br_type @[rename-stage.scala 114:27]
    ren1_uops[0].fu_code <= io.dec_uops[0].fu_code @[rename-stage.scala 114:27]
    ren1_uops[0].iq_type <= io.dec_uops[0].iq_type @[rename-stage.scala 114:27]
    ren1_uops[0].debug_pc <= io.dec_uops[0].debug_pc @[rename-stage.scala 114:27]
    ren1_uops[0].is_rvc <= io.dec_uops[0].is_rvc @[rename-stage.scala 114:27]
    ren1_uops[0].debug_inst <= io.dec_uops[0].debug_inst @[rename-stage.scala 114:27]
    ren1_uops[0].inst <= io.dec_uops[0].inst @[rename-stage.scala 114:27]
    ren1_uops[0].uopc <= io.dec_uops[0].uopc @[rename-stage.scala 114:27]
    reg _T : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[rename-stage.scala 118:27]
    reg _T_1 : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}, clock @[rename-stage.scala 119:23]
    wire _T_2 : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>} @[rename-stage.scala 120:24]
    _T_2.debug_tsrc <= _T_1.debug_tsrc @[rename-stage.scala 122:14]
    _T_2.debug_fsrc <= _T_1.debug_fsrc @[rename-stage.scala 122:14]
    _T_2.bp_xcpt_if <= _T_1.bp_xcpt_if @[rename-stage.scala 122:14]
    _T_2.bp_debug_if <= _T_1.bp_debug_if @[rename-stage.scala 122:14]
    _T_2.xcpt_ma_if <= _T_1.xcpt_ma_if @[rename-stage.scala 122:14]
    _T_2.xcpt_ae_if <= _T_1.xcpt_ae_if @[rename-stage.scala 122:14]
    _T_2.xcpt_pf_if <= _T_1.xcpt_pf_if @[rename-stage.scala 122:14]
    _T_2.fp_single <= _T_1.fp_single @[rename-stage.scala 122:14]
    _T_2.fp_val <= _T_1.fp_val @[rename-stage.scala 122:14]
    _T_2.frs3_en <= _T_1.frs3_en @[rename-stage.scala 122:14]
    _T_2.lrs2_rtype <= _T_1.lrs2_rtype @[rename-stage.scala 122:14]
    _T_2.lrs1_rtype <= _T_1.lrs1_rtype @[rename-stage.scala 122:14]
    _T_2.dst_rtype <= _T_1.dst_rtype @[rename-stage.scala 122:14]
    _T_2.ldst_val <= _T_1.ldst_val @[rename-stage.scala 122:14]
    _T_2.lrs3 <= _T_1.lrs3 @[rename-stage.scala 122:14]
    _T_2.lrs2 <= _T_1.lrs2 @[rename-stage.scala 122:14]
    _T_2.lrs1 <= _T_1.lrs1 @[rename-stage.scala 122:14]
    _T_2.ldst <= _T_1.ldst @[rename-stage.scala 122:14]
    _T_2.ldst_is_rs1 <= _T_1.ldst_is_rs1 @[rename-stage.scala 122:14]
    _T_2.flush_on_commit <= _T_1.flush_on_commit @[rename-stage.scala 122:14]
    _T_2.is_unique <= _T_1.is_unique @[rename-stage.scala 122:14]
    _T_2.is_sys_pc2epc <= _T_1.is_sys_pc2epc @[rename-stage.scala 122:14]
    _T_2.uses_stq <= _T_1.uses_stq @[rename-stage.scala 122:14]
    _T_2.uses_ldq <= _T_1.uses_ldq @[rename-stage.scala 122:14]
    _T_2.is_amo <= _T_1.is_amo @[rename-stage.scala 122:14]
    _T_2.is_fencei <= _T_1.is_fencei @[rename-stage.scala 122:14]
    _T_2.is_fence <= _T_1.is_fence @[rename-stage.scala 122:14]
    _T_2.mem_signed <= _T_1.mem_signed @[rename-stage.scala 122:14]
    _T_2.mem_size <= _T_1.mem_size @[rename-stage.scala 122:14]
    _T_2.mem_cmd <= _T_1.mem_cmd @[rename-stage.scala 122:14]
    _T_2.bypassable <= _T_1.bypassable @[rename-stage.scala 122:14]
    _T_2.exc_cause <= _T_1.exc_cause @[rename-stage.scala 122:14]
    _T_2.exception <= _T_1.exception @[rename-stage.scala 122:14]
    _T_2.stale_pdst <= _T_1.stale_pdst @[rename-stage.scala 122:14]
    _T_2.ppred_busy <= _T_1.ppred_busy @[rename-stage.scala 122:14]
    _T_2.prs3_busy <= _T_1.prs3_busy @[rename-stage.scala 122:14]
    _T_2.prs2_busy <= _T_1.prs2_busy @[rename-stage.scala 122:14]
    _T_2.prs1_busy <= _T_1.prs1_busy @[rename-stage.scala 122:14]
    _T_2.ppred <= _T_1.ppred @[rename-stage.scala 122:14]
    _T_2.prs3 <= _T_1.prs3 @[rename-stage.scala 122:14]
    _T_2.prs2 <= _T_1.prs2 @[rename-stage.scala 122:14]
    _T_2.prs1 <= _T_1.prs1 @[rename-stage.scala 122:14]
    _T_2.pdst <= _T_1.pdst @[rename-stage.scala 122:14]
    _T_2.rxq_idx <= _T_1.rxq_idx @[rename-stage.scala 122:14]
    _T_2.stq_idx <= _T_1.stq_idx @[rename-stage.scala 122:14]
    _T_2.ldq_idx <= _T_1.ldq_idx @[rename-stage.scala 122:14]
    _T_2.rob_idx <= _T_1.rob_idx @[rename-stage.scala 122:14]
    _T_2.csr_addr <= _T_1.csr_addr @[rename-stage.scala 122:14]
    _T_2.imm_packed <= _T_1.imm_packed @[rename-stage.scala 122:14]
    _T_2.taken <= _T_1.taken @[rename-stage.scala 122:14]
    _T_2.pc_lob <= _T_1.pc_lob @[rename-stage.scala 122:14]
    _T_2.edge_inst <= _T_1.edge_inst @[rename-stage.scala 122:14]
    _T_2.ftq_idx <= _T_1.ftq_idx @[rename-stage.scala 122:14]
    _T_2.br_tag <= _T_1.br_tag @[rename-stage.scala 122:14]
    _T_2.br_mask <= _T_1.br_mask @[rename-stage.scala 122:14]
    _T_2.is_sfb <= _T_1.is_sfb @[rename-stage.scala 122:14]
    _T_2.is_jal <= _T_1.is_jal @[rename-stage.scala 122:14]
    _T_2.is_jalr <= _T_1.is_jalr @[rename-stage.scala 122:14]
    _T_2.is_br <= _T_1.is_br @[rename-stage.scala 122:14]
    _T_2.iw_p2_poisoned <= _T_1.iw_p2_poisoned @[rename-stage.scala 122:14]
    _T_2.iw_p1_poisoned <= _T_1.iw_p1_poisoned @[rename-stage.scala 122:14]
    _T_2.iw_state <= _T_1.iw_state @[rename-stage.scala 122:14]
    _T_2.ctrl.is_std <= _T_1.ctrl.is_std @[rename-stage.scala 122:14]
    _T_2.ctrl.is_sta <= _T_1.ctrl.is_sta @[rename-stage.scala 122:14]
    _T_2.ctrl.is_load <= _T_1.ctrl.is_load @[rename-stage.scala 122:14]
    _T_2.ctrl.csr_cmd <= _T_1.ctrl.csr_cmd @[rename-stage.scala 122:14]
    _T_2.ctrl.fcn_dw <= _T_1.ctrl.fcn_dw @[rename-stage.scala 122:14]
    _T_2.ctrl.op_fcn <= _T_1.ctrl.op_fcn @[rename-stage.scala 122:14]
    _T_2.ctrl.imm_sel <= _T_1.ctrl.imm_sel @[rename-stage.scala 122:14]
    _T_2.ctrl.op2_sel <= _T_1.ctrl.op2_sel @[rename-stage.scala 122:14]
    _T_2.ctrl.op1_sel <= _T_1.ctrl.op1_sel @[rename-stage.scala 122:14]
    _T_2.ctrl.br_type <= _T_1.ctrl.br_type @[rename-stage.scala 122:14]
    _T_2.fu_code <= _T_1.fu_code @[rename-stage.scala 122:14]
    _T_2.iq_type <= _T_1.iq_type @[rename-stage.scala 122:14]
    _T_2.debug_pc <= _T_1.debug_pc @[rename-stage.scala 122:14]
    _T_2.is_rvc <= _T_1.is_rvc @[rename-stage.scala 122:14]
    _T_2.debug_inst <= _T_1.debug_inst @[rename-stage.scala 122:14]
    _T_2.inst <= _T_1.inst @[rename-stage.scala 122:14]
    _T_2.uopc <= _T_1.uopc @[rename-stage.scala 122:14]
    when io.kill : @[rename-stage.scala 124:20]
      _T <= UInt<1>("h00") @[rename-stage.scala 125:15]
      skip @[rename-stage.scala 124:20]
    else : @[rename-stage.scala 126:30]
      when io.dis_ready : @[rename-stage.scala 126:30]
        _T <= ren1_fire[0] @[rename-stage.scala 127:15]
        _T_2.debug_tsrc <= ren1_uops[0].debug_tsrc @[rename-stage.scala 128:16]
        _T_2.debug_fsrc <= ren1_uops[0].debug_fsrc @[rename-stage.scala 128:16]
        _T_2.bp_xcpt_if <= ren1_uops[0].bp_xcpt_if @[rename-stage.scala 128:16]
        _T_2.bp_debug_if <= ren1_uops[0].bp_debug_if @[rename-stage.scala 128:16]
        _T_2.xcpt_ma_if <= ren1_uops[0].xcpt_ma_if @[rename-stage.scala 128:16]
        _T_2.xcpt_ae_if <= ren1_uops[0].xcpt_ae_if @[rename-stage.scala 128:16]
        _T_2.xcpt_pf_if <= ren1_uops[0].xcpt_pf_if @[rename-stage.scala 128:16]
        _T_2.fp_single <= ren1_uops[0].fp_single @[rename-stage.scala 128:16]
        _T_2.fp_val <= ren1_uops[0].fp_val @[rename-stage.scala 128:16]
        _T_2.frs3_en <= ren1_uops[0].frs3_en @[rename-stage.scala 128:16]
        _T_2.lrs2_rtype <= ren1_uops[0].lrs2_rtype @[rename-stage.scala 128:16]
        _T_2.lrs1_rtype <= ren1_uops[0].lrs1_rtype @[rename-stage.scala 128:16]
        _T_2.dst_rtype <= ren1_uops[0].dst_rtype @[rename-stage.scala 128:16]
        _T_2.ldst_val <= ren1_uops[0].ldst_val @[rename-stage.scala 128:16]
        _T_2.lrs3 <= ren1_uops[0].lrs3 @[rename-stage.scala 128:16]
        _T_2.lrs2 <= ren1_uops[0].lrs2 @[rename-stage.scala 128:16]
        _T_2.lrs1 <= ren1_uops[0].lrs1 @[rename-stage.scala 128:16]
        _T_2.ldst <= ren1_uops[0].ldst @[rename-stage.scala 128:16]
        _T_2.ldst_is_rs1 <= ren1_uops[0].ldst_is_rs1 @[rename-stage.scala 128:16]
        _T_2.flush_on_commit <= ren1_uops[0].flush_on_commit @[rename-stage.scala 128:16]
        _T_2.is_unique <= ren1_uops[0].is_unique @[rename-stage.scala 128:16]
        _T_2.is_sys_pc2epc <= ren1_uops[0].is_sys_pc2epc @[rename-stage.scala 128:16]
        _T_2.uses_stq <= ren1_uops[0].uses_stq @[rename-stage.scala 128:16]
        _T_2.uses_ldq <= ren1_uops[0].uses_ldq @[rename-stage.scala 128:16]
        _T_2.is_amo <= ren1_uops[0].is_amo @[rename-stage.scala 128:16]
        _T_2.is_fencei <= ren1_uops[0].is_fencei @[rename-stage.scala 128:16]
        _T_2.is_fence <= ren1_uops[0].is_fence @[rename-stage.scala 128:16]
        _T_2.mem_signed <= ren1_uops[0].mem_signed @[rename-stage.scala 128:16]
        _T_2.mem_size <= ren1_uops[0].mem_size @[rename-stage.scala 128:16]
        _T_2.mem_cmd <= ren1_uops[0].mem_cmd @[rename-stage.scala 128:16]
        _T_2.bypassable <= ren1_uops[0].bypassable @[rename-stage.scala 128:16]
        _T_2.exc_cause <= ren1_uops[0].exc_cause @[rename-stage.scala 128:16]
        _T_2.exception <= ren1_uops[0].exception @[rename-stage.scala 128:16]
        _T_2.stale_pdst <= ren1_uops[0].stale_pdst @[rename-stage.scala 128:16]
        _T_2.ppred_busy <= ren1_uops[0].ppred_busy @[rename-stage.scala 128:16]
        _T_2.prs3_busy <= ren1_uops[0].prs3_busy @[rename-stage.scala 128:16]
        _T_2.prs2_busy <= ren1_uops[0].prs2_busy @[rename-stage.scala 128:16]
        _T_2.prs1_busy <= ren1_uops[0].prs1_busy @[rename-stage.scala 128:16]
        _T_2.ppred <= ren1_uops[0].ppred @[rename-stage.scala 128:16]
        _T_2.prs3 <= ren1_uops[0].prs3 @[rename-stage.scala 128:16]
        _T_2.prs2 <= ren1_uops[0].prs2 @[rename-stage.scala 128:16]
        _T_2.prs1 <= ren1_uops[0].prs1 @[rename-stage.scala 128:16]
        _T_2.pdst <= ren1_uops[0].pdst @[rename-stage.scala 128:16]
        _T_2.rxq_idx <= ren1_uops[0].rxq_idx @[rename-stage.scala 128:16]
        _T_2.stq_idx <= ren1_uops[0].stq_idx @[rename-stage.scala 128:16]
        _T_2.ldq_idx <= ren1_uops[0].ldq_idx @[rename-stage.scala 128:16]
        _T_2.rob_idx <= ren1_uops[0].rob_idx @[rename-stage.scala 128:16]
        _T_2.csr_addr <= ren1_uops[0].csr_addr @[rename-stage.scala 128:16]
        _T_2.imm_packed <= ren1_uops[0].imm_packed @[rename-stage.scala 128:16]
        _T_2.taken <= ren1_uops[0].taken @[rename-stage.scala 128:16]
        _T_2.pc_lob <= ren1_uops[0].pc_lob @[rename-stage.scala 128:16]
        _T_2.edge_inst <= ren1_uops[0].edge_inst @[rename-stage.scala 128:16]
        _T_2.ftq_idx <= ren1_uops[0].ftq_idx @[rename-stage.scala 128:16]
        _T_2.br_tag <= ren1_uops[0].br_tag @[rename-stage.scala 128:16]
        _T_2.br_mask <= ren1_uops[0].br_mask @[rename-stage.scala 128:16]
        _T_2.is_sfb <= ren1_uops[0].is_sfb @[rename-stage.scala 128:16]
        _T_2.is_jal <= ren1_uops[0].is_jal @[rename-stage.scala 128:16]
        _T_2.is_jalr <= ren1_uops[0].is_jalr @[rename-stage.scala 128:16]
        _T_2.is_br <= ren1_uops[0].is_br @[rename-stage.scala 128:16]
        _T_2.iw_p2_poisoned <= ren1_uops[0].iw_p2_poisoned @[rename-stage.scala 128:16]
        _T_2.iw_p1_poisoned <= ren1_uops[0].iw_p1_poisoned @[rename-stage.scala 128:16]
        _T_2.iw_state <= ren1_uops[0].iw_state @[rename-stage.scala 128:16]
        _T_2.ctrl.is_std <= ren1_uops[0].ctrl.is_std @[rename-stage.scala 128:16]
        _T_2.ctrl.is_sta <= ren1_uops[0].ctrl.is_sta @[rename-stage.scala 128:16]
        _T_2.ctrl.is_load <= ren1_uops[0].ctrl.is_load @[rename-stage.scala 128:16]
        _T_2.ctrl.csr_cmd <= ren1_uops[0].ctrl.csr_cmd @[rename-stage.scala 128:16]
        _T_2.ctrl.fcn_dw <= ren1_uops[0].ctrl.fcn_dw @[rename-stage.scala 128:16]
        _T_2.ctrl.op_fcn <= ren1_uops[0].ctrl.op_fcn @[rename-stage.scala 128:16]
        _T_2.ctrl.imm_sel <= ren1_uops[0].ctrl.imm_sel @[rename-stage.scala 128:16]
        _T_2.ctrl.op2_sel <= ren1_uops[0].ctrl.op2_sel @[rename-stage.scala 128:16]
        _T_2.ctrl.op1_sel <= ren1_uops[0].ctrl.op1_sel @[rename-stage.scala 128:16]
        _T_2.ctrl.br_type <= ren1_uops[0].ctrl.br_type @[rename-stage.scala 128:16]
        _T_2.fu_code <= ren1_uops[0].fu_code @[rename-stage.scala 128:16]
        _T_2.iq_type <= ren1_uops[0].iq_type @[rename-stage.scala 128:16]
        _T_2.debug_pc <= ren1_uops[0].debug_pc @[rename-stage.scala 128:16]
        _T_2.is_rvc <= ren1_uops[0].is_rvc @[rename-stage.scala 128:16]
        _T_2.debug_inst <= ren1_uops[0].debug_inst @[rename-stage.scala 128:16]
        _T_2.inst <= ren1_uops[0].inst @[rename-stage.scala 128:16]
        _T_2.uopc <= ren1_uops[0].uopc @[rename-stage.scala 128:16]
        skip @[rename-stage.scala 126:30]
      else : @[rename-stage.scala 129:18]
        node _T_3 = eq(io.dis_fire[0], UInt<1>("h00")) @[rename-stage.scala 130:29]
        node _T_4 = and(_T, _T_3) @[rename-stage.scala 130:26]
        _T <= _T_4 @[rename-stage.scala 130:15]
        _T_2.debug_tsrc <= _T_1.debug_tsrc @[rename-stage.scala 131:16]
        _T_2.debug_fsrc <= _T_1.debug_fsrc @[rename-stage.scala 131:16]
        _T_2.bp_xcpt_if <= _T_1.bp_xcpt_if @[rename-stage.scala 131:16]
        _T_2.bp_debug_if <= _T_1.bp_debug_if @[rename-stage.scala 131:16]
        _T_2.xcpt_ma_if <= _T_1.xcpt_ma_if @[rename-stage.scala 131:16]
        _T_2.xcpt_ae_if <= _T_1.xcpt_ae_if @[rename-stage.scala 131:16]
        _T_2.xcpt_pf_if <= _T_1.xcpt_pf_if @[rename-stage.scala 131:16]
        _T_2.fp_single <= _T_1.fp_single @[rename-stage.scala 131:16]
        _T_2.fp_val <= _T_1.fp_val @[rename-stage.scala 131:16]
        _T_2.frs3_en <= _T_1.frs3_en @[rename-stage.scala 131:16]
        _T_2.lrs2_rtype <= _T_1.lrs2_rtype @[rename-stage.scala 131:16]
        _T_2.lrs1_rtype <= _T_1.lrs1_rtype @[rename-stage.scala 131:16]
        _T_2.dst_rtype <= _T_1.dst_rtype @[rename-stage.scala 131:16]
        _T_2.ldst_val <= _T_1.ldst_val @[rename-stage.scala 131:16]
        _T_2.lrs3 <= _T_1.lrs3 @[rename-stage.scala 131:16]
        _T_2.lrs2 <= _T_1.lrs2 @[rename-stage.scala 131:16]
        _T_2.lrs1 <= _T_1.lrs1 @[rename-stage.scala 131:16]
        _T_2.ldst <= _T_1.ldst @[rename-stage.scala 131:16]
        _T_2.ldst_is_rs1 <= _T_1.ldst_is_rs1 @[rename-stage.scala 131:16]
        _T_2.flush_on_commit <= _T_1.flush_on_commit @[rename-stage.scala 131:16]
        _T_2.is_unique <= _T_1.is_unique @[rename-stage.scala 131:16]
        _T_2.is_sys_pc2epc <= _T_1.is_sys_pc2epc @[rename-stage.scala 131:16]
        _T_2.uses_stq <= _T_1.uses_stq @[rename-stage.scala 131:16]
        _T_2.uses_ldq <= _T_1.uses_ldq @[rename-stage.scala 131:16]
        _T_2.is_amo <= _T_1.is_amo @[rename-stage.scala 131:16]
        _T_2.is_fencei <= _T_1.is_fencei @[rename-stage.scala 131:16]
        _T_2.is_fence <= _T_1.is_fence @[rename-stage.scala 131:16]
        _T_2.mem_signed <= _T_1.mem_signed @[rename-stage.scala 131:16]
        _T_2.mem_size <= _T_1.mem_size @[rename-stage.scala 131:16]
        _T_2.mem_cmd <= _T_1.mem_cmd @[rename-stage.scala 131:16]
        _T_2.bypassable <= _T_1.bypassable @[rename-stage.scala 131:16]
        _T_2.exc_cause <= _T_1.exc_cause @[rename-stage.scala 131:16]
        _T_2.exception <= _T_1.exception @[rename-stage.scala 131:16]
        _T_2.stale_pdst <= _T_1.stale_pdst @[rename-stage.scala 131:16]
        _T_2.ppred_busy <= _T_1.ppred_busy @[rename-stage.scala 131:16]
        _T_2.prs3_busy <= _T_1.prs3_busy @[rename-stage.scala 131:16]
        _T_2.prs2_busy <= _T_1.prs2_busy @[rename-stage.scala 131:16]
        _T_2.prs1_busy <= _T_1.prs1_busy @[rename-stage.scala 131:16]
        _T_2.ppred <= _T_1.ppred @[rename-stage.scala 131:16]
        _T_2.prs3 <= _T_1.prs3 @[rename-stage.scala 131:16]
        _T_2.prs2 <= _T_1.prs2 @[rename-stage.scala 131:16]
        _T_2.prs1 <= _T_1.prs1 @[rename-stage.scala 131:16]
        _T_2.pdst <= _T_1.pdst @[rename-stage.scala 131:16]
        _T_2.rxq_idx <= _T_1.rxq_idx @[rename-stage.scala 131:16]
        _T_2.stq_idx <= _T_1.stq_idx @[rename-stage.scala 131:16]
        _T_2.ldq_idx <= _T_1.ldq_idx @[rename-stage.scala 131:16]
        _T_2.rob_idx <= _T_1.rob_idx @[rename-stage.scala 131:16]
        _T_2.csr_addr <= _T_1.csr_addr @[rename-stage.scala 131:16]
        _T_2.imm_packed <= _T_1.imm_packed @[rename-stage.scala 131:16]
        _T_2.taken <= _T_1.taken @[rename-stage.scala 131:16]
        _T_2.pc_lob <= _T_1.pc_lob @[rename-stage.scala 131:16]
        _T_2.edge_inst <= _T_1.edge_inst @[rename-stage.scala 131:16]
        _T_2.ftq_idx <= _T_1.ftq_idx @[rename-stage.scala 131:16]
        _T_2.br_tag <= _T_1.br_tag @[rename-stage.scala 131:16]
        _T_2.br_mask <= _T_1.br_mask @[rename-stage.scala 131:16]
        _T_2.is_sfb <= _T_1.is_sfb @[rename-stage.scala 131:16]
        _T_2.is_jal <= _T_1.is_jal @[rename-stage.scala 131:16]
        _T_2.is_jalr <= _T_1.is_jalr @[rename-stage.scala 131:16]
        _T_2.is_br <= _T_1.is_br @[rename-stage.scala 131:16]
        _T_2.iw_p2_poisoned <= _T_1.iw_p2_poisoned @[rename-stage.scala 131:16]
        _T_2.iw_p1_poisoned <= _T_1.iw_p1_poisoned @[rename-stage.scala 131:16]
        _T_2.iw_state <= _T_1.iw_state @[rename-stage.scala 131:16]
        _T_2.ctrl.is_std <= _T_1.ctrl.is_std @[rename-stage.scala 131:16]
        _T_2.ctrl.is_sta <= _T_1.ctrl.is_sta @[rename-stage.scala 131:16]
        _T_2.ctrl.is_load <= _T_1.ctrl.is_load @[rename-stage.scala 131:16]
        _T_2.ctrl.csr_cmd <= _T_1.ctrl.csr_cmd @[rename-stage.scala 131:16]
        _T_2.ctrl.fcn_dw <= _T_1.ctrl.fcn_dw @[rename-stage.scala 131:16]
        _T_2.ctrl.op_fcn <= _T_1.ctrl.op_fcn @[rename-stage.scala 131:16]
        _T_2.ctrl.imm_sel <= _T_1.ctrl.imm_sel @[rename-stage.scala 131:16]
        _T_2.ctrl.op2_sel <= _T_1.ctrl.op2_sel @[rename-stage.scala 131:16]
        _T_2.ctrl.op1_sel <= _T_1.ctrl.op1_sel @[rename-stage.scala 131:16]
        _T_2.ctrl.br_type <= _T_1.ctrl.br_type @[rename-stage.scala 131:16]
        _T_2.fu_code <= _T_1.fu_code @[rename-stage.scala 131:16]
        _T_2.iq_type <= _T_1.iq_type @[rename-stage.scala 131:16]
        _T_2.debug_pc <= _T_1.debug_pc @[rename-stage.scala 131:16]
        _T_2.is_rvc <= _T_1.is_rvc @[rename-stage.scala 131:16]
        _T_2.debug_inst <= _T_1.debug_inst @[rename-stage.scala 131:16]
        _T_2.inst <= _T_1.inst @[rename-stage.scala 131:16]
        _T_2.uopc <= _T_1.uopc @[rename-stage.scala 131:16]
        skip @[rename-stage.scala 129:18]
    wire _T_5 : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}
    _T_5.debug_tsrc <= _T_2.debug_tsrc
    _T_5.debug_fsrc <= _T_2.debug_fsrc
    _T_5.bp_xcpt_if <= _T_2.bp_xcpt_if
    _T_5.bp_debug_if <= _T_2.bp_debug_if
    _T_5.xcpt_ma_if <= _T_2.xcpt_ma_if
    _T_5.xcpt_ae_if <= _T_2.xcpt_ae_if
    _T_5.xcpt_pf_if <= _T_2.xcpt_pf_if
    _T_5.fp_single <= _T_2.fp_single
    _T_5.fp_val <= _T_2.fp_val
    _T_5.frs3_en <= _T_2.frs3_en
    _T_5.lrs2_rtype <= _T_2.lrs2_rtype
    _T_5.lrs1_rtype <= _T_2.lrs1_rtype
    _T_5.dst_rtype <= _T_2.dst_rtype
    _T_5.ldst_val <= _T_2.ldst_val
    _T_5.lrs3 <= _T_2.lrs3
    _T_5.lrs2 <= _T_2.lrs2
    _T_5.lrs1 <= _T_2.lrs1
    _T_5.ldst <= _T_2.ldst
    _T_5.ldst_is_rs1 <= _T_2.ldst_is_rs1
    _T_5.flush_on_commit <= _T_2.flush_on_commit
    _T_5.is_unique <= _T_2.is_unique
    _T_5.is_sys_pc2epc <= _T_2.is_sys_pc2epc
    _T_5.uses_stq <= _T_2.uses_stq
    _T_5.uses_ldq <= _T_2.uses_ldq
    _T_5.is_amo <= _T_2.is_amo
    _T_5.is_fencei <= _T_2.is_fencei
    _T_5.is_fence <= _T_2.is_fence
    _T_5.mem_signed <= _T_2.mem_signed
    _T_5.mem_size <= _T_2.mem_size
    _T_5.mem_cmd <= _T_2.mem_cmd
    _T_5.bypassable <= _T_2.bypassable
    _T_5.exc_cause <= _T_2.exc_cause
    _T_5.exception <= _T_2.exception
    _T_5.stale_pdst <= _T_2.stale_pdst
    _T_5.ppred_busy <= _T_2.ppred_busy
    _T_5.prs3_busy <= _T_2.prs3_busy
    _T_5.prs2_busy <= _T_2.prs2_busy
    _T_5.prs1_busy <= _T_2.prs1_busy
    _T_5.ppred <= _T_2.ppred
    _T_5.prs3 <= _T_2.prs3
    _T_5.prs2 <= _T_2.prs2
    _T_5.prs1 <= _T_2.prs1
    _T_5.pdst <= _T_2.pdst
    _T_5.rxq_idx <= _T_2.rxq_idx
    _T_5.stq_idx <= _T_2.stq_idx
    _T_5.ldq_idx <= _T_2.ldq_idx
    _T_5.rob_idx <= _T_2.rob_idx
    _T_5.csr_addr <= _T_2.csr_addr
    _T_5.imm_packed <= _T_2.imm_packed
    _T_5.taken <= _T_2.taken
    _T_5.pc_lob <= _T_2.pc_lob
    _T_5.edge_inst <= _T_2.edge_inst
    _T_5.ftq_idx <= _T_2.ftq_idx
    _T_5.br_tag <= _T_2.br_tag
    _T_5.br_mask <= _T_2.br_mask
    _T_5.is_sfb <= _T_2.is_sfb
    _T_5.is_jal <= _T_2.is_jal
    _T_5.is_jalr <= _T_2.is_jalr
    _T_5.is_br <= _T_2.is_br
    _T_5.iw_p2_poisoned <= _T_2.iw_p2_poisoned
    _T_5.iw_p1_poisoned <= _T_2.iw_p1_poisoned
    _T_5.iw_state <= _T_2.iw_state
    _T_5.ctrl.is_std <= _T_2.ctrl.is_std
    _T_5.ctrl.is_sta <= _T_2.ctrl.is_sta
    _T_5.ctrl.is_load <= _T_2.ctrl.is_load
    _T_5.ctrl.csr_cmd <= _T_2.ctrl.csr_cmd
    _T_5.ctrl.fcn_dw <= _T_2.ctrl.fcn_dw
    _T_5.ctrl.op_fcn <= _T_2.ctrl.op_fcn
    _T_5.ctrl.imm_sel <= _T_2.ctrl.imm_sel
    _T_5.ctrl.op2_sel <= _T_2.ctrl.op2_sel
    _T_5.ctrl.op1_sel <= _T_2.ctrl.op1_sel
    _T_5.ctrl.br_type <= _T_2.ctrl.br_type
    _T_5.fu_code <= _T_2.fu_code
    _T_5.iq_type <= _T_2.iq_type
    _T_5.debug_pc <= _T_2.debug_pc
    _T_5.is_rvc <= _T_2.is_rvc
    _T_5.debug_inst <= _T_2.debug_inst
    _T_5.inst <= _T_2.inst
    _T_5.uopc <= _T_2.uopc
    node _T_6 = not(io.brupdate.b1.resolve_mask) @[util.scala 74:37]
    node _T_7 = and(_T_2.br_mask, _T_6) @[util.scala 74:35]
    _T_5.br_mask <= _T_7 @[util.scala 74:20]
    _T_1.debug_tsrc <= _T_5.debug_tsrc @[rename-stage.scala 134:11]
    _T_1.debug_fsrc <= _T_5.debug_fsrc @[rename-stage.scala 134:11]
    _T_1.bp_xcpt_if <= _T_5.bp_xcpt_if @[rename-stage.scala 134:11]
    _T_1.bp_debug_if <= _T_5.bp_debug_if @[rename-stage.scala 134:11]
    _T_1.xcpt_ma_if <= _T_5.xcpt_ma_if @[rename-stage.scala 134:11]
    _T_1.xcpt_ae_if <= _T_5.xcpt_ae_if @[rename-stage.scala 134:11]
    _T_1.xcpt_pf_if <= _T_5.xcpt_pf_if @[rename-stage.scala 134:11]
    _T_1.fp_single <= _T_5.fp_single @[rename-stage.scala 134:11]
    _T_1.fp_val <= _T_5.fp_val @[rename-stage.scala 134:11]
    _T_1.frs3_en <= _T_5.frs3_en @[rename-stage.scala 134:11]
    _T_1.lrs2_rtype <= _T_5.lrs2_rtype @[rename-stage.scala 134:11]
    _T_1.lrs1_rtype <= _T_5.lrs1_rtype @[rename-stage.scala 134:11]
    _T_1.dst_rtype <= _T_5.dst_rtype @[rename-stage.scala 134:11]
    _T_1.ldst_val <= _T_5.ldst_val @[rename-stage.scala 134:11]
    _T_1.lrs3 <= _T_5.lrs3 @[rename-stage.scala 134:11]
    _T_1.lrs2 <= _T_5.lrs2 @[rename-stage.scala 134:11]
    _T_1.lrs1 <= _T_5.lrs1 @[rename-stage.scala 134:11]
    _T_1.ldst <= _T_5.ldst @[rename-stage.scala 134:11]
    _T_1.ldst_is_rs1 <= _T_5.ldst_is_rs1 @[rename-stage.scala 134:11]
    _T_1.flush_on_commit <= _T_5.flush_on_commit @[rename-stage.scala 134:11]
    _T_1.is_unique <= _T_5.is_unique @[rename-stage.scala 134:11]
    _T_1.is_sys_pc2epc <= _T_5.is_sys_pc2epc @[rename-stage.scala 134:11]
    _T_1.uses_stq <= _T_5.uses_stq @[rename-stage.scala 134:11]
    _T_1.uses_ldq <= _T_5.uses_ldq @[rename-stage.scala 134:11]
    _T_1.is_amo <= _T_5.is_amo @[rename-stage.scala 134:11]
    _T_1.is_fencei <= _T_5.is_fencei @[rename-stage.scala 134:11]
    _T_1.is_fence <= _T_5.is_fence @[rename-stage.scala 134:11]
    _T_1.mem_signed <= _T_5.mem_signed @[rename-stage.scala 134:11]
    _T_1.mem_size <= _T_5.mem_size @[rename-stage.scala 134:11]
    _T_1.mem_cmd <= _T_5.mem_cmd @[rename-stage.scala 134:11]
    _T_1.bypassable <= _T_5.bypassable @[rename-stage.scala 134:11]
    _T_1.exc_cause <= _T_5.exc_cause @[rename-stage.scala 134:11]
    _T_1.exception <= _T_5.exception @[rename-stage.scala 134:11]
    _T_1.stale_pdst <= _T_5.stale_pdst @[rename-stage.scala 134:11]
    _T_1.ppred_busy <= _T_5.ppred_busy @[rename-stage.scala 134:11]
    _T_1.prs3_busy <= _T_5.prs3_busy @[rename-stage.scala 134:11]
    _T_1.prs2_busy <= _T_5.prs2_busy @[rename-stage.scala 134:11]
    _T_1.prs1_busy <= _T_5.prs1_busy @[rename-stage.scala 134:11]
    _T_1.ppred <= _T_5.ppred @[rename-stage.scala 134:11]
    _T_1.prs3 <= _T_5.prs3 @[rename-stage.scala 134:11]
    _T_1.prs2 <= _T_5.prs2 @[rename-stage.scala 134:11]
    _T_1.prs1 <= _T_5.prs1 @[rename-stage.scala 134:11]
    _T_1.pdst <= _T_5.pdst @[rename-stage.scala 134:11]
    _T_1.rxq_idx <= _T_5.rxq_idx @[rename-stage.scala 134:11]
    _T_1.stq_idx <= _T_5.stq_idx @[rename-stage.scala 134:11]
    _T_1.ldq_idx <= _T_5.ldq_idx @[rename-stage.scala 134:11]
    _T_1.rob_idx <= _T_5.rob_idx @[rename-stage.scala 134:11]
    _T_1.csr_addr <= _T_5.csr_addr @[rename-stage.scala 134:11]
    _T_1.imm_packed <= _T_5.imm_packed @[rename-stage.scala 134:11]
    _T_1.taken <= _T_5.taken @[rename-stage.scala 134:11]
    _T_1.pc_lob <= _T_5.pc_lob @[rename-stage.scala 134:11]
    _T_1.edge_inst <= _T_5.edge_inst @[rename-stage.scala 134:11]
    _T_1.ftq_idx <= _T_5.ftq_idx @[rename-stage.scala 134:11]
    _T_1.br_tag <= _T_5.br_tag @[rename-stage.scala 134:11]
    _T_1.br_mask <= _T_5.br_mask @[rename-stage.scala 134:11]
    _T_1.is_sfb <= _T_5.is_sfb @[rename-stage.scala 134:11]
    _T_1.is_jal <= _T_5.is_jal @[rename-stage.scala 134:11]
    _T_1.is_jalr <= _T_5.is_jalr @[rename-stage.scala 134:11]
    _T_1.is_br <= _T_5.is_br @[rename-stage.scala 134:11]
    _T_1.iw_p2_poisoned <= _T_5.iw_p2_poisoned @[rename-stage.scala 134:11]
    _T_1.iw_p1_poisoned <= _T_5.iw_p1_poisoned @[rename-stage.scala 134:11]
    _T_1.iw_state <= _T_5.iw_state @[rename-stage.scala 134:11]
    _T_1.ctrl.is_std <= _T_5.ctrl.is_std @[rename-stage.scala 134:11]
    _T_1.ctrl.is_sta <= _T_5.ctrl.is_sta @[rename-stage.scala 134:11]
    _T_1.ctrl.is_load <= _T_5.ctrl.is_load @[rename-stage.scala 134:11]
    _T_1.ctrl.csr_cmd <= _T_5.ctrl.csr_cmd @[rename-stage.scala 134:11]
    _T_1.ctrl.fcn_dw <= _T_5.ctrl.fcn_dw @[rename-stage.scala 134:11]
    _T_1.ctrl.op_fcn <= _T_5.ctrl.op_fcn @[rename-stage.scala 134:11]
    _T_1.ctrl.imm_sel <= _T_5.ctrl.imm_sel @[rename-stage.scala 134:11]
    _T_1.ctrl.op2_sel <= _T_5.ctrl.op2_sel @[rename-stage.scala 134:11]
    _T_1.ctrl.op1_sel <= _T_5.ctrl.op1_sel @[rename-stage.scala 134:11]
    _T_1.ctrl.br_type <= _T_5.ctrl.br_type @[rename-stage.scala 134:11]
    _T_1.fu_code <= _T_5.fu_code @[rename-stage.scala 134:11]
    _T_1.iq_type <= _T_5.iq_type @[rename-stage.scala 134:11]
    _T_1.debug_pc <= _T_5.debug_pc @[rename-stage.scala 134:11]
    _T_1.is_rvc <= _T_5.is_rvc @[rename-stage.scala 134:11]
    _T_1.debug_inst <= _T_5.debug_inst @[rename-stage.scala 134:11]
    _T_1.inst <= _T_5.inst @[rename-stage.scala 134:11]
    _T_1.uopc <= _T_5.uopc @[rename-stage.scala 134:11]
    ren2_valids[0] <= _T @[rename-stage.scala 136:20]
    ren2_uops[0].debug_tsrc <= _T_1.debug_tsrc @[rename-stage.scala 137:20]
    ren2_uops[0].debug_fsrc <= _T_1.debug_fsrc @[rename-stage.scala 137:20]
    ren2_uops[0].bp_xcpt_if <= _T_1.bp_xcpt_if @[rename-stage.scala 137:20]
    ren2_uops[0].bp_debug_if <= _T_1.bp_debug_if @[rename-stage.scala 137:20]
    ren2_uops[0].xcpt_ma_if <= _T_1.xcpt_ma_if @[rename-stage.scala 137:20]
    ren2_uops[0].xcpt_ae_if <= _T_1.xcpt_ae_if @[rename-stage.scala 137:20]
    ren2_uops[0].xcpt_pf_if <= _T_1.xcpt_pf_if @[rename-stage.scala 137:20]
    ren2_uops[0].fp_single <= _T_1.fp_single @[rename-stage.scala 137:20]
    ren2_uops[0].fp_val <= _T_1.fp_val @[rename-stage.scala 137:20]
    ren2_uops[0].frs3_en <= _T_1.frs3_en @[rename-stage.scala 137:20]
    ren2_uops[0].lrs2_rtype <= _T_1.lrs2_rtype @[rename-stage.scala 137:20]
    ren2_uops[0].lrs1_rtype <= _T_1.lrs1_rtype @[rename-stage.scala 137:20]
    ren2_uops[0].dst_rtype <= _T_1.dst_rtype @[rename-stage.scala 137:20]
    ren2_uops[0].ldst_val <= _T_1.ldst_val @[rename-stage.scala 137:20]
    ren2_uops[0].lrs3 <= _T_1.lrs3 @[rename-stage.scala 137:20]
    ren2_uops[0].lrs2 <= _T_1.lrs2 @[rename-stage.scala 137:20]
    ren2_uops[0].lrs1 <= _T_1.lrs1 @[rename-stage.scala 137:20]
    ren2_uops[0].ldst <= _T_1.ldst @[rename-stage.scala 137:20]
    ren2_uops[0].ldst_is_rs1 <= _T_1.ldst_is_rs1 @[rename-stage.scala 137:20]
    ren2_uops[0].flush_on_commit <= _T_1.flush_on_commit @[rename-stage.scala 137:20]
    ren2_uops[0].is_unique <= _T_1.is_unique @[rename-stage.scala 137:20]
    ren2_uops[0].is_sys_pc2epc <= _T_1.is_sys_pc2epc @[rename-stage.scala 137:20]
    ren2_uops[0].uses_stq <= _T_1.uses_stq @[rename-stage.scala 137:20]
    ren2_uops[0].uses_ldq <= _T_1.uses_ldq @[rename-stage.scala 137:20]
    ren2_uops[0].is_amo <= _T_1.is_amo @[rename-stage.scala 137:20]
    ren2_uops[0].is_fencei <= _T_1.is_fencei @[rename-stage.scala 137:20]
    ren2_uops[0].is_fence <= _T_1.is_fence @[rename-stage.scala 137:20]
    ren2_uops[0].mem_signed <= _T_1.mem_signed @[rename-stage.scala 137:20]
    ren2_uops[0].mem_size <= _T_1.mem_size @[rename-stage.scala 137:20]
    ren2_uops[0].mem_cmd <= _T_1.mem_cmd @[rename-stage.scala 137:20]
    ren2_uops[0].bypassable <= _T_1.bypassable @[rename-stage.scala 137:20]
    ren2_uops[0].exc_cause <= _T_1.exc_cause @[rename-stage.scala 137:20]
    ren2_uops[0].exception <= _T_1.exception @[rename-stage.scala 137:20]
    ren2_uops[0].stale_pdst <= _T_1.stale_pdst @[rename-stage.scala 137:20]
    ren2_uops[0].ppred_busy <= _T_1.ppred_busy @[rename-stage.scala 137:20]
    ren2_uops[0].prs3_busy <= _T_1.prs3_busy @[rename-stage.scala 137:20]
    ren2_uops[0].prs2_busy <= _T_1.prs2_busy @[rename-stage.scala 137:20]
    ren2_uops[0].prs1_busy <= _T_1.prs1_busy @[rename-stage.scala 137:20]
    ren2_uops[0].ppred <= _T_1.ppred @[rename-stage.scala 137:20]
    ren2_uops[0].prs3 <= _T_1.prs3 @[rename-stage.scala 137:20]
    ren2_uops[0].prs2 <= _T_1.prs2 @[rename-stage.scala 137:20]
    ren2_uops[0].prs1 <= _T_1.prs1 @[rename-stage.scala 137:20]
    ren2_uops[0].pdst <= _T_1.pdst @[rename-stage.scala 137:20]
    ren2_uops[0].rxq_idx <= _T_1.rxq_idx @[rename-stage.scala 137:20]
    ren2_uops[0].stq_idx <= _T_1.stq_idx @[rename-stage.scala 137:20]
    ren2_uops[0].ldq_idx <= _T_1.ldq_idx @[rename-stage.scala 137:20]
    ren2_uops[0].rob_idx <= _T_1.rob_idx @[rename-stage.scala 137:20]
    ren2_uops[0].csr_addr <= _T_1.csr_addr @[rename-stage.scala 137:20]
    ren2_uops[0].imm_packed <= _T_1.imm_packed @[rename-stage.scala 137:20]
    ren2_uops[0].taken <= _T_1.taken @[rename-stage.scala 137:20]
    ren2_uops[0].pc_lob <= _T_1.pc_lob @[rename-stage.scala 137:20]
    ren2_uops[0].edge_inst <= _T_1.edge_inst @[rename-stage.scala 137:20]
    ren2_uops[0].ftq_idx <= _T_1.ftq_idx @[rename-stage.scala 137:20]
    ren2_uops[0].br_tag <= _T_1.br_tag @[rename-stage.scala 137:20]
    ren2_uops[0].br_mask <= _T_1.br_mask @[rename-stage.scala 137:20]
    ren2_uops[0].is_sfb <= _T_1.is_sfb @[rename-stage.scala 137:20]
    ren2_uops[0].is_jal <= _T_1.is_jal @[rename-stage.scala 137:20]
    ren2_uops[0].is_jalr <= _T_1.is_jalr @[rename-stage.scala 137:20]
    ren2_uops[0].is_br <= _T_1.is_br @[rename-stage.scala 137:20]
    ren2_uops[0].iw_p2_poisoned <= _T_1.iw_p2_poisoned @[rename-stage.scala 137:20]
    ren2_uops[0].iw_p1_poisoned <= _T_1.iw_p1_poisoned @[rename-stage.scala 137:20]
    ren2_uops[0].iw_state <= _T_1.iw_state @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.is_std <= _T_1.ctrl.is_std @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.is_sta <= _T_1.ctrl.is_sta @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.is_load <= _T_1.ctrl.is_load @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.csr_cmd <= _T_1.ctrl.csr_cmd @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.fcn_dw <= _T_1.ctrl.fcn_dw @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.op_fcn <= _T_1.ctrl.op_fcn @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.imm_sel <= _T_1.ctrl.imm_sel @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.op2_sel <= _T_1.ctrl.op2_sel @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.op1_sel <= _T_1.ctrl.op1_sel @[rename-stage.scala 137:20]
    ren2_uops[0].ctrl.br_type <= _T_1.ctrl.br_type @[rename-stage.scala 137:20]
    ren2_uops[0].fu_code <= _T_1.fu_code @[rename-stage.scala 137:20]
    ren2_uops[0].iq_type <= _T_1.iq_type @[rename-stage.scala 137:20]
    ren2_uops[0].debug_pc <= _T_1.debug_pc @[rename-stage.scala 137:20]
    ren2_uops[0].is_rvc <= _T_1.is_rvc @[rename-stage.scala 137:20]
    ren2_uops[0].debug_inst <= _T_1.debug_inst @[rename-stage.scala 137:20]
    ren2_uops[0].inst <= _T_1.inst @[rename-stage.scala 137:20]
    ren2_uops[0].uopc <= _T_1.uopc @[rename-stage.scala 137:20]
    io.ren2_mask[0] <= ren2_valids[0] @[rename-stage.scala 143:16]
    ren2_alloc_reqs[0] is invalid @[rename-stage.scala 364:19]
    wire _T_8 : UInt<1>[16] @[rename-stage.scala 366:35]
    _T_8[0] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[1] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[2] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[3] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[4] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[5] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[6] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[7] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[8] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[9] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[10] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[11] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[12] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[13] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[14] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    _T_8[15] <= UInt<1>("h00") @[rename-stage.scala 366:35]
    reg busy_table : UInt<1>[16], clock with : (reset => (reset, _T_8)) @[rename-stage.scala 366:27]
    wire _T_9 : UInt<1>[16] @[rename-stage.scala 367:33]
    _T_9[0] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[1] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[2] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[3] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[4] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[5] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[6] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[7] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[8] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[9] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[10] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[11] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[12] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[13] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[14] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    _T_9[15] <= UInt<1>("h00") @[rename-stage.scala 367:33]
    wire to_busy : UInt<1>[16]
    to_busy[0] <= _T_9[0]
    to_busy[1] <= _T_9[1]
    to_busy[2] <= _T_9[2]
    to_busy[3] <= _T_9[3]
    to_busy[4] <= _T_9[4]
    to_busy[5] <= _T_9[5]
    to_busy[6] <= _T_9[6]
    to_busy[7] <= _T_9[7]
    to_busy[8] <= _T_9[8]
    to_busy[9] <= _T_9[9]
    to_busy[10] <= _T_9[10]
    to_busy[11] <= _T_9[11]
    to_busy[12] <= _T_9[12]
    to_busy[13] <= _T_9[13]
    to_busy[14] <= _T_9[14]
    to_busy[15] <= _T_9[15]
    wire _T_10 : UInt<1>[16] @[rename-stage.scala 368:32]
    _T_10[0] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[1] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[2] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[3] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[4] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[5] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[6] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[7] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[8] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[9] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[10] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[11] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[12] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[13] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[14] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    _T_10[15] <= UInt<1>("h00") @[rename-stage.scala 368:32]
    wire unbusy : UInt<1>[16]
    unbusy[0] <= _T_10[0]
    unbusy[1] <= _T_10[1]
    unbusy[2] <= _T_10[2]
    unbusy[3] <= _T_10[3]
    unbusy[4] <= _T_10[4]
    unbusy[5] <= _T_10[5]
    unbusy[6] <= _T_10[6]
    unbusy[7] <= _T_10[7]
    unbusy[8] <= _T_10[8]
    unbusy[9] <= _T_10[9]
    unbusy[10] <= _T_10[10]
    unbusy[11] <= _T_10[11]
    unbusy[12] <= _T_10[12]
    unbusy[13] <= _T_10[13]
    unbusy[14] <= _T_10[14]
    unbusy[15] <= _T_10[15]
    reg current_ftq_idx : UInt<4>, clock @[rename-stage.scala 370:28]
    io.ren2_uops[0].debug_tsrc <= ren2_uops[0].debug_tsrc @[rename-stage.scala 374:21]
    io.ren2_uops[0].debug_fsrc <= ren2_uops[0].debug_fsrc @[rename-stage.scala 374:21]
    io.ren2_uops[0].bp_xcpt_if <= ren2_uops[0].bp_xcpt_if @[rename-stage.scala 374:21]
    io.ren2_uops[0].bp_debug_if <= ren2_uops[0].bp_debug_if @[rename-stage.scala 374:21]
    io.ren2_uops[0].xcpt_ma_if <= ren2_uops[0].xcpt_ma_if @[rename-stage.scala 374:21]
    io.ren2_uops[0].xcpt_ae_if <= ren2_uops[0].xcpt_ae_if @[rename-stage.scala 374:21]
    io.ren2_uops[0].xcpt_pf_if <= ren2_uops[0].xcpt_pf_if @[rename-stage.scala 374:21]
    io.ren2_uops[0].fp_single <= ren2_uops[0].fp_single @[rename-stage.scala 374:21]
    io.ren2_uops[0].fp_val <= ren2_uops[0].fp_val @[rename-stage.scala 374:21]
    io.ren2_uops[0].frs3_en <= ren2_uops[0].frs3_en @[rename-stage.scala 374:21]
    io.ren2_uops[0].lrs2_rtype <= ren2_uops[0].lrs2_rtype @[rename-stage.scala 374:21]
    io.ren2_uops[0].lrs1_rtype <= ren2_uops[0].lrs1_rtype @[rename-stage.scala 374:21]
    io.ren2_uops[0].dst_rtype <= ren2_uops[0].dst_rtype @[rename-stage.scala 374:21]
    io.ren2_uops[0].ldst_val <= ren2_uops[0].ldst_val @[rename-stage.scala 374:21]
    io.ren2_uops[0].lrs3 <= ren2_uops[0].lrs3 @[rename-stage.scala 374:21]
    io.ren2_uops[0].lrs2 <= ren2_uops[0].lrs2 @[rename-stage.scala 374:21]
    io.ren2_uops[0].lrs1 <= ren2_uops[0].lrs1 @[rename-stage.scala 374:21]
    io.ren2_uops[0].ldst <= ren2_uops[0].ldst @[rename-stage.scala 374:21]
    io.ren2_uops[0].ldst_is_rs1 <= ren2_uops[0].ldst_is_rs1 @[rename-stage.scala 374:21]
    io.ren2_uops[0].flush_on_commit <= ren2_uops[0].flush_on_commit @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_unique <= ren2_uops[0].is_unique @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_sys_pc2epc <= ren2_uops[0].is_sys_pc2epc @[rename-stage.scala 374:21]
    io.ren2_uops[0].uses_stq <= ren2_uops[0].uses_stq @[rename-stage.scala 374:21]
    io.ren2_uops[0].uses_ldq <= ren2_uops[0].uses_ldq @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_amo <= ren2_uops[0].is_amo @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_fencei <= ren2_uops[0].is_fencei @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_fence <= ren2_uops[0].is_fence @[rename-stage.scala 374:21]
    io.ren2_uops[0].mem_signed <= ren2_uops[0].mem_signed @[rename-stage.scala 374:21]
    io.ren2_uops[0].mem_size <= ren2_uops[0].mem_size @[rename-stage.scala 374:21]
    io.ren2_uops[0].mem_cmd <= ren2_uops[0].mem_cmd @[rename-stage.scala 374:21]
    io.ren2_uops[0].bypassable <= ren2_uops[0].bypassable @[rename-stage.scala 374:21]
    io.ren2_uops[0].exc_cause <= ren2_uops[0].exc_cause @[rename-stage.scala 374:21]
    io.ren2_uops[0].exception <= ren2_uops[0].exception @[rename-stage.scala 374:21]
    io.ren2_uops[0].stale_pdst <= ren2_uops[0].stale_pdst @[rename-stage.scala 374:21]
    io.ren2_uops[0].ppred_busy <= ren2_uops[0].ppred_busy @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs3_busy <= ren2_uops[0].prs3_busy @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs2_busy <= ren2_uops[0].prs2_busy @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs1_busy <= ren2_uops[0].prs1_busy @[rename-stage.scala 374:21]
    io.ren2_uops[0].ppred <= ren2_uops[0].ppred @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs3 <= ren2_uops[0].prs3 @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs2 <= ren2_uops[0].prs2 @[rename-stage.scala 374:21]
    io.ren2_uops[0].prs1 <= ren2_uops[0].prs1 @[rename-stage.scala 374:21]
    io.ren2_uops[0].pdst <= ren2_uops[0].pdst @[rename-stage.scala 374:21]
    io.ren2_uops[0].rxq_idx <= ren2_uops[0].rxq_idx @[rename-stage.scala 374:21]
    io.ren2_uops[0].stq_idx <= ren2_uops[0].stq_idx @[rename-stage.scala 374:21]
    io.ren2_uops[0].ldq_idx <= ren2_uops[0].ldq_idx @[rename-stage.scala 374:21]
    io.ren2_uops[0].rob_idx <= ren2_uops[0].rob_idx @[rename-stage.scala 374:21]
    io.ren2_uops[0].csr_addr <= ren2_uops[0].csr_addr @[rename-stage.scala 374:21]
    io.ren2_uops[0].imm_packed <= ren2_uops[0].imm_packed @[rename-stage.scala 374:21]
    io.ren2_uops[0].taken <= ren2_uops[0].taken @[rename-stage.scala 374:21]
    io.ren2_uops[0].pc_lob <= ren2_uops[0].pc_lob @[rename-stage.scala 374:21]
    io.ren2_uops[0].edge_inst <= ren2_uops[0].edge_inst @[rename-stage.scala 374:21]
    io.ren2_uops[0].ftq_idx <= ren2_uops[0].ftq_idx @[rename-stage.scala 374:21]
    io.ren2_uops[0].br_tag <= ren2_uops[0].br_tag @[rename-stage.scala 374:21]
    io.ren2_uops[0].br_mask <= ren2_uops[0].br_mask @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_sfb <= ren2_uops[0].is_sfb @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_jal <= ren2_uops[0].is_jal @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_jalr <= ren2_uops[0].is_jalr @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_br <= ren2_uops[0].is_br @[rename-stage.scala 374:21]
    io.ren2_uops[0].iw_p2_poisoned <= ren2_uops[0].iw_p2_poisoned @[rename-stage.scala 374:21]
    io.ren2_uops[0].iw_p1_poisoned <= ren2_uops[0].iw_p1_poisoned @[rename-stage.scala 374:21]
    io.ren2_uops[0].iw_state <= ren2_uops[0].iw_state @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.is_std <= ren2_uops[0].ctrl.is_std @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.is_sta <= ren2_uops[0].ctrl.is_sta @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.is_load <= ren2_uops[0].ctrl.is_load @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.csr_cmd <= ren2_uops[0].ctrl.csr_cmd @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.fcn_dw <= ren2_uops[0].ctrl.fcn_dw @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.op_fcn <= ren2_uops[0].ctrl.op_fcn @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.imm_sel <= ren2_uops[0].ctrl.imm_sel @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.op2_sel <= ren2_uops[0].ctrl.op2_sel @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.op1_sel <= ren2_uops[0].ctrl.op1_sel @[rename-stage.scala 374:21]
    io.ren2_uops[0].ctrl.br_type <= ren2_uops[0].ctrl.br_type @[rename-stage.scala 374:21]
    io.ren2_uops[0].fu_code <= ren2_uops[0].fu_code @[rename-stage.scala 374:21]
    io.ren2_uops[0].iq_type <= ren2_uops[0].iq_type @[rename-stage.scala 374:21]
    io.ren2_uops[0].debug_pc <= ren2_uops[0].debug_pc @[rename-stage.scala 374:21]
    io.ren2_uops[0].is_rvc <= ren2_uops[0].is_rvc @[rename-stage.scala 374:21]
    io.ren2_uops[0].debug_inst <= ren2_uops[0].debug_inst @[rename-stage.scala 374:21]
    io.ren2_uops[0].inst <= ren2_uops[0].inst @[rename-stage.scala 374:21]
    io.ren2_uops[0].uopc <= ren2_uops[0].uopc @[rename-stage.scala 374:21]
    node _T_11 = and(ren2_uops[0].is_br, ren2_uops[0].is_sfb) @[micro-op.scala 109:32]
    node _T_12 = and(_T_11, UInt<1>("h00")) @[micro-op.scala 109:42]
    node _T_13 = and(_T_12, io.dis_fire[0]) @[rename-stage.scala 376:44]
    node _T_14 = eq(ren2_uops[0].is_br, UInt<1>("h00")) @[micro-op.scala 110:26]
    node _T_15 = and(_T_14, ren2_uops[0].is_sfb) @[micro-op.scala 110:33]
    node _T_16 = and(_T_15, UInt<1>("h00")) @[micro-op.scala 110:43]
    node _T_17 = and(_T_16, io.dis_fire[0]) @[rename-stage.scala 377:52]
    when _T_13 : @[rename-stage.scala 380:22]
      io.ren2_uops[0].pdst <= ren2_uops[0].ftq_idx @[rename-stage.scala 381:28]
      to_busy[ren2_uops[0].ftq_idx] <= UInt<1>("h01") @[rename-stage.scala 382:24]
      skip @[rename-stage.scala 380:22]
    node next_ftq_idx = mux(_T_13, ren2_uops[0].ftq_idx, current_ftq_idx) @[rename-stage.scala 384:23]
    when _T_17 : @[rename-stage.scala 386:26]
      io.ren2_uops[0].ppred <= next_ftq_idx @[rename-stage.scala 387:29]
      node _T_18 = or(busy_table[next_ftq_idx], to_busy[next_ftq_idx]) @[rename-stage.scala 388:63]
      node _T_19 = eq(unbusy[next_ftq_idx], UInt<1>("h00")) @[rename-stage.scala 388:92]
      node _T_20 = and(_T_18, _T_19) @[rename-stage.scala 388:89]
      io.ren2_uops[0].ppred_busy <= _T_20 @[rename-stage.scala 388:34]
      skip @[rename-stage.scala 386:26]
    when io.wakeups[0].valid : @[rename-stage.scala 393:32]
      node _T_21 = bits(io.wakeups[0].bits.uop.pdst, 3, 0)
      unbusy[_T_21] <= UInt<1>("h01") @[rename-stage.scala 394:43]
      skip @[rename-stage.scala 393:32]
    current_ftq_idx <= next_ftq_idx @[rename-stage.scala 398:19]
    node _T_22 = cat(busy_table[1], busy_table[0]) @[rename-stage.scala 400:30]
    node _T_23 = cat(busy_table[3], busy_table[2]) @[rename-stage.scala 400:30]
    node _T_24 = cat(_T_23, _T_22) @[rename-stage.scala 400:30]
    node _T_25 = cat(busy_table[5], busy_table[4]) @[rename-stage.scala 400:30]
    node _T_26 = cat(busy_table[7], busy_table[6]) @[rename-stage.scala 400:30]
    node _T_27 = cat(_T_26, _T_25) @[rename-stage.scala 400:30]
    node _T_28 = cat(_T_27, _T_24) @[rename-stage.scala 400:30]
    node _T_29 = cat(busy_table[9], busy_table[8]) @[rename-stage.scala 400:30]
    node _T_30 = cat(busy_table[11], busy_table[10]) @[rename-stage.scala 400:30]
    node _T_31 = cat(_T_30, _T_29) @[rename-stage.scala 400:30]
    node _T_32 = cat(busy_table[13], busy_table[12]) @[rename-stage.scala 400:30]
    node _T_33 = cat(busy_table[15], busy_table[14]) @[rename-stage.scala 400:30]
    node _T_34 = cat(_T_33, _T_32) @[rename-stage.scala 400:30]
    node _T_35 = cat(_T_34, _T_31) @[rename-stage.scala 400:30]
    node _T_36 = cat(_T_35, _T_28) @[rename-stage.scala 400:30]
    node _T_37 = cat(to_busy[1], to_busy[0]) @[rename-stage.scala 400:47]
    node _T_38 = cat(to_busy[3], to_busy[2]) @[rename-stage.scala 400:47]
    node _T_39 = cat(_T_38, _T_37) @[rename-stage.scala 400:47]
    node _T_40 = cat(to_busy[5], to_busy[4]) @[rename-stage.scala 400:47]
    node _T_41 = cat(to_busy[7], to_busy[6]) @[rename-stage.scala 400:47]
    node _T_42 = cat(_T_41, _T_40) @[rename-stage.scala 400:47]
    node _T_43 = cat(_T_42, _T_39) @[rename-stage.scala 400:47]
    node _T_44 = cat(to_busy[9], to_busy[8]) @[rename-stage.scala 400:47]
    node _T_45 = cat(to_busy[11], to_busy[10]) @[rename-stage.scala 400:47]
    node _T_46 = cat(_T_45, _T_44) @[rename-stage.scala 400:47]
    node _T_47 = cat(to_busy[13], to_busy[12]) @[rename-stage.scala 400:47]
    node _T_48 = cat(to_busy[15], to_busy[14]) @[rename-stage.scala 400:47]
    node _T_49 = cat(_T_48, _T_47) @[rename-stage.scala 400:47]
    node _T_50 = cat(_T_49, _T_46) @[rename-stage.scala 400:47]
    node _T_51 = cat(_T_50, _T_43) @[rename-stage.scala 400:47]
    node _T_52 = or(_T_36, _T_51) @[rename-stage.scala 400:37]
    node _T_53 = cat(unbusy[1], unbusy[0]) @[rename-stage.scala 400:65]
    node _T_54 = cat(unbusy[3], unbusy[2]) @[rename-stage.scala 400:65]
    node _T_55 = cat(_T_54, _T_53) @[rename-stage.scala 400:65]
    node _T_56 = cat(unbusy[5], unbusy[4]) @[rename-stage.scala 400:65]
    node _T_57 = cat(unbusy[7], unbusy[6]) @[rename-stage.scala 400:65]
    node _T_58 = cat(_T_57, _T_56) @[rename-stage.scala 400:65]
    node _T_59 = cat(_T_58, _T_55) @[rename-stage.scala 400:65]
    node _T_60 = cat(unbusy[9], unbusy[8]) @[rename-stage.scala 400:65]
    node _T_61 = cat(unbusy[11], unbusy[10]) @[rename-stage.scala 400:65]
    node _T_62 = cat(_T_61, _T_60) @[rename-stage.scala 400:65]
    node _T_63 = cat(unbusy[13], unbusy[12]) @[rename-stage.scala 400:65]
    node _T_64 = cat(unbusy[15], unbusy[14]) @[rename-stage.scala 400:65]
    node _T_65 = cat(_T_64, _T_63) @[rename-stage.scala 400:65]
    node _T_66 = cat(_T_65, _T_62) @[rename-stage.scala 400:65]
    node _T_67 = cat(_T_66, _T_59) @[rename-stage.scala 400:65]
    node _T_68 = not(_T_67) @[rename-stage.scala 400:57]
    node _T_69 = and(_T_52, _T_68) @[rename-stage.scala 400:55]
    node _T_70 = bits(_T_69, 0, 0) @[rename-stage.scala 400:73]
    node _T_71 = bits(_T_69, 1, 1) @[rename-stage.scala 400:73]
    node _T_72 = bits(_T_69, 2, 2) @[rename-stage.scala 400:73]
    node _T_73 = bits(_T_69, 3, 3) @[rename-stage.scala 400:73]
    node _T_74 = bits(_T_69, 4, 4) @[rename-stage.scala 400:73]
    node _T_75 = bits(_T_69, 5, 5) @[rename-stage.scala 400:73]
    node _T_76 = bits(_T_69, 6, 6) @[rename-stage.scala 400:73]
    node _T_77 = bits(_T_69, 7, 7) @[rename-stage.scala 400:73]
    node _T_78 = bits(_T_69, 8, 8) @[rename-stage.scala 400:73]
    node _T_79 = bits(_T_69, 9, 9) @[rename-stage.scala 400:73]
    node _T_80 = bits(_T_69, 10, 10) @[rename-stage.scala 400:73]
    node _T_81 = bits(_T_69, 11, 11) @[rename-stage.scala 400:73]
    node _T_82 = bits(_T_69, 12, 12) @[rename-stage.scala 400:73]
    node _T_83 = bits(_T_69, 13, 13) @[rename-stage.scala 400:73]
    node _T_84 = bits(_T_69, 14, 14) @[rename-stage.scala 400:73]
    node _T_85 = bits(_T_69, 15, 15) @[rename-stage.scala 400:73]
    busy_table[0] <= _T_70 @[rename-stage.scala 400:14]
    busy_table[1] <= _T_71 @[rename-stage.scala 400:14]
    busy_table[2] <= _T_72 @[rename-stage.scala 400:14]
    busy_table[3] <= _T_73 @[rename-stage.scala 400:14]
    busy_table[4] <= _T_74 @[rename-stage.scala 400:14]
    busy_table[5] <= _T_75 @[rename-stage.scala 400:14]
    busy_table[6] <= _T_76 @[rename-stage.scala 400:14]
    busy_table[7] <= _T_77 @[rename-stage.scala 400:14]
    busy_table[8] <= _T_78 @[rename-stage.scala 400:14]
    busy_table[9] <= _T_79 @[rename-stage.scala 400:14]
    busy_table[10] <= _T_80 @[rename-stage.scala 400:14]
    busy_table[11] <= _T_81 @[rename-stage.scala 400:14]
    busy_table[12] <= _T_82 @[rename-stage.scala 400:14]
    busy_table[13] <= _T_83 @[rename-stage.scala 400:14]
    busy_table[14] <= _T_84 @[rename-stage.scala 400:14]
    busy_table[15] <= _T_85 @[rename-stage.scala 400:14]
    
