yosys -p "read_verilog -I./ ./tx_rx.v ../uart.v; synth_ice40 -top tx_rx -blif tx_rx.blif"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7+161 (git sha1 58ee8e3, clang 3.4-1ubuntu3 -fPIC -Os)


-- Running command `read_verilog -I./ ./tx_rx.v ../uart.v; synth_ice40 -top tx_rx -blif tx_rx.blif' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `./tx_rx.v' to AST representation.
Generating RTLIL representation for module `\tx_rx'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `../uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
RX_DIVISOR = 645
TX_DIVISOR = 10313
Successfully finished Verilog frontend.

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Analyzing design hierarchy..
Top module:  \tx_rx
Used module:     \uart

3.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \CLOCK = 99000000
Parameter \BAUDRATE = 921600
Generating RTLIL representation for module `$paramod\uart\CLOCK=99000000\BAUDRATE=921600'.
RX_DIVISOR = 7
TX_DIVISOR = 108

3.2.3. Analyzing design hierarchy..
Top module:  \tx_rx
Used module:     $paramod\uart\CLOCK=99000000\BAUDRATE=921600

3.2.4. Analyzing design hierarchy..
Top module:  \tx_rx
Used module:     $paramod\uart\CLOCK=99000000\BAUDRATE=921600
Removing unused module `\uart'.
Removed 1 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:191$99'.
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:181$98'.
  Set init value: \tx_div_counter = 0
Found init rule in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:179$97'.
  Set init value: \tx_signal = 1'0
Found init rule in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:169$96'.
  Set init value: \rx_div_counter = 0
Found init rule in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:167$95'.
  Set init value: \rx_signal = 1'0
Found init rule in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:30$94'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\tx_rx.$proc$./tx_rx.v:38$9'.
  Set init value: \rst_cnt = 16'0000000000000000
Found init rule in `\tx_rx.$proc$./tx_rx.v:37$8'.
  Set init value: \start = 1'0
Found init rule in `\tx_rx.$proc$./tx_rx.v:22$7'.
  Set init value: \leds = 8'00000000

3.3.4. Executing PROC_ARST pass (detect async resets in processes).

3.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:181$98'.
     1/1: $1\tx_div_counter[31:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:179$97'.
     1/1: $1\tx_signal[0:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:169$96'.
     1/1: $1\rx_div_counter[31:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:167$95'.
     1/1: $1\rx_signal[0:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:30$94'.
     1/1: $1\rx_data[7:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:182$91'.
     1/2: $0\tx_div_counter[31:0]
     2/2: $0\tx_signal[0:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:170$88'.
     1/2: $0\rx_div_counter[31:0]
     2/2: $0\rx_signal[0:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
     1/5: $0\tx_cnt[3:0]
     2/5: $0\tx_over_run[0:0]
     3/5: $0\tx_empty[0:0]
     4/5: $0\tx_reg[7:0]
     5/5: $0\tx[0:0]
Creating decoders for process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
     1/17: $0\rx_reg[7:0] [7]
     2/17: $0\rx_reg[7:0] [6]
     3/17: $0\rx_reg[7:0] [5]
     4/17: $0\rx_reg[7:0] [4]
     5/17: $0\rx_reg[7:0] [3]
     6/17: $0\rx_reg[7:0] [2]
     7/17: $0\rx_reg[7:0] [1]
     8/17: $0\rx_reg[7:0] [0]
     9/17: $0\rx_d2[0:0]
    10/17: $0\rx_d1[0:0]
    11/17: $0\rx_empty[0:0]
    12/17: $0\rx_cnt[3:0]
    13/17: $0\rx_sample_cnt[3:0]
    14/17: $0\rx_busy[0:0]
    15/17: $0\rx_over_run[0:0]
    16/17: $0\rx_frame_err[0:0]
    17/17: $0\rx_data[7:0]
Creating decoders for process `\tx_rx.$proc$./tx_rx.v:38$9'.
     1/1: $1\rst_cnt[15:0]
Creating decoders for process `\tx_rx.$proc$./tx_rx.v:37$8'.
     1/1: $1\start[0:0]
Creating decoders for process `\tx_rx.$proc$./tx_rx.v:22$7'.
     1/1: $1\leds[7:0]
Creating decoders for process `\tx_rx.$proc$./tx_rx.v:55$6'.
     1/1: $0\leds[7:0]
Creating decoders for process `\tx_rx.$proc$./tx_rx.v:48$3'.
     1/2: $0\rst_cnt[15:0]
     2/2: $0\start[0:0]

3.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_signal' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:182$91'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_div_counter' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:182$91'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_signal' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:170$88'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_div_counter' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:170$88'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_reg' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_empty' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_over_run' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\tx_cnt' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_data' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_frame_err' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_over_run' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_reg' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_sample_cnt' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_cnt' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_empty' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_d1' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_d2' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.\rx_busy' using process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\tx_rx.\leds' using process `\tx_rx.$proc$./tx_rx.v:55$6'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\tx_rx.\start' using process `\tx_rx.$proc$./tx_rx.v:48$3'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\tx_rx.\rst_cnt' using process `\tx_rx.$proc$./tx_rx.v:48$3'.
  created $dff cell `$procdff$599' with positive edge clock.

3.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:181$98'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:179$97'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:169$96'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:167$95'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:30$94'.
Found and cleaned up 1 empty switch in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:182$91'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:182$91'.
Found and cleaned up 1 empty switch in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:170$88'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:170$88'.
Found and cleaned up 9 empty switches in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:129$74'.
Found and cleaned up 12 empty switches in `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
Removing empty process `$paramod\uart\CLOCK=99000000\BAUDRATE=921600.$proc$../uart.v:65$57'.
Removing empty process `tx_rx.$proc$./tx_rx.v:38$9'.
Removing empty process `tx_rx.$proc$./tx_rx.v:37$8'.
Removing empty process `tx_rx.$proc$./tx_rx.v:22$7'.
Found and cleaned up 3 empty switches in `\tx_rx.$proc$./tx_rx.v:55$6'.
Removing empty process `tx_rx.$proc$./tx_rx.v:55$6'.
Found and cleaned up 1 empty switch in `\tx_rx.$proc$./tx_rx.v:48$3'.
Removing empty process `tx_rx.$proc$./tx_rx.v:48$3'.
Cleaned up 27 empty switches.

3.4. Executing FLATTEN pass (flatten design).
Mapping tx_rx.uart_u using $paramod\uart\CLOCK=99000000\BAUDRATE=921600.
No more expansions possible.
Deleting now unused module $paramod\uart\CLOCK=99000000\BAUDRATE=921600.

3.5. Executing TRIBUF pass.

3.6. Executing DEMINOUT pass (demote inout ports to input or output).

3.7. Executing SYNTH pass.

3.7.1. Executing PROC pass (convert processes to netlists).

3.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.7.1.3. Executing PROC_INIT pass (extract init attributes).

3.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

3.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$procmux$573' in module `tx_rx'.
Replacing $eq cell `$techmap\uart_u.$eq$../uart.v:109$72' in module `tx_rx' with inverter.
Replacing $eq cell `$techmap\uart_u.$eq$../uart.v:97$64' in module `tx_rx' with $logic_not.
Replacing $eq cell `$techmap\uart_u.$eq$../uart.v:97$63' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$eq$../uart.v:97$63_Y = \uart_u.rx_d2'.
Replacing $mux cell `$techmap\uart_u.$procmux$559' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$559_Y = $techmap\uart_u.$procmux$557_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$535' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$535_Y = $techmap\uart_u.$procmux$533_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$511' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$511_Y = $techmap\uart_u.$procmux$509_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$487' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$487_Y = $techmap\uart_u.$procmux$485_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$463' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$463_Y = $techmap\uart_u.$procmux$461_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$448' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$448_Y = $techmap\uart_u.$procmux$446_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$427' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$427_Y = $techmap\uart_u.$procmux$425_Y'.
Replacing $eq cell `$techmap\uart_u.$procmux$378_CMP0' in module `tx_rx' with $logic_not.
Replacing $mux cell `$techmap\uart_u.$procmux$388' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$388_Y = $techmap\uart_u.$procmux$386_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$357' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$357_Y = $techmap\uart_u.$procmux$355_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$327' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$327_Y = $techmap\uart_u.$procmux$325_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$298' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$298_Y = $techmap\uart_u.$procmux$296_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$270' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$270_Y = $techmap\uart_u.$procmux$268_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$243' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$243_Y = $techmap\uart_u.$procmux$241_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$217' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$217_Y = $techmap\uart_u.$procmux$215_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$192' (1) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$192_Y = $techmap\uart_u.$procmux$190_Y'.
Replacing $eq cell `$techmap\uart_u.$eq$../uart.v:147$80' in module `tx_rx' with $logic_not.
Replacing $logic_and cell `$techmap\uart_u.$logic_and$../uart.v:145$78' (and_or_buffer) in module `\tx_rx' with constant driver `$techmap\uart_u.$logic_and$../uart.v:145$78_Y = $techmap\uart_u.$logic_not$../uart.v:145$77_Y'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$165' in module `tx_rx'.
Replacing $logic_not cell `$techmap\uart_u.$logic_not$../uart.v:141$76' (1'1) in module `\tx_rx' with constant driver `$techmap\uart_u.$logic_not$../uart.v:141$76_Y = 1'0'.
Replacing $mux cell `$techmap\uart_u.$procmux$170' (0) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$170_Y = $techmap\uart_u.$procmux$167_Y'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$138' in module `tx_rx'.
Replacing $mux cell `$techmap\uart_u.$procmux$143' (0) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$143_Y = $techmap\uart_u.$procmux$140_Y'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$117' in module `tx_rx'.
Replacing $mux cell `$techmap\uart_u.$procmux$122' (0) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$122_Y = $techmap\uart_u.$procmux$119_Y'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$548' in module `tx_rx'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$524' in module `tx_rx'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$500' in module `tx_rx'.
Optimizing away select inverter for $mux cell `$techmap\uart_u.$procmux$416' in module `tx_rx'.

3.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..
  removing unused `$dff' cell `$techmap\uart_u.$procdff$589'.
  removing unused `$dff' cell `$techmap\uart_u.$procdff$588'.
  removing unused `$dff' cell `$techmap\uart_u.$procdff$585'.
  removing unused `$dff' cell `$techmap\uart_u.$procdff$583'.
  removing unused `$dff' cell `$techmap\uart_u.$procdff$582'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$540'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$537'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$533'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$531'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$529'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$526'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$524'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$516'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$513'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$509'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$507'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$505'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$502'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$500'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$173'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$167'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$165'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$163'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$160'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$157'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$152'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$149'.
  removing unused `$mux' cell `$techmap\uart_u.$procmux$128'.
  removing unused `$eq' cell `$techmap\uart_u.$eq$../uart.v:153$86'.
  removing unused `$shiftx' cell `$techmap\uart_u.$shiftx$../uart.v:151$85'.
  removing unused `$sub' cell `$techmap\uart_u.$sub$../uart.v:151$84'.
  removing unused `$logic_and' cell `$techmap\uart_u.$logic_and$../uart.v:150$83'.
  removing unused `$lt' cell `$techmap\uart_u.$lt$../uart.v:150$82'.
  removing unused `$gt' cell `$techmap\uart_u.$gt$../uart.v:150$81'.
  removing unused `$logic_not' cell `$techmap\uart_u.$eq$../uart.v:147$80'.
  removing unused `$logic_not' cell `$techmap\uart_u.$logic_not$../uart.v:145$77'.
  removing unused `$mux' cell `$techmap\uart_u.$ternary$../uart.v:116$73'.
  removing unused `$not' cell `$techmap\uart_u.$eq$../uart.v:109$72'.
  removing unused non-port wire \uart_u.tx_enable.
  removing unused non-port wire \uart_u.rx_enable.
  removing unused non-port wire \uart_u.tx.
  removing unused non-port wire \uart_u.rx_over_run.
  removing unused non-port wire \uart_u.rx_frame_err.
  removing unused non-port wire \uart_u.tx_reg.
  removing unused non-port wire \uart_u.tx_over_run.
  removed 7 unused temporary wires.

3.7.4. Executing CHECK pass (checking for obvious problems).
checking module tx_rx..
found and reported 0 problems.

3.7.5. Executing OPT pass (performing simple optimizations).

3.7.5.1. Executing OPT_EXPR pass (perform const folding).

3.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$101 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$104 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$107 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$110 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$125 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$131
    Root of a mux tree: $techmap\uart_u.$procmux$146 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$197 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$222 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$248 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$275 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$303 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$332 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$362 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$393 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$399 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$405 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$408
    Root of a mux tree: $techmap\uart_u.$procmux$432 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$437
    Root of a mux tree: $techmap\uart_u.$procmux$453 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$468 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$473
    Root of a mux tree: $techmap\uart_u.$procmux$492 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$564 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tx_rx.
Performed a total of 0 changes.

3.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.5.8. Executing OPT_EXPR pass (perform const folding).

3.7.5.9. Finished OPT passes. (There is nothing left to do.)

3.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell tx_rx.$add$./tx_rx.v:49$4 ($add).
Removed top 16 bits (of 32) from port Y of cell tx_rx.$add$./tx_rx.v:49$4 ($add).
Removed top 6 bits (of 16) from port B of cell tx_rx.$eq$./tx_rx.v:50$5 ($eq).
Removed top 1 bits (of 8) from mux cell tx_rx.$procmux$568 ($mux).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$347_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$317_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$288_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$260_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$233_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$207_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$procmux$182_CMP0 ($eq).
Removed top 25 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$eq$../uart.v:185$93 ($eq).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$add$../uart.v:184$92 ($add).
Removed top 29 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$eq$../uart.v:173$90 ($eq).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$add$../uart.v:172$89 ($add).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$add$../uart.v:146$79 ($add).
Removed top 28 bits (of 32) from port Y of cell tx_rx.$techmap\uart_u.$add$../uart.v:146$79 ($add).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$sub$../uart.v:104$70 ($sub).
Removed top 28 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$lt$../uart.v:103$68 ($lt).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$gt$../uart.v:103$67 ($gt).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$add$../uart.v:101$66 ($add).
Removed top 28 bits (of 32) from port Y of cell tx_rx.$techmap\uart_u.$add$../uart.v:101$66 ($add).
Removed top 1 bits (of 4) from port B of cell tx_rx.$techmap\uart_u.$eq$../uart.v:96$62 ($eq).
Removed top 31 bits (of 32) from port B of cell tx_rx.$techmap\uart_u.$add$../uart.v:94$61 ($add).
Removed top 28 bits (of 32) from port Y of cell tx_rx.$techmap\uart_u.$add$../uart.v:94$61 ($add).
Removed top 1 bits (of 8) from wire tx_rx.$procmux$568_Y.
Removed top 28 bits (of 32) from wire tx_rx.$techmap\uart_u.$add$../uart.v:101$66_Y.
Removed top 28 bits (of 32) from wire tx_rx.$techmap\uart_u.$add$../uart.v:146$79_Y.

3.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tx_rx:
  creating $macc model for $add$./tx_rx.v:49$4 ($add).
  creating $macc model for $techmap\uart_u.$add$../uart.v:101$66 ($add).
  creating $macc model for $techmap\uart_u.$add$../uart.v:146$79 ($add).
  creating $macc model for $techmap\uart_u.$add$../uart.v:172$89 ($add).
  creating $macc model for $techmap\uart_u.$add$../uart.v:184$92 ($add).
  creating $macc model for $techmap\uart_u.$add$../uart.v:94$61 ($add).
  creating $macc model for $techmap\uart_u.$sub$../uart.v:104$70 ($sub).
  creating $alu model for $macc $techmap\uart_u.$sub$../uart.v:104$70.
  creating $alu model for $macc $techmap\uart_u.$add$../uart.v:94$61.
  creating $alu model for $macc $techmap\uart_u.$add$../uart.v:184$92.
  creating $alu model for $macc $techmap\uart_u.$add$../uart.v:172$89.
  creating $alu model for $macc $techmap\uart_u.$add$../uart.v:146$79.
  creating $alu model for $macc $techmap\uart_u.$add$../uart.v:101$66.
  creating $alu model for $macc $add$./tx_rx.v:49$4.
  creating $alu model for $techmap\uart_u.$gt$../uart.v:103$67 ($gt): new $alu
  creating $alu model for $techmap\uart_u.$lt$../uart.v:103$68 ($lt): new $alu
  creating $alu model for $techmap\uart_u.$eq$../uart.v:106$71 ($eq): merged with $techmap\uart_u.$lt$../uart.v:103$68.
  creating $alu cell for $techmap\uart_u.$lt$../uart.v:103$68, $techmap\uart_u.$eq$../uart.v:106$71: $auto$alumacc.cc:470:replace_alu$605
  creating $alu cell for $techmap\uart_u.$gt$../uart.v:103$67: $auto$alumacc.cc:470:replace_alu$612
  creating $alu cell for $add$./tx_rx.v:49$4: $auto$alumacc.cc:470:replace_alu$617
  creating $alu cell for $techmap\uart_u.$add$../uart.v:101$66: $auto$alumacc.cc:470:replace_alu$620
  creating $alu cell for $techmap\uart_u.$add$../uart.v:146$79: $auto$alumacc.cc:470:replace_alu$623
  creating $alu cell for $techmap\uart_u.$add$../uart.v:172$89: $auto$alumacc.cc:470:replace_alu$626
  creating $alu cell for $techmap\uart_u.$add$../uart.v:184$92: $auto$alumacc.cc:470:replace_alu$629
  creating $alu cell for $techmap\uart_u.$add$../uart.v:94$61: $auto$alumacc.cc:470:replace_alu$632
  creating $alu cell for $techmap\uart_u.$sub$../uart.v:104$70: $auto$alumacc.cc:470:replace_alu$635
  created 9 $alu and 0 $macc cells.

3.7.8. Executing SHARE pass (SAT-based resource sharing).

3.7.9. Executing OPT pass (performing simple optimizations).

3.7.9.1. Executing OPT_EXPR pass (perform const folding).

3.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$101 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$104 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$107 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$110 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$125 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$131
    Root of a mux tree: $techmap\uart_u.$procmux$146 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$197 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$222 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$248 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$275 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$303 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$332 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$362 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$393 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$399 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$405 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$408
    Root of a mux tree: $techmap\uart_u.$procmux$432 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$437
    Root of a mux tree: $techmap\uart_u.$procmux$453 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$468 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$473
    Root of a mux tree: $techmap\uart_u.$procmux$492 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$564 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tx_rx.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$610: { $auto$alumacc.cc:483:replace_alu$606 [0] $auto$alumacc.cc:483:replace_alu$606 [1] $auto$alumacc.cc:483:replace_alu$606 [2] $auto$alumacc.cc:483:replace_alu$606 [3] }
  Optimizing cells in module \tx_rx.
Performed a total of 1 changes.

3.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.9.8. Executing OPT_EXPR pass (perform const folding).

3.7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$101 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$104 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$107 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$110 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$125 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$131
    Root of a mux tree: $techmap\uart_u.$procmux$146 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$197 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$222 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$248 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$275 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$303 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$332 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$362 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$393 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$399 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$405 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$408
    Root of a mux tree: $techmap\uart_u.$procmux$432 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$437
    Root of a mux tree: $techmap\uart_u.$procmux$453 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$468 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$473
    Root of a mux tree: $techmap\uart_u.$procmux$492 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$564 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tx_rx.
Performed a total of 0 changes.

3.7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.9.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.9.15. Executing OPT_EXPR pass (perform const folding).

3.7.9.16. Finished OPT passes. (There is nothing left to do.)

3.7.10. Executing FSM pass (extract and optimize FSM).

3.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.7.11. Executing OPT pass (performing simple optimizations).

3.7.11.1. Executing OPT_EXPR pass (perform const folding).

3.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.11.5. Finished fast OPT passes.

3.7.12. Executing MEMORY pass.

3.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

3.9. Executing TECHMAP pass (map to technology primitives).

3.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\uart_u.$procmux$110' (mux_sel01) in module `\tx_rx' with constant driver `$techmap\uart_u.$0\rx_signal[0:0] = $techmap\uart_u.$eq$../uart.v:173$90_Y'.
Replacing $mux cell `$techmap\uart_u.$procmux$104' (mux_sel01) in module `\tx_rx' with constant driver `$techmap\uart_u.$0\tx_signal[0:0] = $techmap\uart_u.$eq$../uart.v:185$93_Y'.

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.10.5. Finished fast OPT passes.

3.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$101 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$107 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$125 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$131
    Root of a mux tree: $techmap\uart_u.$procmux$146 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$197 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$222 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$248 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$275 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$303 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$332 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$362 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$393 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$399 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$405 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$408
    Root of a mux tree: $techmap\uart_u.$procmux$432 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$437
    Root of a mux tree: $techmap\uart_u.$procmux$453 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$468 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$473
    Root of a mux tree: $techmap\uart_u.$procmux$492 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$564 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tx_rx.
    Consolidated identical input bits for $mux cell $procmux$568:
      Old ports: A=7'1111111, B=7'0000001, Y=$auto$wreduce.cc:347:run$600 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:347:run$600 [1]
      New connections: { $auto$wreduce.cc:347:run$600 [6:2] $auto$wreduce.cc:347:run$600 [0] } = { $auto$wreduce.cc:347:run$600 [1] $auto$wreduce.cc:347:run$600 [1] $auto$wreduce.cc:347:run$600 [1] $auto$wreduce.cc:347:run$600 [1] $auto$wreduce.cc:347:run$600 [1] 1'1 }
  Optimizing cells in module \tx_rx.
Performed a total of 1 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.12.8. Executing OPT_EXPR pass (perform const folding).

3.12.9. Rerunning OPT passes. (Maybe there is more to do..)

3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$101 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$107 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$125 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$131
    Root of a mux tree: $techmap\uart_u.$procmux$146 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$197 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$222 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$248 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$275 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$303 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$332 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$362 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$393 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$399 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$405 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$408
    Root of a mux tree: $techmap\uart_u.$procmux$432 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$437
    Root of a mux tree: $techmap\uart_u.$procmux$453 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$468 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$473
    Root of a mux tree: $techmap\uart_u.$procmux$492 (pure)
    Root of a mux tree: $techmap\uart_u.$procmux$564 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tx_rx.
Performed a total of 0 changes.

3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.12.15. Executing OPT_EXPR pass (perform const folding).

3.12.16. Finished OPT passes. (There is nothing left to do.)

3.13. Executing TECHMAP pass (map to technology primitives).

3.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping tx_rx.$not$./tx_rx.v:46$1 ($not) with simplemap.
Mapping tx_rx.$or$./tx_rx.v:46$2 ($or) with simplemap.
Mapping tx_rx.$eq$./tx_rx.v:50$5 ($eq) with simplemap.
Mapping tx_rx.$procmux$568 ($mux) with simplemap.
Mapping tx_rx.$procmux$570 ($mux) with simplemap.
Mapping tx_rx.$procmux$573 ($mux) with simplemap.
Mapping tx_rx.$procmux$576 ($mux) with simplemap.
Mapping tx_rx.$procdff$597 ($dff) with simplemap.
Mapping tx_rx.$procdff$598 ($dff) with simplemap.
Mapping tx_rx.$procdff$599 ($dff) with simplemap.

3.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=32'.

3.13.4. Continuing TECHMAP pass.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$635 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=32.

3.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

3.13.6. Continuing TECHMAP pass.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$632 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

3.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32'.

3.13.8. Continuing TECHMAP pass.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$629 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$626 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$623 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$620 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

3.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16'.

3.13.10. Continuing TECHMAP pass.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$617 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16.
Mapping tx_rx.$auto$alumacc.cc:78:get_cf$615 ($not) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$612 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping tx_rx.$auto$alumacc.cc:64:get_eq$610 ($reduce_and) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:78:get_cf$608 ($not) with simplemap.

3.13.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4'.

3.13.12. Continuing TECHMAP pass.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$605 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping tx_rx.$techmap\uart_u.$procdff$595 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$596 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$594 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$593 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$592 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$591 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$590 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$587 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$586 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$584 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$581 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$580 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$579 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procdff$578 ($dff) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$564 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$561 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$557 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$555 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$553 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$550 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$548 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$492 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$489 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$485 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$483 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$481 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$478 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$473 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$468 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$465 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$461 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$458 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$453 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$450 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$446 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$444 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$442 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$437 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$432 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$429 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$425 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$423 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$421 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$418 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$416 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$408 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$405 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$402 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$399 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$396 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$393 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$390 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$386 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$384 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$382 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$379 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$377 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$378_CMP0 ($logic_not) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$362 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$359 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$355 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$353 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$351 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$348 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$346 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$347_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$332 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$329 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$325 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$323 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$321 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$318 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$316 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$317_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$303 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$300 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$296 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$294 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$292 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$289 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$287 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$288_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$275 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$272 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$268 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$266 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$264 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$261 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$259 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$260_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$248 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$245 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$241 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$239 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$237 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$234 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$232 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$233_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$222 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$219 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$215 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$213 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$211 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$208 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$206 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$207_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$197 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$194 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$190 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$188 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$186 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$183 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$181 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$182_CMP0 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$146 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$140 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$138 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$136 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$131 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$125 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$119 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$117 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$115 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$107 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$procmux$101 ($mux) with simplemap.
Mapping tx_rx.$techmap\uart_u.$eq$../uart.v:185$93 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$eq$../uart.v:173$90 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$eq$../uart.v:156$87 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_and$../uart.v:137$75 ($logic_and) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_and$../uart.v:103$69 ($logic_and) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_and$../uart.v:97$65 ($logic_and) with simplemap.
Mapping tx_rx.$techmap\uart_u.$eq$../uart.v:97$64 ($logic_not) with simplemap.
Mapping tx_rx.$techmap\uart_u.$eq$../uart.v:96$62 ($eq) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_and$../uart.v:87$60 ($logic_and) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_not$../uart.v:87$59 ($logic_not) with simplemap.
Mapping tx_rx.$techmap\uart_u.$logic_not$../uart.v:87$58 ($logic_not) with simplemap.
Mapping tx_rx.$techmap\uart_u.$not$../uart.v:62$56 ($not) with simplemap.
Mapping tx_rx.$techmap\uart_u.$and$../uart.v:61$55 ($and) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$623.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$623.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$623.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777 ($not) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$629.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$626.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$780 ($not) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$629.A_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782 ($xor) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$626.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$626.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$629.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$780 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$605.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$605.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$605.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$793 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$605.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$794 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$605.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$795 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$612.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$632.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$632.B_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$612.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$632.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$632.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$632.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779 ($xor) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$635.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$635.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$617.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$617.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$617.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$783 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785 ($xor) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$620.A_conv ($pos) with simplemap.
Mapping tx_rx.$auto$alumacc.cc:470:replace_alu$620.B_conv ($pos) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$620.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777 ($not) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$620.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778 ($mux) with simplemap.
Mapping tx_rx.$techmap$auto$alumacc.cc:470:replace_alu$620.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779 ($xor) with simplemap.
No more expansions possible.

3.14. Executing ICE40_OPT pass (performing simple optimizations).

3.14.1. Running ICE40 specific optimizations.

3.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$707' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [15] = \rst_cnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$706' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [14] = \rst_cnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$705' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [13] = \rst_cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$704' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [12] = \rst_cnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$703' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [11] = \rst_cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$702' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [10] = \rst_cnt [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$696' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [4] = \rst_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$694' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [2] = \rst_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$693' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [1] = \rst_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$692' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$690 [0] = \rst_cnt [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$748' in module `tx_rx'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2104' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$793_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2108' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$794_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2105' (1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$793_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2109' (101) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$794_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' (?0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$795_Y [3] = \uart_u.rx_cnt [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2102' (1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$793_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2106' (101) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$794_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2110' (?0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$795_Y [0] = \uart_u.rx_cnt [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2103' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$793_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2107' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$605.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$794_Y [1] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1883' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1878 [3] = \uart_u.rx_sample_cnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$925' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$926' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$954' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$986' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$987' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$988' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$989' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1064' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [1] = $techmap\uart_u.$sub$../uart.v:104$70_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1065' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [2] = $techmap\uart_u.$sub$../uart.v:104$70_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1066' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1067' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1068' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1069' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1070' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1071' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1072' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1073' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1074' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1075' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1076' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1077' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1078' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1079' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1080' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1081' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1082' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1083' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1084' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1085' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1086' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1087' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1088' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1089' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1090' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1091' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1092' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1093' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1094' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1061 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1060' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1057' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1144' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [0] = $techmap\uart_u.$sub$../uart.v:104$70_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1146' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [2] = $techmap\uart_u.$sub$../uart.v:104$70_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1147' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1148' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1149' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1150' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1151' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1152' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1153' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1154' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1155' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1156' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1157' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1158' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1159' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1160' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1161' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1162' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1163' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1164' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1165' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1166' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1167' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1168' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1169' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1170' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1171' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1172' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1173' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1174' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1175' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1142 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1141' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1138' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1227' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [2] = $techmap\uart_u.$sub$../uart.v:104$70_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1228' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1229' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1230' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1231' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1232' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1233' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1234' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1235' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1236' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1237' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1238' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1239' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1240' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1241' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1242' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1243' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1244' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1245' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1246' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1247' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1248' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1249' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1250' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1251' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1252' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1253' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1254' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1255' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1256' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1223 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1222' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1219' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1306' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [0] = $techmap\uart_u.$sub$../uart.v:104$70_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1307' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [1] = $techmap\uart_u.$sub$../uart.v:104$70_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1309' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1310' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1311' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1312' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1313' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1314' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1315' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1316' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1317' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1318' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1319' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1320' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1321' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1322' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1323' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1324' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1325' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1326' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1327' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1328' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1329' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1330' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1331' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1332' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1333' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1334' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1335' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1336' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1337' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1304 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1303' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1388' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [1] = $techmap\uart_u.$sub$../uart.v:104$70_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1390' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1391' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1392' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1393' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1394' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1395' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1396' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1397' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1398' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1399' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1400' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1401' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1402' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1403' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1404' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1405' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1406' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1407' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1408' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1409' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1410' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1411' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1412' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1414' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1415' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1416' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1417' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1418' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1385 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1384' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1381' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1468' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [0] = $techmap\uart_u.$sub$../uart.v:104$70_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1471' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1472' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1473' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1474' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1475' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1476' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1477' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1478' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1479' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1480' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1481' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1482' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1483' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1484' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1485' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1486' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1487' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1488' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1489' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1490' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1491' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1492' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1493' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1494' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1495' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1496' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1497' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1498' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1499' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1466 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1465' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1462' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1552' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [3] = $techmap\uart_u.$sub$../uart.v:104$70_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1553' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [4] = $techmap\uart_u.$sub$../uart.v:104$70_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1554' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [5] = $techmap\uart_u.$sub$../uart.v:104$70_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1555' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [6] = $techmap\uart_u.$sub$../uart.v:104$70_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1556' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [7] = $techmap\uart_u.$sub$../uart.v:104$70_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1557' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [8] = $techmap\uart_u.$sub$../uart.v:104$70_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1558' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [9] = $techmap\uart_u.$sub$../uart.v:104$70_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1559' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [10] = $techmap\uart_u.$sub$../uart.v:104$70_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1560' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [11] = $techmap\uart_u.$sub$../uart.v:104$70_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1561' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [12] = $techmap\uart_u.$sub$../uart.v:104$70_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1562' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [13] = $techmap\uart_u.$sub$../uart.v:104$70_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1563' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [14] = $techmap\uart_u.$sub$../uart.v:104$70_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1564' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [15] = $techmap\uart_u.$sub$../uart.v:104$70_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1565' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [16] = $techmap\uart_u.$sub$../uart.v:104$70_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1566' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [17] = $techmap\uart_u.$sub$../uart.v:104$70_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1567' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [18] = $techmap\uart_u.$sub$../uart.v:104$70_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1568' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [19] = $techmap\uart_u.$sub$../uart.v:104$70_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1569' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [20] = $techmap\uart_u.$sub$../uart.v:104$70_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1570' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [21] = $techmap\uart_u.$sub$../uart.v:104$70_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1571' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [22] = $techmap\uart_u.$sub$../uart.v:104$70_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1572' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [23] = $techmap\uart_u.$sub$../uart.v:104$70_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1573' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [24] = $techmap\uart_u.$sub$../uart.v:104$70_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [25] = $techmap\uart_u.$sub$../uart.v:104$70_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [26] = $techmap\uart_u.$sub$../uart.v:104$70_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [27] = $techmap\uart_u.$sub$../uart.v:104$70_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [28] = $techmap\uart_u.$sub$../uart.v:104$70_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [29] = $techmap\uart_u.$sub$../uart.v:104$70_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [30] = $techmap\uart_u.$sub$../uart.v:104$70_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1547 [31] = $techmap\uart_u.$sub$../uart.v:104$70_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1546' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1543' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1856' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1854 [0] = \uart_u.tx_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1858' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1854 [2] = \uart_u.tx_cnt [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1624' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1640' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1641' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1785' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [3] = $techmap\uart_u.$add$../uart.v:172$89_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1786' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [4] = $techmap\uart_u.$add$../uart.v:172$89_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1787' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [5] = $techmap\uart_u.$add$../uart.v:172$89_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1788' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [6] = $techmap\uart_u.$add$../uart.v:172$89_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1789' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [7] = $techmap\uart_u.$add$../uart.v:172$89_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1790' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [8] = $techmap\uart_u.$add$../uart.v:172$89_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1791' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [9] = $techmap\uart_u.$add$../uart.v:172$89_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1792' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [10] = $techmap\uart_u.$add$../uart.v:172$89_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1793' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [11] = $techmap\uart_u.$add$../uart.v:172$89_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1794' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [12] = $techmap\uart_u.$add$../uart.v:172$89_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1795' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [13] = $techmap\uart_u.$add$../uart.v:172$89_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1796' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [14] = $techmap\uart_u.$add$../uart.v:172$89_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1797' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [15] = $techmap\uart_u.$add$../uart.v:172$89_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1798' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [16] = $techmap\uart_u.$add$../uart.v:172$89_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1799' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [17] = $techmap\uart_u.$add$../uart.v:172$89_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1800' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [18] = $techmap\uart_u.$add$../uart.v:172$89_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1801' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [19] = $techmap\uart_u.$add$../uart.v:172$89_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1802' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [20] = $techmap\uart_u.$add$../uart.v:172$89_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1803' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [21] = $techmap\uart_u.$add$../uart.v:172$89_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1804' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [22] = $techmap\uart_u.$add$../uart.v:172$89_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1805' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [23] = $techmap\uart_u.$add$../uart.v:172$89_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1806' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [24] = $techmap\uart_u.$add$../uart.v:172$89_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1807' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [25] = $techmap\uart_u.$add$../uart.v:172$89_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1808' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [26] = $techmap\uart_u.$add$../uart.v:172$89_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1809' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [27] = $techmap\uart_u.$add$../uart.v:172$89_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1810' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [28] = $techmap\uart_u.$add$../uart.v:172$89_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1811' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [29] = $techmap\uart_u.$add$../uart.v:172$89_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1812' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [30] = $techmap\uart_u.$add$../uart.v:172$89_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1813' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1780 [31] = $techmap\uart_u.$add$../uart.v:172$89_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1642' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1643' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1644' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1645' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1646' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1647' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1648' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1649' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1650' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1651' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1652' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1653' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1654' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1655' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1656' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1657' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1658' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1659' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1660' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1661' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1662' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1663' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1664' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1665' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1666' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1667' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1668' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1669' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1670' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1671' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1672' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1673' in module `tx_rx'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1708' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [0] = $techmap\uart_u.$add$../uart.v:184$92_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1709' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [1] = $techmap\uart_u.$add$../uart.v:184$92_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1712' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [4] = $techmap\uart_u.$add$../uart.v:184$92_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1715' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [7] = $techmap\uart_u.$add$../uart.v:184$92_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1716' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [8] = $techmap\uart_u.$add$../uart.v:184$92_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1717' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [9] = $techmap\uart_u.$add$../uart.v:184$92_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1718' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [10] = $techmap\uart_u.$add$../uart.v:184$92_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1719' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [11] = $techmap\uart_u.$add$../uart.v:184$92_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1720' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [12] = $techmap\uart_u.$add$../uart.v:184$92_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1721' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [13] = $techmap\uart_u.$add$../uart.v:184$92_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1722' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [14] = $techmap\uart_u.$add$../uart.v:184$92_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1723' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [15] = $techmap\uart_u.$add$../uart.v:184$92_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1724' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [16] = $techmap\uart_u.$add$../uart.v:184$92_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1725' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [17] = $techmap\uart_u.$add$../uart.v:184$92_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1726' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [18] = $techmap\uart_u.$add$../uart.v:184$92_Y [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1727' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [19] = $techmap\uart_u.$add$../uart.v:184$92_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1728' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [20] = $techmap\uart_u.$add$../uart.v:184$92_Y [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [21] = $techmap\uart_u.$add$../uart.v:184$92_Y [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [22] = $techmap\uart_u.$add$../uart.v:184$92_Y [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [23] = $techmap\uart_u.$add$../uart.v:184$92_Y [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [24] = $techmap\uart_u.$add$../uart.v:184$92_Y [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [25] = $techmap\uart_u.$add$../uart.v:184$92_Y [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [26] = $techmap\uart_u.$add$../uart.v:184$92_Y [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [27] = $techmap\uart_u.$add$../uart.v:184$92_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [28] = $techmap\uart_u.$add$../uart.v:184$92_Y [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [29] = $techmap\uart_u.$add$../uart.v:184$92_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [30] = $techmap\uart_u.$add$../uart.v:184$92_Y [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1706 [31] = $techmap\uart_u.$add$../uart.v:184$92_Y [31]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1674' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1675' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1676' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1677' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1678' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1679' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1680' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1681' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1682' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1683' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1684' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1685' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1686' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1687' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1688' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1689' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1690' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1691' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1692' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1693' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1694' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1695' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1696' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1697' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1698' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1699' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1700' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1701' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1702' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1703' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1704' in module `tx_rx'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1705' in module `tx_rx'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1934' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [0] = \uart_u.rx_div_counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1935' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [1] = \uart_u.rx_div_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1936' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [2] = \uart_u.rx_div_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1937' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [3] = \uart_u.rx_div_counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1938' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [4] = \uart_u.rx_div_counter [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1939' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [5] = \uart_u.rx_div_counter [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1940' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [6] = \uart_u.rx_div_counter [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1941' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [7] = \uart_u.rx_div_counter [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1942' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [8] = \uart_u.rx_div_counter [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1943' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [9] = \uart_u.rx_div_counter [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1944' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [10] = \uart_u.rx_div_counter [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1945' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [11] = \uart_u.rx_div_counter [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1946' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [12] = \uart_u.rx_div_counter [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1947' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [13] = \uart_u.rx_div_counter [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1948' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [14] = \uart_u.rx_div_counter [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1949' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [15] = \uart_u.rx_div_counter [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1950' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [16] = \uart_u.rx_div_counter [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1951' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [17] = \uart_u.rx_div_counter [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1952' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [18] = \uart_u.rx_div_counter [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1953' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [19] = \uart_u.rx_div_counter [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1954' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [20] = \uart_u.rx_div_counter [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [21] = \uart_u.rx_div_counter [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1956' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [22] = \uart_u.rx_div_counter [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1957' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [23] = \uart_u.rx_div_counter [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1958' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [24] = \uart_u.rx_div_counter [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1959' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [25] = \uart_u.rx_div_counter [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1960' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [26] = \uart_u.rx_div_counter [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1961' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [27] = \uart_u.rx_div_counter [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1962' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [28] = \uart_u.rx_div_counter [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1963' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [29] = \uart_u.rx_div_counter [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1964' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [30] = \uart_u.rx_div_counter [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1965' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [31] = \uart_u.rx_div_counter [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1967' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [1] = \uart_u.rx_div_counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1968' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [2] = \uart_u.rx_div_counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1969' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [3] = \uart_u.rx_div_counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1970' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [4] = \uart_u.rx_div_counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1971' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [5] = \uart_u.rx_div_counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1972' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [6] = \uart_u.rx_div_counter [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1973' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [7] = \uart_u.rx_div_counter [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1974' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [8] = \uart_u.rx_div_counter [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1975' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [9] = \uart_u.rx_div_counter [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1976' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [10] = \uart_u.rx_div_counter [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1977' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [11] = \uart_u.rx_div_counter [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [12] = \uart_u.rx_div_counter [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1979' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [13] = \uart_u.rx_div_counter [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [14] = \uart_u.rx_div_counter [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1981' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [15] = \uart_u.rx_div_counter [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1982' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [16] = \uart_u.rx_div_counter [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1983' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [17] = \uart_u.rx_div_counter [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [18] = \uart_u.rx_div_counter [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1985' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [19] = \uart_u.rx_div_counter [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1986' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [20] = \uart_u.rx_div_counter [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1987' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [21] = \uart_u.rx_div_counter [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1988' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [22] = \uart_u.rx_div_counter [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1989' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [23] = \uart_u.rx_div_counter [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1990' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [24] = \uart_u.rx_div_counter [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1991' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [25] = \uart_u.rx_div_counter [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1992' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [26] = \uart_u.rx_div_counter [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1993' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [27] = \uart_u.rx_div_counter [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1994' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [28] = \uart_u.rx_div_counter [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1995' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [29] = \uart_u.rx_div_counter [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1996' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [30] = \uart_u.rx_div_counter [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1997' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$626.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [31] = \uart_u.rx_div_counter [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [0] = \uart_u.tx_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1999' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [1] = \uart_u.tx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2000' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [2] = \uart_u.tx_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2001' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [3] = \uart_u.tx_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2003' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [1] = \uart_u.tx_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2004' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [2] = \uart_u.tx_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2005' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [3] = \uart_u.tx_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [0] = \uart_u.tx_div_counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2039' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [1] = \uart_u.tx_div_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [2] = \uart_u.tx_div_counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2041' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [3] = \uart_u.tx_div_counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2042' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [4] = \uart_u.tx_div_counter [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2043' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [5] = \uart_u.tx_div_counter [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2044' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [6] = \uart_u.tx_div_counter [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2045' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [7] = \uart_u.tx_div_counter [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2046' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [8] = \uart_u.tx_div_counter [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [9] = \uart_u.tx_div_counter [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2048' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [10] = \uart_u.tx_div_counter [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2049' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [11] = \uart_u.tx_div_counter [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [12] = \uart_u.tx_div_counter [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [13] = \uart_u.tx_div_counter [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2052' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [14] = \uart_u.tx_div_counter [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2053' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [15] = \uart_u.tx_div_counter [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2054' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [16] = \uart_u.tx_div_counter [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2055' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [17] = \uart_u.tx_div_counter [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2056' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [18] = \uart_u.tx_div_counter [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2057' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [19] = \uart_u.tx_div_counter [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2058' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [20] = \uart_u.tx_div_counter [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [21] = \uart_u.tx_div_counter [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2060' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [22] = \uart_u.tx_div_counter [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2061' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [23] = \uart_u.tx_div_counter [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2062' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [24] = \uart_u.tx_div_counter [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2063' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [25] = \uart_u.tx_div_counter [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2064' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [26] = \uart_u.tx_div_counter [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2065' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [27] = \uart_u.tx_div_counter [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2066' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [28] = \uart_u.tx_div_counter [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2067' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [29] = \uart_u.tx_div_counter [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2068' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [30] = \uart_u.tx_div_counter [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2069' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$781_Y [31] = \uart_u.tx_div_counter [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2071' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [1] = \uart_u.tx_div_counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2072' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [2] = \uart_u.tx_div_counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2073' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [3] = \uart_u.tx_div_counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2074' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [4] = \uart_u.tx_div_counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2075' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [5] = \uart_u.tx_div_counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2076' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [6] = \uart_u.tx_div_counter [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2077' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [7] = \uart_u.tx_div_counter [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2078' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [8] = \uart_u.tx_div_counter [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2079' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [9] = \uart_u.tx_div_counter [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2080' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [10] = \uart_u.tx_div_counter [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2081' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [11] = \uart_u.tx_div_counter [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2082' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [12] = \uart_u.tx_div_counter [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2083' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [13] = \uart_u.tx_div_counter [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2084' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [14] = \uart_u.tx_div_counter [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2085' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [15] = \uart_u.tx_div_counter [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2086' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [16] = \uart_u.tx_div_counter [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2087' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [17] = \uart_u.tx_div_counter [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2088' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [18] = \uart_u.tx_div_counter [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2089' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [19] = \uart_u.tx_div_counter [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2090' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [20] = \uart_u.tx_div_counter [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2091' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [21] = \uart_u.tx_div_counter [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2092' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [22] = \uart_u.tx_div_counter [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2093' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [23] = \uart_u.tx_div_counter [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [24] = \uart_u.tx_div_counter [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [25] = \uart_u.tx_div_counter [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [26] = \uart_u.tx_div_counter [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2097' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [27] = \uart_u.tx_div_counter [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2098' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [28] = \uart_u.tx_div_counter [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2099' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [29] = \uart_u.tx_div_counter [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2100' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [30] = \uart_u.tx_div_counter [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$629.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$782_Y [31] = \uart_u.tx_div_counter [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2122' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [0] = \uart_u.rx_sample_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2123' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [1] = \uart_u.rx_sample_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2124' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [2] = \uart_u.rx_sample_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [3] = \uart_u.rx_sample_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2126' (??1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2127' (??1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2128' (??1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2129' (??1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [1] = \uart_u.rx_sample_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [2] = \uart_u.rx_sample_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2133' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$632.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [3] = \uart_u.rx_sample_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2134' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2135' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2136' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2137' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2170' (1) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2138' (101) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2171' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2139' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2172' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2140' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2173' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2141' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2174' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2142' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2175' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2143' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2176' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2144' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2177' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2145' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2178' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2146' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2179' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2147' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2180' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2148' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2181' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2149' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2182' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2150' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2183' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2151' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2184' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2152' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2185' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2153' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2186' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2154' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2187' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2155' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2188' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2156' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2189' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2157' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2190' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2158' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2191' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2159' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2192' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2160' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2193' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2161' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2194' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2162' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2195' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2163' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2196' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2164' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2197' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2165' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2198' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2166' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2199' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2167' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2200' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2168' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2201' (0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$774_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2169' (011) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$775_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2202' (?0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [0] = \uart_u.rx_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2208' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2209' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2210' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2213' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2214' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2215' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2216' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2217' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2218' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2219' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2220' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2221' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2222' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2223' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2224' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2225' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2226' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2227' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2228' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2229' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2230' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2231' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2232' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2233' (01) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2250' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [0] = \rst_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2251' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [1] = \rst_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2252' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [2] = \rst_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2253' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [3] = \rst_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2254' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [4] = \rst_cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2255' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [5] = \rst_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2256' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [6] = \rst_cnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2257' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [7] = \rst_cnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2258' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [8] = \rst_cnt [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2259' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [9] = \rst_cnt [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2260' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [10] = \rst_cnt [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2261' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [11] = \rst_cnt [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2262' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [12] = \rst_cnt [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2263' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [13] = \rst_cnt [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2264' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [14] = \rst_cnt [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2265' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$784_Y [15] = \rst_cnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2267' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [1] = \rst_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2268' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [2] = \rst_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2269' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [3] = \rst_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2270' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [4] = \rst_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2271' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [5] = \rst_cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2272' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [6] = \rst_cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2273' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [7] = \rst_cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2274' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [8] = \rst_cnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2275' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [9] = \rst_cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2276' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [10] = \rst_cnt [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2277' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [11] = \rst_cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2278' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [12] = \rst_cnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2279' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [13] = \rst_cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2280' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [14] = \rst_cnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2281' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$617.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$785_Y [15] = \rst_cnt [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2286' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [0] = \uart_u.rx_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2287' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [1] = \uart_u.rx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2288' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [2] = \uart_u.rx_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2289' (??0) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$778_Y [3] = \uart_u.rx_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2291' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [1] = \uart_u.rx_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2292' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [2] = \uart_u.rx_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2293' (0?) in module `\tx_rx' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$620.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [3] = \uart_u.rx_cnt [3]'.

3.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1518' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1517' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1517' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1516' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1515' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1515' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1514' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1514' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1513' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1513' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1512' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1512' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1511' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1511' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1510' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1510' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1509' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1509' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1508' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1508' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1507' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1507' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1506' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1506' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1505' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1505' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1466 [2] = $auto$simplemap.cc:250:simplemap_eqne$1547 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1470' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1550'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1466 [1] = $auto$simplemap.cc:250:simplemap_eqne$1547 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1469' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1437' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1437' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1436' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1436' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1435' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1435' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1434' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1434' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1433' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1433' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1432' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1432' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1431' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1431' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1430' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1430' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1429' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1429' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1428' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1428' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1427' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1427' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1426' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1426' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1425' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1425' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1424' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1424' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2130' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1880'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$632.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$779_Y [0] = $auto$simplemap.cc:250:simplemap_eqne$1878 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2130' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1389' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1385 [2] = $auto$simplemap.cc:250:simplemap_eqne$1547 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1389' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1387' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1549'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1385 [0] = $auto$simplemap.cc:250:simplemap_eqne$1547 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1387' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1356' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1356' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1355' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1355' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1354' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1354' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1353' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1353' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1352' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1352' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1351' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1351' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1350' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1350' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1349' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1349' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1348' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1348' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1347' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1347' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1346' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1346' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1345' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1345' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1344' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1344' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1343' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1343' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1304 [2] = $auto$simplemap.cc:250:simplemap_eqne$1547 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1308' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1275' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1275' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1274' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1274' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1273' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1273' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1272' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1272' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1271' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1271' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1270' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1270' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1269' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1269' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1268' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1268' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1267' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1267' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1266' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1266' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1265' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1265' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1264' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1264' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1263' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1263' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1262' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1262' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1226' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1550'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1223 [1] = $auto$simplemap.cc:250:simplemap_eqne$1547 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1226' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1225' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1549'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1223 [0] = $auto$simplemap.cc:250:simplemap_eqne$1547 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1225' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1194' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1194' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1193' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1193' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1192' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1192' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1191' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1190' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1190' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1189' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1189' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1188' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1188' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1187' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1187' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1186' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1186' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1185' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1185' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1184' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1184' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1183' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1183' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1182' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1182' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1181' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1181' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1180' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1261'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1178 [1] = $auto$simplemap.cc:127:simplemap_reduce$1259 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1180' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1145' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1550'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1142 [1] = $auto$simplemap.cc:250:simplemap_eqne$1547 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1145' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1113' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1113' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1112' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1112' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1111' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1111' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1110' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1110' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1109' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1109' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1108' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1108' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1107' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1107' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1106' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1106' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1105' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1105' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1104' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1104' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1103' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1103' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1102' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1102' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1101' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1101' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1100' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1100' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1099' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1261'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [1] = $auto$simplemap.cc:127:simplemap_reduce$1259 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1099' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1063' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1549'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1061 [0] = $auto$simplemap.cc:250:simplemap_eqne$1547 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1063' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1033' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1599'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [15] = $auto$simplemap.cc:127:simplemap_reduce$1583 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1033' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1032' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1598'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [14] = $auto$simplemap.cc:127:simplemap_reduce$1583 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1032' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1031' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1597'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [13] = $auto$simplemap.cc:127:simplemap_reduce$1583 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1031' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1596'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [12] = $auto$simplemap.cc:127:simplemap_reduce$1583 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1030' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1029' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1595'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [11] = $auto$simplemap.cc:127:simplemap_reduce$1583 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1029' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1028' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1594'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [10] = $auto$simplemap.cc:127:simplemap_reduce$1583 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1028' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1027' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1593'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [9] = $auto$simplemap.cc:127:simplemap_reduce$1583 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1027' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1026' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1592'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [8] = $auto$simplemap.cc:127:simplemap_reduce$1583 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1026' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1025' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1591'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [7] = $auto$simplemap.cc:127:simplemap_reduce$1583 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1025' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1024' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1590'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [6] = $auto$simplemap.cc:127:simplemap_reduce$1583 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1024' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1023' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1589'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [5] = $auto$simplemap.cc:127:simplemap_reduce$1583 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1023' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1022' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1588'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [4] = $auto$simplemap.cc:127:simplemap_reduce$1583 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1022' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1021' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [3] = $auto$simplemap.cc:127:simplemap_reduce$1583 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1021' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1020' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1586'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [2] = $auto$simplemap.cc:127:simplemap_reduce$1583 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1020' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1019' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1261'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [1] = $auto$simplemap.cc:127:simplemap_reduce$1259 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1019' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1018' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1341'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1017 [0] = $auto$simplemap.cc:127:simplemap_reduce$1340 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1018' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2285' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2117'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$620.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2285' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2284' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2116'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$620.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2284' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2283' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2115'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$620.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2283' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2282' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2114'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$620.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$777_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2282' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2112' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2204'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$605.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$795_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2111' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2203'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$605.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$795_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$635.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$776_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:235:simplemap_logbin$1869' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1897'.
    Redirecting output \Y: $techmap\uart_u.$logic_and$../uart.v:137$75_Y = \si_ft245_rx_ack
    Removing $_AND_ cell `$auto$simplemap.cc:235:simplemap_logbin$1869' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1423' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1585'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1421 [1] = $auto$simplemap.cc:127:simplemap_reduce$1583 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1423' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1365' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1365' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1364' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1364' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1363' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1363' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1362' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1362' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1361' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1360' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1360' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1359' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1357 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1359' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1342' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1585'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1340 [1] = $auto$simplemap.cc:127:simplemap_reduce$1583 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1342' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1284' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1284' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1283' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1283' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1282' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1282' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1281' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1281' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1280' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1280' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1279' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1279' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1278' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1278' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1260' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1584'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1259 [0] = $auto$simplemap.cc:127:simplemap_reduce$1583 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1260' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1203' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1203' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1202' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1202' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1201' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1201' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1200' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1200' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1199' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1199' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1198' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1198' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1197' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1195 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1197' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1527' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1527' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1526' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1526' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1525' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1525' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1524' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1523' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1522' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1522' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1521' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1519 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1521' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1608' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1608' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1607' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1607' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1606' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1606' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1122' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1122' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1121' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1121' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1120' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1120' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1119' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1119' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1118' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1118' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1117' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1117' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1116' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1116' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1605' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1604' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1603' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1603' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1602' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1600 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1602' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1504' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1585'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [1] = $auto$simplemap.cc:127:simplemap_reduce$1583 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1504' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1503' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1179'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1502 [0] = $auto$simplemap.cc:127:simplemap_reduce$1178 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1503' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1098' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1422'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [0] = $auto$simplemap.cc:127:simplemap_reduce$1421 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1098' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1042' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1446'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [7] = $auto$simplemap.cc:127:simplemap_reduce$1438 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1042' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1041' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1445'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [6] = $auto$simplemap.cc:127:simplemap_reduce$1438 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1041' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1040' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1444'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [5] = $auto$simplemap.cc:127:simplemap_reduce$1438 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1040' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1039' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1443'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [4] = $auto$simplemap.cc:127:simplemap_reduce$1438 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1039' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1038' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1442'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [3] = $auto$simplemap.cc:127:simplemap_reduce$1438 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1038' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1037' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [2] = $auto$simplemap.cc:127:simplemap_reduce$1438 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1037' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1036' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1440'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1034 [1] = $auto$simplemap.cc:127:simplemap_reduce$1438 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1036' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1613' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1451'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1609 [3] = $auto$simplemap.cc:127:simplemap_reduce$1447 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1613' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1451' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1447 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1451' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1450' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1447 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1450' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1449' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1447 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1449' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1289' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1285 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1289' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1285 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1288' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1287' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1285 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1287' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1532' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1528 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1532' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1531' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1528 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1531' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1208' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1204 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1208' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1207' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1204 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1207' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1206' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1204 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1206' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1530' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1528 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1530' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1609 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1612' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1611' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1609 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1611' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1127' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1123 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1127' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1126' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1123 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1126' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1125' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1123 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1125' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1047' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1370'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1043 [3] = $auto$simplemap.cc:127:simplemap_reduce$1366 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1047' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1046' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1369'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1043 [2] = $auto$simplemap.cc:127:simplemap_reduce$1366 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1046' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1045' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1043 [1] = $auto$simplemap.cc:127:simplemap_reduce$1366 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1045' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1616' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1373'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1614 [1] = $auto$simplemap.cc:127:simplemap_reduce$1371 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1616' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1533 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1535' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1211' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1209 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1211' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1373' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1371 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1373' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1130' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1128 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1130' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1050' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1048 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1050' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1454' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1292'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1452 [1] = $auto$simplemap.cc:127:simplemap_reduce$1290 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1454' from module `\tx_rx'.
Removed a total of 202 cells.

3.14.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$620.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$623.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$626.slice[31].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$605.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$605.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$605.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$605.slice[3].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$629.slice[31].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[0].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$632.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[3].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$635.slice[31].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$617.slice[15].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$730'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1053'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1134'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1215'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1296'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1377'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1458'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1539'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1620'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1868'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1892'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1898'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1899'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1900'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1901'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1902'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1903'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1904'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1905'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1906'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1907'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1908'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1909'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1910'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1911'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1912'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1913'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1914'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1915'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1916'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1917'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1918'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1919'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1920'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1921'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1922'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1923'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1924'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1925'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1926'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1927'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1928'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1929'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1930'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1931'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1932'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1933'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1966'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2002'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2006'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2007'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2008'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2009'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2010'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2011'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2012'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2013'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2014'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2015'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2016'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2017'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2018'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2019'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2020'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2021'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2022'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2023'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2024'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2025'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2026'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2027'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2028'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2029'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2030'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2031'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2032'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2033'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2034'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2035'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2036'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2037'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2070'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2118'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2119'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2120'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2121'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2205'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2234'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2235'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2236'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2237'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2238'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2239'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2240'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2241'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2242'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2243'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2244'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2245'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2246'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2247'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2248'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2249'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2266'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2290'.

3.14.6. Rerunning OPT passes. (Removed registers in this run.)

3.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$605.slice[0].carry: CO=\uart_u.rx_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$612.slice[0].carry: CO=$auto$alumacc.cc:470:replace_alu$612.BB [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$617.slice[0].carry: CO=\rst_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$620.slice[0].carry: CO=\uart_u.rx_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$623.slice[0].carry: CO=\uart_u.tx_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$626.slice[0].carry: CO=\uart_u.rx_div_counter [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$629.slice[0].carry: CO=\uart_u.tx_div_counter [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$632.slice[0].carry: CO=\uart_u.rx_sample_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[0].carry: CO=\uart_u.rx_cnt [0]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[10].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [10]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[11].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [11]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[12].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [12]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[13].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [13]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[14].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [14]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[15].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [15]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[16].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [16]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[17].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [17]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[18].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [18]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[19].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [19]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[20].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [20]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[21].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [21]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[22].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [22]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[23].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [23]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[24].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [24]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[25].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [25]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[26].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [26]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[27].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [27]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[28].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [28]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[29].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [29]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[30].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [30]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[4].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [4]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[5].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [5]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[6].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [6]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[7].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [7]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[8].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [8]
Optimized away SB_CARRY cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[9].carry: CO=$auto$alumacc.cc:470:replace_alu$635.C [9]
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$617.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$620.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$623.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$626.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$629.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$632.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[10].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[11].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[12].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[13].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[14].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[15].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[16].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[17].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[18].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[19].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[1].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[20].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[21].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[22].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[23].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[24].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[25].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[26].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[27].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[28].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[29].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[30].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[31].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[5].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[6].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[7].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[8].adder back to logic.
Mapping SB_LUT4 cell tx_rx.$auto$alumacc.cc:470:replace_alu$635.slice[9].adder back to logic.

3.14.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2450' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2466' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2587' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2586' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2592' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2588 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2585' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2584' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2591' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2588 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2595' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2593 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2583' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2582' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2590' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2588 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2581' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2580' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2579 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2589' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2588 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2594' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2593 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2358' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2359' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2352' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2353' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2361' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2354' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2355' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2362' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2357' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2356' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2363' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2364' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2366' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2365 [0] = \uart_u.rx_div_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2393' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2373' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2372' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2377' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2378' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2383' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2375' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2376' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2382' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2392' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2371' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2380' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2374' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2381' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2385' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2384 [0] = \uart_u.tx_div_counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2391' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2390' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2396' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2395' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2394' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2314' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2315' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2316' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2317' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2318' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2319' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2320' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2321' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2323' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2397' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2402' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2400' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2399' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2404' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2403 [0] = \uart_u.rx_sample_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2324' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2401' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2325' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2326' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2409' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2410' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2411' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2412' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2413' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2414' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2415' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2416' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2418' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2419' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2420' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2421' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2423' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2422 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2424' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2422 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2428' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2328' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2327 [0] = \uart_u.rx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2429' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2430' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2333' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2431' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2432' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2334' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2335' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2336' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2337' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2338' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2433' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2434' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2435' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2437' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2438' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2439' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2440' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2442' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2441 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2443' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2441 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2447' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2343' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2344' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2342' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2340' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2339' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2345' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2347' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2346 [0] = \uart_u.tx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2448' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2469' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2468' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2476' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2467' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2475' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2473' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2472' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2471' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2470' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2454' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2453' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2459' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2452' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2451' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2458' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2462' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2460 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2449' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2457' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2456' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2461' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2460 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2477' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2603' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2604' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2605' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2606' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2611' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2607 [3] = \uart_u.rx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2614' (??1) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2612 [1] = \uart_u.rx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2600' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2599' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2608' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2607 [0] = \uart_u.rx_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2602' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2601' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2598 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2613' (??1) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2612 [0] = $auto$simplemap.cc:309:simplemap_lut$2607 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2853' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2852' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2858' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2854 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2851' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2850' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2857' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2854 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2861' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2859 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2849' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2848' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2856' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2854 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2847' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2846' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2845 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2855' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2854 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2860' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2859 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2870' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2869' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2876' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2873 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2872' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2871' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2877' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2873 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2880' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2866' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2865' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2874' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2873 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2868' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2867' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2864 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2875' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2873 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2879' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2886' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2887' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2894' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2892 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2885' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2884' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2893' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2892 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2898' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2890' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2891' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2896' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2892 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2888' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2889' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2883 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2895' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2892 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2899' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2928' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2929' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2934' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2930 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2926' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2927' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2933' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2930 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2937' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2924' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2925' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2932' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2930 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2923' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2922' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2921 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2931' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2930 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2936' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2908' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2907' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2914' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2911 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2910' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2909' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2915' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2911 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2918' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2904' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2903' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2912' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2911 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2906' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2905' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2902 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2913' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2911 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2917' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2478' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2481' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2479 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2480' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2479 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2511' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2510' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2516' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2509' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2508' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2515' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2519' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2517 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2507' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2506' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2514' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2505' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2504' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2513' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2518' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2517 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2492' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2491' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2497' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2490' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2489' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2496' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2500' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2498 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2488' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2487' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2495' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2486' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2485' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2494' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2499' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2498 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2549' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2548' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2554' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2550 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2547' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2546' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2553' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2550 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2557' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2555 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2545' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2544' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2552' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2550 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2543' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2542' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2541 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2551' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2550 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2556' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2555 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2530' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2529' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2535' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2531 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2528' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2527' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2534' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2531 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2538' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2536 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2526' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2525' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2533' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2531 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2524' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2523' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2522 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2532' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2531 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2537' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2536 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2568' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2567' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2573' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2569 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2566' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2565' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2572' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2569 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2576' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2574 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2564' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2563' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2571' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2569 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2562' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2561' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2560 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2570' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2569 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2575' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2574 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2619' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2618' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2627' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2626 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2620' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2621' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2628' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2626 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2632' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2631 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2622' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2623' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2629' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2626 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2624' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2625' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2617 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2630' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2626 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2633' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2631 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2637' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2638' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2646' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2645 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2640' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2639' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2647' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2645 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2651' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2650 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2641' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2642' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2648' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2645 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2643' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2644' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2636 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2649' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2645 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2652' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2650 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2675' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2676' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2684' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2683 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2677' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2678' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2685' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2683 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2689' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2688 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2679' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2680' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2686' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2683 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2681' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2682' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2674 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2687' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2683 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2690' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2688 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2657' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2656' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2665' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2664 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2658' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2659' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2666' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2664 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2670' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2669 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2660' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2661' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2667' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2664 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2662' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2663' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2655 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2668' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2664 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2671' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2669 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2694' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2695' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2703' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2702 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2696' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2697' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2704' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2702 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2708' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2707 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2698' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2699' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2705' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2702 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2700' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2701' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2693 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2706' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2702 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2709' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2707 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2713' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2714' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2722' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2721 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2715' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2716' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2723' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2721 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2727' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2726 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2717' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2718' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2724' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2721 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2719' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2720' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2712 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2725' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2721 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2728' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2726 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2732' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2733' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2741' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2740 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2734' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2735' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2742' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2740 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2746' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2745 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2736' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2737' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2743' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2740 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2738' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2739' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2731 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2744' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2740 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2747' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2745 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2751' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2752' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2760' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2759 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2753' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2754' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2761' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2759 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2765' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2764 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2755' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2756' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2762' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2759 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2757' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2758' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2750 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2763' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2759 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2766' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2764 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2771' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2770' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2779' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2778 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2772' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2773' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2780' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2778 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2784' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2783 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2774' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2775' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2781' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2778 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2776' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2777' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2769 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2782' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2778 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2785' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2783 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2795' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2796' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2801' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2797 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2793' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2794' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2800' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2797 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2804' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2802 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2789' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2790' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2798' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2797 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2791' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2792' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2788 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2799' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2797 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2803' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2802 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2834' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2833' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2839' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2835 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2832' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2831' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2838' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2835 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2842' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2840 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2830' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2829' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2837' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2835 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2828' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2827' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2826 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2836' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2835 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2841' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2840 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2815' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2814' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2820' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2816 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2813' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2812' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2819' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2816 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2823' (101) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2821 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2811' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2810' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2818' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2816 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2809' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2808' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2807 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2817' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2816 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2822' (011) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2821 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2302' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2301' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2307' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2300' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2299' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2306' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2298' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2297' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2305' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2296' (100) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2295' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2304' (010) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2309' (01?) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2308 [0] = \rst_cnt [1]'.

3.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2329' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2610'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2327 [1] = $auto$simplemap.cc:309:simplemap_lut$2607 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2329' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2609' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2610'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2607 [1] = $auto$simplemap.cc:309:simplemap_lut$2607 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2609' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2445' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2444 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2445' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2464' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2463 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2464' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2483' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2482 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2483' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2502' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2501 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2502' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2521' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2520 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2521' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2540' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2539 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2540' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2559' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2558 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2559' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2578' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2577 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2578' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2597' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2596 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2597' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2635' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2634 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2635' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2654' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2653 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2654' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2673' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2672 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2673' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2692' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2691 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2692' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2711' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2710 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2711' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2730' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2729 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2730' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2749' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2748 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2749' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2768' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2767 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2768' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2787' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2786 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2787' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2806' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2805 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2806' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2825' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2824 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2825' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2844' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2843 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2844' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2863' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2862 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2863' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2882' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2881 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2882' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2901' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2900 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2901' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2920' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2919 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2920' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2939' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2426'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2938 = $auto$simplemap.cc:309:simplemap_lut$2425
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2939' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1588' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [4] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1588' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1589' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [5] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1589' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1590' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [6] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1590' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1591' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [7] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1591' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1592' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [8] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1592' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1593' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [9] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1593' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1594' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [10] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1594' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1595' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [11] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1595' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [12] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1596' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1597' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [13] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1597' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1598' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [14] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1598' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1599' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1587'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1097 [15] = $auto$simplemap.cc:127:simplemap_reduce$1097 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1599' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2115' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2610'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$612.BB [1] = $auto$simplemap.cc:309:simplemap_lut$2607 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2115' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1442' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [3] = $auto$simplemap.cc:127:simplemap_reduce$1114 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1442' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1443' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [4] = $auto$simplemap.cc:127:simplemap_reduce$1114 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1443' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1444' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [5] = $auto$simplemap.cc:127:simplemap_reduce$1114 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1444' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [6] = $auto$simplemap.cc:127:simplemap_reduce$1114 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1445' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1446' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1114 [7] = $auto$simplemap.cc:127:simplemap_reduce$1114 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1446' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1369' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1123 [2] = $auto$simplemap.cc:127:simplemap_reduce$1123 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1369' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1370' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1368'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1123 [3] = $auto$simplemap.cc:127:simplemap_reduce$1123 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1370' from module `\tx_rx'.
Removed a total of 48 cells.

3.14.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.14.12. Rerunning OPT passes. (Removed registers in this run.)

3.14.13. Running ICE40 specific optimizations.

3.14.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1587' (and_or_buffer) in module `\tx_rx' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1097 [15] = $auto$simplemap.cc:250:simplemap_eqne$1061 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1441' (and_or_buffer) in module `\tx_rx' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1114 [7] = $auto$simplemap.cc:250:simplemap_eqne$1061 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1368' (and_or_buffer) in module `\tx_rx' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1123 [3] = $auto$simplemap.cc:250:simplemap_eqne$1061 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1292' (and_or_buffer) in module `\tx_rx' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1128 [1] = $auto$simplemap.cc:250:simplemap_eqne$1061 [31]'.

3.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.14.18. Rerunning OPT passes. (Removed registers in this run.)

3.14.19. Running ICE40 specific optimizations.

3.14.20. Executing OPT_EXPR pass (perform const folding).

3.14.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.14.22. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.14.24. Finished OPT passes. (There is nothing left to do.)

3.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

3.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module tx_rx:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$749 to $_DFFE_PP_ for $0\leds[7:0] [0] -> \leds [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$750 to $_DFFE_PP_ for $0\leds[7:0] [1] -> \leds [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$751 to $_DFFE_PP_ for $0\leds[7:0] [2] -> \leds [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$752 to $_DFFE_PP_ for $0\leds[7:0] [3] -> \leds [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$753 to $_DFFE_PP_ for $0\leds[7:0] [4] -> \leds [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$754 to $_DFFE_PP_ for $0\leds[7:0] [5] -> \leds [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$755 to $_DFFE_PP_ for $0\leds[7:0] [6] -> \leds [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$756 to $_DFFE_PP_ for $0\leds[7:0] [7] -> \leds [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$757 to $_DFFE_PP_ for $0\start[0:0] -> \start.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$759 to $_DFFE_PP_ for $0\rst_cnt[15:0] [1] -> \rst_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$796 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_d2[0:0] -> \uart_u.rx_d2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$797 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_busy[0:0] -> \uart_u.rx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$798 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_d1[0:0] -> \uart_u.rx_d1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$800 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_cnt[3:0] [0] -> \uart_u.rx_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$801 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_cnt[3:0] [1] -> \uart_u.rx_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$802 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_cnt[3:0] [2] -> \uart_u.rx_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$803 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_cnt[3:0] [3] -> \uart_u.rx_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$804 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_sample_cnt[3:0] [0] -> \uart_u.rx_sample_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$805 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_sample_cnt[3:0] [1] -> \uart_u.rx_sample_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$806 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_sample_cnt[3:0] [2] -> \uart_u.rx_sample_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$807 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_sample_cnt[3:0] [3] -> \uart_u.rx_sample_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$808 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [0] -> \uart_u.rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$809 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [1] -> \uart_u.rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$810 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [2] -> \uart_u.rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$811 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [3] -> \uart_u.rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$812 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [4] -> \uart_u.rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$813 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [5] -> \uart_u.rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$814 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [6] -> \uart_u.rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$815 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_reg[7:0] [7] -> \uart_u.rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$816 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [0] -> \uart_u.rx_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$817 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [1] -> \uart_u.rx_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$818 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [2] -> \uart_u.rx_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$819 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [3] -> \uart_u.rx_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$820 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [4] -> \uart_u.rx_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$821 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [5] -> \uart_u.rx_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$822 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [6] -> \uart_u.rx_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$823 to $_DFFE_PP_ for $techmap\uart_u.$0\rx_data[7:0] [7] -> \uart_u.rx_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$824 to $_DFFE_PP_ for $techmap\uart_u.$0\tx_cnt[3:0] [0] -> \uart_u.tx_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$825 to $_DFFE_PP_ for $techmap\uart_u.$0\tx_cnt[3:0] [1] -> \uart_u.tx_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$826 to $_DFFE_PP_ for $techmap\uart_u.$0\tx_cnt[3:0] [2] -> \uart_u.tx_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$827 to $_DFFE_PP_ for $techmap\uart_u.$0\tx_cnt[3:0] [3] -> \uart_u.tx_cnt [3].

3.17. Executing TECHMAP pass (map to technology primitives).

3.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$763 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$753 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$876 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$875 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$752 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$762 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$761 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$760 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$751 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$815 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$827 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$816 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$828 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$817 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$829 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$818 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$830 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$819 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$831 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$820 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$832 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$821 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$833 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$822 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$834 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$823 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$835 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$824 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$836 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$811 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$874 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$825 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$837 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$873 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$826 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$812 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$813 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$814 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$872 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$871 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$750 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$870 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$869 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$868 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$867 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$866 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$865 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$864 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$863 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$862 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$861 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$860 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$859 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$858 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$857 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$856 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$855 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$854 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$749 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$853 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$852 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$851 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$850 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$849 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$848 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$847 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$846 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$845 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$844 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$843 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$842 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$841 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$840 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$839 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$838 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$810 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$809 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$808 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$807 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$806 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$805 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$804 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$803 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$796 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$797 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$798 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$799 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$800 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$801 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$802 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$759 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$758 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$756 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$757 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$754 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$755 using \$_DFFE_PP_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$877 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$878 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$879 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$880 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$881 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$882 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$883 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$884 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$885 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$886 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$887 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$888 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$889 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$890 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$773 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$772 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$771 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$770 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$769 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$768 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$767 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$766 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$765 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$764 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$891 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$892 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$893 using \$_DFF_P_.
Mapping tx_rx.$auto$simplemap.cc:420:simplemap_dff$894 using \$_DFF_P_.
No more expansions possible.

3.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4365' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4358 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4362' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4358 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4361' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4358 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4360' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4358 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4379' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4377 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3786 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3786 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3803 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3803 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3773' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3765 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3769' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3765 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3767' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3765 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3750' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3746 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3749' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3746 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3748' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3746 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3753' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3746 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3209 [3] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3141' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3139 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3139 [1] = $techmap\uart_u.$logic_and$../uart.v:87$60_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3139 [3] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3156' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3153 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3153 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3812 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3812 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4588' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4589' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4584' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4583' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4566' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4562 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4565' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4562 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4564' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4562 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4569' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4562 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4921' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4919 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4904' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4902 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4906' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4902 [2] = \uart_u.tx_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4907' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4902 [3] = \uart_u.tx_empty'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4895' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4893 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4896' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4893 [1] = \uart_u.tx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4460 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3209 [1] = $techmap\uart_u.$logic_and$../uart.v:87$60_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3209 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3035 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4685' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4683 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4418' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4415 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4417' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4415 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4400' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4398 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4404' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4398 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4380' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4377 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4385' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4377 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4384' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4377 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4438' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4436 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4424 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4424 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3255 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3824 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3097' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3094 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3096' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3094 [0] = \rst'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$748' (1x?) in module `\tx_rx' with constant driver `$0\start[0:0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$739' (x1?) in module `\tx_rx' with constant driver `$procmux$570_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$738' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [6] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3035 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3103 [1] = \uart_u.rx_signal'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2407' (x??) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2406 = $auto$simplemap.cc:309:simplemap_lut$2403 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3103 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4939' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4937 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4940' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4937 [1] = \uart_u.tx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4632' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4628 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3255 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3255 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3081 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3081 [0] = \rst'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2331' (x??) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2330 = $auto$alumacc.cc:470:replace_alu$612.BB [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3701 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3701 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3686' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3684 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3690' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3684 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3663 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3663 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3663 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3651' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3644 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3648' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3644 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3647' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3644 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3644 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3724' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3722 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3710 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3710 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3198' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3196 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3223 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3223 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3167' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3162 [3] = \uart_u.rx_sample_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3164' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3162 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3236 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3236 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3238' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3236 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3236 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3199' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3196 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3187' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3182 [3] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3182 [1] = $techmap\uart_u.$logic_and$../uart.v:87$60_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3182 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3068' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3062 [4] = \uart_u.rx_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3069' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3062 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3062 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3062 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4823 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4826' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4823 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4834' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4832 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4836' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4832 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4787' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4785 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4788' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4785 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4792' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4785 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4793' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4785 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4768' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4766 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4769' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4766 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4770' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4766 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4773' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4766 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4846' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4844 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4622' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4619 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4621' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4619 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4604' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4602 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4608' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4602 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4630' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4628 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4642' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4640 [0] = \rst'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$943' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$935' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$927' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$911' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$903' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [0] = \uart_u.rx_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2350' (x??) in module `\tx_rx' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2349 = $auto$simplemap.cc:309:simplemap_lut$2346 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$737' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [5] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$736' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [4] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$735' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [3] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$734' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [2] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$733' (x??) in module `\tx_rx' with constant driver `$procmux$570_Y [1] = $auto$wreduce.cc:347:run$600 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$732' (x1?) in module `\tx_rx' with constant driver `$procmux$570_Y [0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4806 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4806 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4723' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4721 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4724' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4721 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4706' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4704 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4704 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4690' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4683 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4691' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4683 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4686' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4683 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4671' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4664 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4668' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4664 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4667' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4664 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4666' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4664 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4744' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4742 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4732' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4730 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4734' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4730 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4879' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4877 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4520' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4517 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4519' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4517 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4502' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4506' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4486' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4479 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4487' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4479 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4482' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4479 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4481' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4479 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4464' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4460 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4460 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4467' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4460 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4540' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4538 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4528' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4526 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4530' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4526 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4870' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4868 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4871' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4868 [1] = \uart_u.tx_signal'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$944' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$936' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$928' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$912' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$904' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [1] = \uart_u.rx_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$945' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$937' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$929' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$913' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$905' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [2] = \uart_u.rx_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$946' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$938' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$930' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$914' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$906' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [3] = \uart_u.rx_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$947' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$939' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$931' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$915' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$907' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [4] = \uart_u.rx_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$948' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$940' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$932' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$916' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$908' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [5] = \uart_u.rx_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$949' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$941' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$933' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$925' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$917' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$909' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [6] = \uart_u.rx_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$950' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$548_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$942' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$550_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$934' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$553_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$926' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$555_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$918' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$557_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$910' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$561_Y [7] = \uart_u.rx_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$952' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$489_Y = $techmap\uart_u.$procmux$485_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$970' (x1?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$458_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$962' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$465_Y [0] = $techmap\uart_u.$procmux$461_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$971' (x0?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$458_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$963' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$465_Y [1] = $techmap\uart_u.$procmux$461_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$972' (x0?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$458_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$964' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$465_Y [2] = $techmap\uart_u.$procmux$461_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$973' (x0?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$458_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$965' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$465_Y [3] = $techmap\uart_u.$procmux$461_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$978' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$450_Y [0] = $techmap\uart_u.$procmux$446_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$979' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$450_Y [1] = $techmap\uart_u.$procmux$446_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$980' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$450_Y [2] = $techmap\uart_u.$procmux$446_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$981' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$450_Y [3] = $techmap\uart_u.$procmux$446_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1007' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$402_Y = \rx'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1009' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$396_Y = \uart_u.rx_d1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$377_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$379_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1014' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$382_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$384_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1012' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$386_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1011' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$390_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2312' (x??) in module `\tx_rx' with constant driver `$0\rst_cnt[15:0] [1] = $auto$simplemap.cc:309:simplemap_lut$2308 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2998' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2996 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3357 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3357 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3357 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3338 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3338 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3338 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3338 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3406' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3404 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3418' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3416 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3026 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3459 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1060' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$346_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1059' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$348_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1058' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$351_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1057' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$353_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1056' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$355_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1055' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$359_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3408' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3404 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4316' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4313 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4315' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4313 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4298' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4296 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4302' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4296 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4336' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4334 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4256 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4256 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4258' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4256 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4256 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4324' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4326' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [2] = \uart_u.rx_busy'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1141' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$316_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1140' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$318_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1139' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$321_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1138' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$323_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1137' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$325_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1136' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$329_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3459 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3395 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3398' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3395 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3378 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3459 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3440 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3440 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3440 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3444' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3440 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1222' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$287_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1221' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$289_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1220' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$292_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1219' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$294_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1218' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$296_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1217' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$300_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2989' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2987 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3378 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4214' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4211 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4213' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4211 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4196' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4194 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4200' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4194 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4180' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4173 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4181' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4173 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4176' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4173 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4175' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4173 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4154 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4154 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4154 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4161' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4154 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4232 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4222' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4220 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4224' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4220 [2] = \uart_u.rx_busy'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1303' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$259_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1302' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$261_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1301' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$264_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$266_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1299' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$268_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1298' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$272_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2978 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3007' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3005 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3480 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3480 [0] = \rst'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1384' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$232_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1383' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$234_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1382' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$237_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1381' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$239_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1380' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$241_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1379' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$245_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3112 [1] = $techmap\uart_u.$logic_and$../uart.v:87$60_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3276 [0] = \rst'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1465' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$206_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1464' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$208_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1463' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$211_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1462' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$213_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1461' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$215_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1460' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$219_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2969 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3112 [3] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3112 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4109 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4109 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4092 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4092 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4071 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4071 [5] = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4071 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4071 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4056' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4052 [2] = $auto$rtlil.cc:1605:ReduceAnd$611'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4055' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4052 [1] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4054' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4052 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4052 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4130 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4118 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4118 [2] = \uart_u.rx_busy'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1546' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$181_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1545' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$183_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1544' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$186_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1543' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$188_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1542' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$190_Y = \uart_u.rx_d2'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1541' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$194_Y = \uart_u.rx_d2'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3314 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3276 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3302 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3302 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3026 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3126 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3126 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3022' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3020 = \rst_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1634' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$117_Y [0] = $techmap\uart_u.$procmux$115_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$119_Y [0] = $techmap\uart_u.$procmux$115_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1635' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$117_Y [1] = $techmap\uart_u.$procmux$115_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1631' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$119_Y [1] = $techmap\uart_u.$procmux$115_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1636' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$117_Y [2] = $techmap\uart_u.$procmux$115_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1632' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$119_Y [2] = $techmap\uart_u.$procmux$115_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1637' (?x?) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$117_Y [3] = $techmap\uart_u.$procmux$115_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1633' (x??) in module `\tx_rx' with constant driver `$techmap\uart_u.$procmux$119_Y [3] = $techmap\uart_u.$procmux$115_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4010' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4007 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4009' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4007 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3990 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3990 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3969 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3969 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3969 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3950 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3950 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3950 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3950 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4028 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4018' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4016 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4016 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3044 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3497 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3497 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3047' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3044 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3518 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3506 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3506 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3053 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3056' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3053 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3905 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3905 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3888 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3888 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3867 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3867 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3869' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3867 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3926 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3914 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3914 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3563' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3561 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [5] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [1] = $techmap\uart_u.$logic_and$../uart.v:103$69_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3561 [2] = $techmap\uart_u.$logic_and$../uart.v:97$65_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3569' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3561 [6] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3582 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3608 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3599 [1] = \uart_u.rx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3599 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3608 [2] = \uart_u.rx_busy'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3622' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3620 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3588' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3582 [4] = $auto$simplemap.cc:256:simplemap_eqne$1884'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2944' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2942 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2953' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2951 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2962' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2960 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4948' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4946 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4964' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4962 [0] = \rst'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4965' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4962 [1] = \uart_u.tx_signal'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4973' (?0) in module `\tx_rx' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4971 [0] = \rst'.

3.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in tx_rx.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$894 (SB_DFF): \uart_u.tx_signal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$854 (SB_DFF): \uart_u.rx_div_counter [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$871 (SB_DFF): \uart_u.tx_div_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$760 (SB_DFF): \rst_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$875 (SB_DFF): \uart_u.tx_div_counter [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$763 (SB_DFF): \rst_cnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$757 (SB_DFFE): \start = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$754 (SB_DFFE): \leds [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$758 (SB_DFF): \rst_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$756 (SB_DFFE): \leds [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$759 (SB_DFFE): \rst_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$761 (SB_DFF): \rst_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$762 (SB_DFF): \rst_cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$752 (SB_DFFE): \leds [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$765 (SB_DFF): \rst_cnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$766 (SB_DFF): \rst_cnt [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$767 (SB_DFF): \rst_cnt [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$768 (SB_DFF): \rst_cnt [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$769 (SB_DFF): \rst_cnt [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$770 (SB_DFF): \rst_cnt [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$771 (SB_DFF): \rst_cnt [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$772 (SB_DFF): \rst_cnt [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$773 (SB_DFF): \rst_cnt [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$890 (SB_DFF): \uart_u.tx_div_counter [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$838 (SB_DFF): \uart_u.rx_div_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$836 (SB_DFF): \uart_u.rx_div_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$751 (SB_DFFE): \leds [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$829 (SB_DFF): \uart_u.rx_div_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$830 (SB_DFF): \uart_u.rx_div_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$831 (SB_DFF): \uart_u.rx_div_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$832 (SB_DFF): \uart_u.rx_div_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$833 (SB_DFF): \uart_u.rx_div_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$834 (SB_DFF): \uart_u.rx_div_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$835 (SB_DFF): \uart_u.rx_div_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$874 (SB_DFF): \uart_u.tx_div_counter [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$873 (SB_DFF): \uart_u.tx_div_counter [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$816 (SB_DFFE): \uart_u.rx_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$817 (SB_DFFE): \uart_u.rx_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$818 (SB_DFFE): \uart_u.rx_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$819 (SB_DFFE): \uart_u.rx_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$820 (SB_DFFE): \uart_u.rx_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$821 (SB_DFFE): \uart_u.rx_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$822 (SB_DFFE): \uart_u.rx_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$823 (SB_DFFE): \uart_u.rx_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$839 (SB_DFF): \uart_u.rx_div_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$840 (SB_DFF): \uart_u.rx_div_counter [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$841 (SB_DFF): \uart_u.rx_div_counter [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$842 (SB_DFF): \uart_u.rx_div_counter [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$843 (SB_DFF): \uart_u.rx_div_counter [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$844 (SB_DFF): \uart_u.rx_div_counter [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$845 (SB_DFF): \uart_u.rx_div_counter [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$846 (SB_DFF): \uart_u.rx_div_counter [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$847 (SB_DFF): \uart_u.rx_div_counter [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$848 (SB_DFF): \uart_u.rx_div_counter [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$849 (SB_DFF): \uart_u.rx_div_counter [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$850 (SB_DFF): \uart_u.rx_div_counter [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$851 (SB_DFF): \uart_u.rx_div_counter [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$852 (SB_DFF): \uart_u.rx_div_counter [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$853 (SB_DFF): \uart_u.rx_div_counter [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$749 (SB_DFFE): \leds [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$855 (SB_DFF): \uart_u.rx_div_counter [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$856 (SB_DFF): \uart_u.rx_div_counter [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$857 (SB_DFF): \uart_u.rx_div_counter [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$858 (SB_DFF): \uart_u.rx_div_counter [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$859 (SB_DFF): \uart_u.rx_div_counter [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$860 (SB_DFF): \uart_u.rx_div_counter [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$861 (SB_DFF): \uart_u.rx_signal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$862 (SB_DFF): \uart_u.tx_div_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$863 (SB_DFF): \uart_u.tx_div_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$864 (SB_DFF): \uart_u.tx_div_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$865 (SB_DFF): \uart_u.tx_div_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$866 (SB_DFF): \uart_u.tx_div_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$867 (SB_DFF): \uart_u.tx_div_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$868 (SB_DFF): \uart_u.tx_div_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$869 (SB_DFF): \uart_u.tx_div_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$870 (SB_DFF): \uart_u.tx_div_counter [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$750 (SB_DFFE): \leds [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$872 (SB_DFF): \uart_u.tx_div_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$837 (SB_DFF): \uart_u.rx_div_counter [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$876 (SB_DFF): \uart_u.tx_div_counter [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$753 (SB_DFFE): \leds [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$755 (SB_DFFE): \leds [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$877 (SB_DFF): \uart_u.tx_div_counter [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$878 (SB_DFF): \uart_u.tx_div_counter [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$879 (SB_DFF): \uart_u.tx_div_counter [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$880 (SB_DFF): \uart_u.tx_div_counter [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$881 (SB_DFF): \uart_u.tx_div_counter [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$882 (SB_DFF): \uart_u.tx_div_counter [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$883 (SB_DFF): \uart_u.tx_div_counter [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$884 (SB_DFF): \uart_u.tx_div_counter [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$885 (SB_DFF): \uart_u.tx_div_counter [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$886 (SB_DFF): \uart_u.tx_div_counter [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$887 (SB_DFF): \uart_u.tx_div_counter [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$888 (SB_DFF): \uart_u.tx_div_counter [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$889 (SB_DFF): \uart_u.tx_div_counter [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$764 (SB_DFF): \rst_cnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$891 (SB_DFF): \uart_u.tx_div_counter [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$892 (SB_DFF): \uart_u.tx_div_counter [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$893 (SB_DFF): \uart_u.tx_div_counter [31] = 0

3.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in tx_rx.
  Merging $auto$simplemap.cc:277:simplemap_mux$1667 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [25], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$854 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1683 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [9], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$871 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1687 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [13], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$875 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$747 (A=\uart_u.rx_data [7], B=1'1, S=\uart_u.rx_empty) into $auto$simplemap.cc:420:simplemap_dff$756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$976 (A=$techmap\uart_u.$procmux$446_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1702 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [28], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$977 (A=$techmap\uart_u.$procmux$446_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1008 (A=\uart_u.rx_d1, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$951 (A=$techmap\uart_u.$procmux$485_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1006 (A=\rx, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$998 (A=$techmap\uart_u.$procmux$429_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$974 (A=$techmap\uart_u.$procmux$446_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$975 (A=$techmap\uart_u.$procmux$446_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$958 (A=$techmap\uart_u.$procmux$461_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$959 (A=$techmap\uart_u.$procmux$461_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$960 (A=$techmap\uart_u.$procmux$461_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$961 (A=$techmap\uart_u.$procmux$461_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1010 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1054 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1135 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1651 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [9], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$838 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1649 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [7], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$836 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1628 (A=$techmap\uart_u.$procmux$115_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1297 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1378 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1629 (A=$techmap\uart_u.$procmux$115_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1621 (A=$techmap\uart_u.$procmux$140_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1642 (A=1'0, B=$techmap\uart_u.$add$../uart.v:172$89_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1643 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$2368, S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1644 (A=1'0, B=$techmap\uart_u.$add$../uart.v:172$89_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1645 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [3], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1646 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [4], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1647 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [5], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1648 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [6], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1686 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [12], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$874 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1685 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [11], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1540 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$895 (A=\uart_u.rx_reg [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$896 (A=\uart_u.rx_reg [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$897 (A=\uart_u.rx_reg [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$898 (A=\uart_u.rx_reg [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$899 (A=\uart_u.rx_reg [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$900 (A=\uart_u.rx_reg [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$901 (A=\uart_u.rx_reg [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$902 (A=\uart_u.rx_reg [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1626 (A=$techmap\uart_u.$procmux$115_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1627 (A=$techmap\uart_u.$procmux$115_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1652 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [10], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$839 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1653 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [11], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1654 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [12], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1655 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [13], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1656 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [14], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1657 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [15], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1658 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [16], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1659 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [17], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1660 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [18], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$847 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1661 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [19], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$848 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1662 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [20], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$849 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1663 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [21], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$850 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1664 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [22], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$851 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1665 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [23], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$852 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1666 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [24], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$853 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$740 (A=\uart_u.rx_data [0], B=1'1, S=\uart_u.rx_empty) into $auto$simplemap.cc:420:simplemap_dff$749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1668 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [26], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$855 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1669 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [27], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1670 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [28], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$857 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1671 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [29], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$858 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1672 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [30], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$859 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1673 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [31], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$860 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1674 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [0], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$862 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1675 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [1], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$863 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1676 (A=1'0, B=$techmap\uart_u.$add$../uart.v:184$92_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$864 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1677 (A=1'0, B=$techmap\uart_u.$add$../uart.v:184$92_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$865 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1678 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [4], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$866 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1679 (A=1'0, B=$techmap\uart_u.$add$../uart.v:184$92_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1680 (A=1'0, B=$techmap\uart_u.$add$../uart.v:184$92_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1681 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [7], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$869 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1682 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [8], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$870 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1684 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [10], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$872 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1459 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1650 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1780 [8], S=$auto$simplemap.cc:256:simplemap_eqne$1814) into $auto$simplemap.cc:420:simplemap_dff$837 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1216 (A=\uart_u.rx_d2, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1688 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [14], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$876 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1689 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [15], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$877 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1690 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [16], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$878 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1691 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [17], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1692 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [18], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$880 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1693 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [19], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$881 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1694 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [20], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1695 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [21], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1696 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [22], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1697 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [23], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1698 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [24], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1699 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [25], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1700 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [26], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1701 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [27], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1703 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [29], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1704 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [30], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1705 (A=1'0, B=$auto$simplemap.cc:250:simplemap_eqne$1706 [31], S=$auto$simplemap.cc:256:simplemap_eqne$1740) into $auto$simplemap.cc:420:simplemap_dff$893 (SB_DFF).

3.22. Executing ICE40_OPT pass (performing simple optimizations).

3.22.1. Running ICE40 specific optimizations.

3.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$957' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1005' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1006' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1008' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1621' in module `tx_rx' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1640' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1641' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1642' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1643' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1644' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1645' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1646' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1647' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1648' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1649' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1650' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1651' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1652' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1653' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1654' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1655' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1656' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1657' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1658' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1659' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1660' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1661' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1662' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1663' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1664' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1665' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1666' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1667' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1668' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1669' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1670' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1671' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1672' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1673' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1674' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1675' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1676' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1677' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1678' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1679' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1680' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1681' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1682' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1683' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1684' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1685' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1686' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1687' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1688' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1689' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1690' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1691' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1692' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1693' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1694' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1695' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1696' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1697' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1698' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1699' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1700' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1701' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1702' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1703' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1704' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1705' in module `tx_rx' with and-gate.

3.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5243' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5244 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5243' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5241' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5242 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5241' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5239' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5240 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5239' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5237' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5238 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5237' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5235' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5236 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5235' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5233' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5234 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5233' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5231' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5232 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5231' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5229' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5230 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5229' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5227' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5228 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5227' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5225' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5226 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5225' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5223' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5224 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5223' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5221' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5222 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5221' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5219' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5220 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5219' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5217' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5218 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5217' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5215' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5216 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5215' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5213' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5214 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5213' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5209' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5210 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5209' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5207' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5208 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5207' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5205' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5206 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5205' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5203' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5204 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5203' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5201' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5202 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5201' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5199' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5200 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5199' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5197' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5198 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5197' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5195' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5196 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5195' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5193' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5194 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5193' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5191' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5192 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5191' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5189' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5190 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5189' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5187' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5188 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5187' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5185' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5186 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5185' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5183' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5184 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5183' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5181' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5182 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5181' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5179' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5180 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5179' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5177' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5178 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5177' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5175' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5176 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5175' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5173' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5174 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5173' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5171' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5172 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5171' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5169' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5170 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5169' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5167' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5168 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5167' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5165' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5166 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5165' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5163' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5164 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5163' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5161' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5162 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5161' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5159' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5160 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5159' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5157' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5158 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5157' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5155' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5156 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5155' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5153' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5154 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5153' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5151' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5152 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5151' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5149' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5150 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5149' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5147' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5148 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5147' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5145' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5146 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5145' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5143' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5144 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5143' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5141' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5142 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5141' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5139' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5140 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5139' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5137' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5138 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5137' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5135' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5136 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5135' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5133' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5134 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5133' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5131' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5132 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5131' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5129' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5130 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5129' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5127' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5128 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5127' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5125' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5126 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5125' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5123' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5124 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5123' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5121' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5122 = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5121' from module `\tx_rx'.
  Cell `$auto$ice40_ffssr.cc:106:execute$5119' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$5120 = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$5119' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4092 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4296 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4301' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4296 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4299' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4077' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4071 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4076' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4071 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4643' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4640 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4643' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4296 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4300' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4062' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4061 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4062' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4058' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4052 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4057' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4052 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4032' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4028 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4031' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4028 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4388' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4387 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4388' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4033' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4028 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4019' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4016 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4217' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4209 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4217' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4023' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4022 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4023' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4236' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4232 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4236' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4013' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4005 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4013' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3995' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3990 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3994' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3990 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3993' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3990 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4235' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4232 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3975' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3969 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3974' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3969 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4237' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4232 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4237' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3950 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3950 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4223' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4220 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4223' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4368' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4367 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4368' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4227' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4226 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4227' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3930' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3926 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3929' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3926 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4382' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4377 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4382' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3931' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3926 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3931' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3935' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3933 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3935' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3917' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3914 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3921' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3920 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3921' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3911' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3903 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3911' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3893' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3888 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3892' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3888 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3888 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4184' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4183 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4184' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3873' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3867 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3872' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3867 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4377 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4383' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3870' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3867 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4179' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4173 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4179' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3858' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3857 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3858' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3854' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3848 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3853' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3848 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4173 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4177' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4173 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4177' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4381' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4377 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4381' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3824 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3824 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4847' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4844 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4847' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3829' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3824 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3833' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3831 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3833' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3815' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3812 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3819' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3818 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3819' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4286' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4285 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4286' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3809' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3801 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3809' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3786 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3790' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3786 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3789' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3786 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4130 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3771' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3765 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3771' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3770' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3765 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3768' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3765 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3768' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3756' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3755 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3756' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3752' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3746 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3752' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3746 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4134' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4130 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4950' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4923'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4946 [2] = $auto$simplemap.cc:250:simplemap_eqne$4919 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4950' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3726' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3722 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3726' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3725' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3722 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3725' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4789' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4785 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4789' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3727' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3722 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3727' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3731' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3729 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3731' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3713' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3710 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4669' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4664 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4669' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4745' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4742 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4745' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3717' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3716 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3717' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4683 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4687' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4688' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4683 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4688' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3707' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3699 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3707' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3684 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3688' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3684 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3684 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3687' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3669' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3663 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3668' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3663 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3666' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3663 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4796' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4795 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4796' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3654' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3653 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3654' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3650' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3644 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3650' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3649' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3644 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3649' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4747' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4742 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4747' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4785 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4791' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4790' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4785 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4790' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3624' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3620 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3623' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3620 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3623' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3625' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3620 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3625' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3629' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3627 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3629' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3611' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3608 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3615' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3614 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3615' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3597 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3605' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3582 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3587' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3586' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3582 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3585' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3582 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3567' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3561 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3567' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3566' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3561 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3566' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4975' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4923'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4971 [2] = $auto$simplemap.cc:250:simplemap_eqne$4919 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4975' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3564' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3561 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3564' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3552' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3551 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3552' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3542 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3542 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4160' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4154 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4154 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4164' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4163 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4164' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3522' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3518 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3522' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3521' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3518 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4198' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4194 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4198' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3518 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3527' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3525 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3527' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3509' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3506 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4197' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4194 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4197' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3513' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3512 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3513' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4203' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4101'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4202 [0] = $auto$simplemap.cc:127:simplemap_reduce$4100 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4203' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3503' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3495 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3503' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3485' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3480 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3484' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3480 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3483' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3480 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3459 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3464' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3459 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4852' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4851 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4852' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3459 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3450' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3449 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3450' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3446' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3440 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3440 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4421' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4413 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4421' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3420' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3416 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3419' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3416 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3419' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4484' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4479 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4484' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3421' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3416 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3421' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3425' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3423 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3425' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3407' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3404 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3407' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4485' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4479 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4485' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3411' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3410 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3411' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3401' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3393 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3401' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3378 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3382' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3378 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3381' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3378 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3363' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3357 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3362' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3357 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3360' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3357 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4492' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4489 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4492' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3348' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3347 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3348' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3344' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3338 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3343' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3338 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4490' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4489 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4490' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3318' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3314 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3317' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3314 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3319' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3314 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3323' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3321 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3323' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3302 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4262' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4256 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3309' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3308 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3309' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3299' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3291 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3299' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3276 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3276 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3279' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3276 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4339' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4334 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4339' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4266' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4265 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4266' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3261' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3255 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3261' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3260' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3255 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4848' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4844 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4848' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3972'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3255 [1] = $auto$simplemap.cc:250:simplemap_eqne$3969 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3246' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3960'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3245 [0] = $auto$simplemap.cc:127:simplemap_reduce$3959 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3246' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3242' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3236 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3241' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3236 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4772' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4766 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4772' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4771' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4766 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4771' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4670' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4664 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4670' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4778' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4268'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4775 [2] = $auto$simplemap.cc:127:simplemap_reduce$4265 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4778' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3229' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3221 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3229' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3213' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3209 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4949'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4877 [1] = $auto$simplemap.cc:250:simplemap_eqne$4946 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4880' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4829' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4821 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4829' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4730 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4733' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3202' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3194 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3202' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3190' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3217'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3189 [0] = $auto$simplemap.cc:127:simplemap_reduce$3216 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3190' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3182 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3218'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3189 [1] = $auto$simplemap.cc:127:simplemap_reduce$3216 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3191' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3166' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3162 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3166' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3165' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3162 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3165' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4776' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4775 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4776' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4922' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4949'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4919 [1] = $auto$simplemap.cc:250:simplemap_eqne$4946 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4922' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3159' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3151 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3159' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3147' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3217'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3146 [0] = $auto$simplemap.cc:127:simplemap_reduce$3216 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3147' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3143' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3139 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4943' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4968'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4935 = $auto$dff2dffe.cc:158:make_patterns_logic$4960
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4943' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3148' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3218'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3146 [1] = $auto$simplemap.cc:127:simplemap_reduce$3216 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3148' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3132' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3124 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3132' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3120' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3217'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3119 [0] = $auto$simplemap.cc:127:simplemap_reduce$3216 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3120' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3116' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3112 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4319' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4311 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4319' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4460 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4466' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3121' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3218'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3119 [1] = $auto$simplemap.cc:127:simplemap_reduce$3216 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3121' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4746' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4742 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4746' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3109' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3101 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3109' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4849' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4844 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4849' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4737' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4736 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4737' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3100' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3092 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3100' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4810' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4806 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4806 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3079 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3087' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3072' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3071 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3072' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3067' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3062 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3067' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3066' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3062 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3059' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3051 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3059' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4199' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4194 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4199' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3050' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3042 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3050' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4923'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4877 [2] = $auto$simplemap.cc:250:simplemap_eqne$4919 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4881' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3041' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3033 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3041' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4483' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4479 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4483' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4261' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4256 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3032' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3024 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3032' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2999' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2996 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2999' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3002' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2994 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3002' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2990' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2987 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2993' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2985 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2993' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2981' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2978 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2981' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2984' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2976 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2984' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4460 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4465' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2969 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2975' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2967 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2975' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2963' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2960 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2963' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2966' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2958 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2966' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4138' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4137 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4138' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2954' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2951 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2957' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2949 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2957' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2945' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2942 [1] = $auto$simplemap.cc:250:simplemap_eqne$3005 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2945' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2948' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3011'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2940 = $auto$dff2dffe.cc:158:make_patterns_logic$3003
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2948' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$1779' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5245'.
    Redirecting output \Y: $techmap\uart_u.$0\tx_signal[0:0] = $auto$rtlil.cc:1733:NotGate$5246
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$1779' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$1853' is identical to cell `$auto$ice40_ffssr.cc:106:execute$5211'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_signal[0:0] = $auto$rtlil.cc:1733:NotGate$5212
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$1853' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4515 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4523' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4503' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4500 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4503' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4504' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4500 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4504' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4505' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4500 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4505' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4509' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4101'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4508 [0] = $auto$simplemap.cc:127:simplemap_reduce$4100 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4509' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1054' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [1] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1054' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4470' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4469 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4470' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4777'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4469 [1] = $auto$simplemap.cc:127:simplemap_reduce$4775 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4471' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4472' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4268'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4469 [2] = $auto$simplemap.cc:127:simplemap_reduce$4265 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4472' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4495' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4393'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4493 [1] = $auto$simplemap.cc:127:simplemap_reduce$4391 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4495' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4648' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4647 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4648' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4644' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4640 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4644' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1135' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [2] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1135' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4427' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4424 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4441' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4436 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4439' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4436 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4439' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1216' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [3] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1216' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4874' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4968'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4866 = $auto$dff2dffe.cc:158:make_patterns_logic$4960
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4874' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4401' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4398 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4401' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4402' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4398 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4402' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4403' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4398 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4403' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1297' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [4] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4135' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4130 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4974' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4949'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4971 [1] = $auto$simplemap.cc:250:simplemap_eqne$4946 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4974' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4363' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4358 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4363' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4364' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4358 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4364' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1378' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [5] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1378' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4337' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4334 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4337' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4334 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4338' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4342' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4341 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4342' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1459' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [6] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1459' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4440' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4436 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4440' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4325' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4322 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4325' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4343' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4341 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4343' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1540' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
    Redirecting output \Y: $techmap\uart_u.$0\rx_reg[7:0] [7] = $techmap\uart_u.$0\rx_reg[7:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1540' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4279' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4240' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4239 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4240' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4444' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4443 [0] = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4444' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4683 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4689' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4676' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4268'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4673 [2] = $auto$simplemap.cc:127:simplemap_reduce$4265 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4676' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4694' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4693 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4694' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4696' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4693 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4696' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4835' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4832 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4835' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4853' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4851 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4853' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4699' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4393'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4697 [1] = $auto$simplemap.cc:127:simplemap_reduce$4391 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4699' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4727' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4719 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4727' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4592' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4592' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4572' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4571 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4572' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4905' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4949'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4902 [1] = $auto$simplemap.cc:250:simplemap_eqne$4946 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4675' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4777'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4673 [1] = $auto$simplemap.cc:127:simplemap_reduce$4775 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4675' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4625' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4115'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4617 = $auto$dff2dffe.cc:158:make_patterns_logic$4107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4625' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4602 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4605' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4585' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4075'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4581 [2] = $auto$simplemap.cc:250:simplemap_eqne$4071 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4585' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4899' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4968'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4891 = $auto$dff2dffe.cc:158:make_patterns_logic$4960
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4899' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4704 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4707' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4674' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4082'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4673 [0] = $auto$simplemap.cc:127:simplemap_reduce$4081 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4674' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4606' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4602 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4606' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4586' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4581 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4586' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4708' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4704 [2] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4708' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4884' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4953'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4883 = $auto$simplemap.cc:127:simplemap_reduce$4952
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4884' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4607' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4602 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4607' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4581 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4587' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4567' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4562 [3] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4567' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4709' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4704 [3] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4926' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4953'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4925 = $auto$simplemap.cc:127:simplemap_reduce$4952
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4926' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4568' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4562 [4] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4568' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4097'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4538 [2] = $auto$simplemap.cc:250:simplemap_eqne$4092 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4542' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4649' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4647 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4649' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4529' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4526 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4529' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4538 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4541' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4645'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4538 [3] = $auto$simplemap.cc:250:simplemap_eqne$4640 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4543' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4121'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4628 [1] = $auto$simplemap.cc:250:simplemap_eqne$4118 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4631' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4533' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4532 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4533' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4809' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4095'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4806 [1] = $auto$simplemap.cc:250:simplemap_eqne$4092 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4839' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4125'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4838 = $auto$simplemap.cc:127:simplemap_reduce$4124
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4839' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3469 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3471' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3470' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3469 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3470' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4713' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4712 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4713' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3451' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3449 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3451' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3860' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3857 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3860' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4407' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4406 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4407' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4408' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4406 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4408' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3859' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3857 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3859' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4036' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4035 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4036' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4039' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4026 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4039' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4102' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4100 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4102' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4101' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4100 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4101' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4855' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4842 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4855' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4431' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4430 = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4431' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3862' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3861 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3862' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3388' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3386 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3388' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3387' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3386 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3387' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4816' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4814 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4816' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3390' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3389 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3390' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3369' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3367 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3369' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3368' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3367 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3368' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3832' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3831 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3832' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3835' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3822 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3835' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3350' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3347 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3350' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3349' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3347 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3349' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4025' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4014 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4025' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3352' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3351 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3352' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3322' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3321 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3322' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3325' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3312 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3325' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4389' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4387 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4389' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3810 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3821' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3311' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3300 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3311' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4268' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4265 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4268' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3286' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3284 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3286' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3285' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3284 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3285' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3796' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3794 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3796' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3795' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3794 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3795' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3287 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3288' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3267' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3265 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3267' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3266' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3265 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3266' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4000' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3998 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4000' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3999' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3998 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3999' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4815' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4814 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4815' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3248' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3245 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3248' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3247' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3245 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3247' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3798' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3797 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3798' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3775 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3777' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3776' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3775 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3776' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3250' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3249 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3250' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4104' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4103 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4104' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4084' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4081 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4084' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4751' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4749 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4751' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3193' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3220'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3180 = $auto$dff2dffe.cc:158:make_patterns_logic$3207
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3193' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3755 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3758' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4780' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4678'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4779 = $auto$simplemap.cc:127:simplemap_reduce$4677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4780' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4739' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4728 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4739' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3757' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3755 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3757' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3170' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3169 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3170' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4083' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4081 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4083' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4369' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4367 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4369' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4775 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4777' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4002' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4001 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4002' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4928' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4955'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4917 = $auto$dff2dffe.cc:158:make_patterns_logic$4944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4928' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3150' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3220'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3137 = $auto$dff2dffe.cc:158:make_patterns_logic$3207
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3150' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4953' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4978'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4952 = $auto$simplemap.cc:127:simplemap_reduce$4977
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4953' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4750' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4749 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4750' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3760' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3759 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3760' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3123' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3220'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3110 = $auto$dff2dffe.cc:158:make_patterns_logic$3207
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3123' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3730' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3729 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3730' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3733' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3720 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3733' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3981' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3979 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3981' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3980' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3979 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3980' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3719' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3708 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3719' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3073' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3071 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3073' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4241' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4239 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4241' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4229' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4218 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4229' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4139' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4137 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4139' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4204' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4202 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4204' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3962' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3959 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3962' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3694' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3692 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3694' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4753' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4740 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4753' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3693' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3692 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3693' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3961' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3959 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3961' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4818' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4817 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4818' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4392' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4391 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4392' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3696' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3695 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3696' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3675' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3673 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3675' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3674' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3673 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3674' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4141' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4128 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4141' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4127' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4116 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4127' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4797' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4795 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4797' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4798' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4795 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4798' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3656' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3653 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3656' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3655' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3653 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3655' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3964' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3963 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3964' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4510' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4508 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4510' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3658' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3657 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3658' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4443 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4445' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3628' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3627 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3628' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3618 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3631' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4410' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4409 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4410' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3934' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3933 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3934' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3937' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3924 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3937' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3617' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3413'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3606 = $auto$dff2dffe.cc:158:make_patterns_logic$3402
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3617' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4980' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4886'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4969 = $auto$dff2dffe.cc:158:make_patterns_logic$4875
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4980' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4370' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4367 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4370' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4345' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4332 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4345' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4064' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4061 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4064' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3592' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3590 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3592' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4329' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4328 = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4329' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3591' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3590 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3591' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4447' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4434 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4447' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4331' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4320 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4331' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4063' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4061 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4063' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4125' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4124 = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4125' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4474' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4473 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4474' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3923' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3912 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3923' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4393' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4087'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4391 [1] = $auto$simplemap.cc:127:simplemap_reduce$4085 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4393' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4270' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4269 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4270' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3594' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3593 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3594' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3573' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3571 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3573' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3572' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3878'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3571 [0] = $auto$simplemap.cc:127:simplemap_reduce$3877 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3572' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4695' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4693 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4695' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4830 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4841' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4611' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4610 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4611' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4714' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4712 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4714' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4610 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4612' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4166' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4163 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4166' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4305' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4304 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4305' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4911' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4978'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4910 [0] = $auto$simplemap.cc:127:simplemap_reduce$4977
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4911' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4165' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4163 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4165' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3554' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3551 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3554' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3553' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3879'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3551 [1] = $auto$simplemap.cc:127:simplemap_reduce$3877 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3553' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4593' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4593' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4186' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4183 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4186' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4573' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4571 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4573' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4306' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4304 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4306' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4594' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4594' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3898' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3490'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3896 [1] = $auto$simplemap.cc:127:simplemap_reduce$3488 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3898' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4574' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3452'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4571 [2] = $auto$simplemap.cc:127:simplemap_reduce$3449 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4574' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3897' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3489'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3896 [0] = $auto$simplemap.cc:127:simplemap_reduce$3488 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3897' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3556' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3454'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3555 = $auto$simplemap.cc:127:simplemap_reduce$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3556' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4595 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4596' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4597' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4087'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4595 [1] = $auto$simplemap.cc:127:simplemap_reduce$4085 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4597' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4635' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4634 = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4635' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4614' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4613 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4614' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4576' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4575 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4576' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4546' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4545 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4546' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3526' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3424'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3525 [0] = $auto$simplemap.cc:127:simplemap_reduce$3423 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3526' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3529' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3516 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3529' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4547' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4545 [1] = $auto$simplemap.cc:127:simplemap_reduce$4035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4547' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4308' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4307 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4308' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4549' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3427'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4536 = $auto$dff2dffe.cc:158:make_patterns_logic$3414
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4549' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4285 [2] = $auto$simplemap.cc:127:simplemap_reduce$4387 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4288' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4524 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4535' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4637' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4626 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4637' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4185' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4183 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4185' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4287' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4491'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4285 [1] = $auto$simplemap.cc:127:simplemap_reduce$4489 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4287' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4657' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4453'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4654 [2] = $auto$simplemap.cc:127:simplemap_reduce$4450 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4657' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3515' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3504 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3515' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4698' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4697 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4698' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3900' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3899 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3900' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4984' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4890'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4981 = $auto$dff2dffe.cc:175:make_patterns_logic$4887
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4984' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4351' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4861'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4348 [2] = $auto$simplemap.cc:127:simplemap_reduce$4858 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4351' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3984' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3983 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3984' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3882' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3881 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3882' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3136' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3177'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3133 = $auto$simplemap.cc:127:simplemap_reduce$3176
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3136' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3739' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3736 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3739' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3372' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3371 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3372' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4759' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4756 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4759' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4206' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4205 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4206' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4045' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4042 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4045' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4512' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4511 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4512' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3698' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3682 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3698' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3966' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3948 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3966' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4106' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4090 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4106' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3354' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3336 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3354' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4800' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4799 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4800' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3678' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3677 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3678' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4497' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4395'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4477 = $auto$dff2dffe.cc:158:make_patterns_logic$4375
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4497' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3331' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3328 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3331' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4374' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4356 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4374' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3660' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3642 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3660' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4514' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4498 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4514' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3637' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3634 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3637' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4208' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4192 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4208' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3456' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3438 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3456' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4291'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4085 [1] = $auto$simplemap.cc:127:simplemap_reduce$4289 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4087' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4168' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4167 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4168' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4272' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4254 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4272' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4310' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4294 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4310' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3580 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3596' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4412' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4396 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4412' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3290' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3274 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3290' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4243' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4230 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4243' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4453' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4861'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4450 [2] = $auto$simplemap.cc:127:simplemap_reduce$4858 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4453' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3800' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3784 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3800' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4249' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4147'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4246 [2] = $auto$simplemap.cc:127:simplemap_reduce$4144 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4249' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3576' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3575 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3576' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4248' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4146'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4246 [1] = $auto$simplemap.cc:127:simplemap_reduce$4144 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4248' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3270' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3269 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3270' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4716' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4715 = $auto$simplemap.cc:127:simplemap_reduce$3491
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4716' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4599' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4701'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4579 = $auto$dff2dffe.cc:158:make_patterns_logic$4681
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4599' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4578' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4560 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4578' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4189' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4291'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4187 [1] = $auto$simplemap.cc:127:simplemap_reduce$4289 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4189' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3433' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3430 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3433' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3432' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4146'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3430 [1] = $auto$simplemap.cc:127:simplemap_reduce$4144 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3432' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4004' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3988 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4004' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4820' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4804 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4820' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3558' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3540 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3558' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4554' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4146'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4552 [1] = $auto$simplemap.cc:127:simplemap_reduce$4144 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4554' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4188' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4187 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4188' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3427' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4651'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3414 = $auto$dff2dffe.cc:158:make_patterns_logic$4638
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3427' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4170' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4152 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4170' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3252' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3234 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3252' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3780' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3474'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3779 [0] = $auto$simplemap.cc:127:simplemap_reduce$3473 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3780' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4555' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4861'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4552 [2] = $auto$simplemap.cc:127:simplemap_reduce$4858 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4555' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4782' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4680'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4764 = $auto$dff2dffe.cc:158:make_patterns_logic$4662
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4782' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3902' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3886 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3902' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3864' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3762'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3846 = $auto$dff2dffe.cc:158:make_patterns_logic$3744
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3864' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4861'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3532 [2] = $auto$simplemap.cc:127:simplemap_reduce$4858 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3535' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3494' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3478 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3494' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4616' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4600 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4616' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3233' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3177'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3230 = $auto$simplemap.cc:127:simplemap_reduce$3176
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3233' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4801' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4291'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4799 [1] = $auto$simplemap.cc:127:simplemap_reduce$4289 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4801' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4086' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4085 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4086' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4955' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4886'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4944 = $auto$dff2dffe.cc:158:make_patterns_logic$4875
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4955' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4290' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4289 [0] = $auto$simplemap.cc:127:simplemap_reduce$4493 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4290' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4678' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4677 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4678' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3206' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3177'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3203 = $auto$simplemap.cc:127:simplemap_reduce$3176
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3206' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3413' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3402 = $auto$dff2dffe.cc:158:make_patterns_logic$4422
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3413' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4656' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4146'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4654 [1] = $auto$simplemap.cc:127:simplemap_reduce$4144 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4656' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4959' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4890'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4956 = $auto$dff2dffe.cc:175:make_patterns_logic$4887
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4959' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4066' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4372'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4065 = $auto$simplemap.cc:127:simplemap_reduce$4371
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4066' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4718' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3392'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4702 = $auto$dff2dffe.cc:158:make_patterns_logic$3376
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4718' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4861' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4858 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4861' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3330' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3328 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3330' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3943' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3940 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3943' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3942' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3940 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3942' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4803' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4293'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4783 = $auto$dff2dffe.cc:158:make_patterns_logic$4273
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4803' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3636' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3634 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3636' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4293'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4171 = $auto$dff2dffe.cc:158:make_patterns_logic$4273
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4191' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4146' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4144 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4146' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4350' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4348 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4350' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4147' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3841'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4144 [2] = $auto$simplemap.cc:127:simplemap_reduce$3838 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4147' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4450 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4452' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4293'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4375 = $auto$dff2dffe.cc:158:make_patterns_logic$4273
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4395' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3738' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3736 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3738' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4247' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4349'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4246 [0] = $auto$simplemap.cc:127:simplemap_reduce$4348 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4247' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4701' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4293'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4681 = $auto$dff2dffe.cc:158:make_patterns_logic$4273
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4701' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4050 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4068' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4089' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4293'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4069 = $auto$dff2dffe.cc:158:make_patterns_logic$4273
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4089' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4860' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4858 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4860' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4553' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4349'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4552 [0] = $auto$simplemap.cc:127:simplemap_reduce$4348 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4553' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4756 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4758' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4680' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4476'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$4662 = $auto$dff2dffe.cc:158:make_patterns_logic$4458
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4680' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4859' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4349'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4858 [0] = $auto$simplemap.cc:127:simplemap_reduce$4348 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4859' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4557' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4251'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4556 = $auto$simplemap.cc:127:simplemap_reduce$4250
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4557' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3534' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3532 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3534' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4044' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3840'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4042 [1] = $auto$simplemap.cc:127:simplemap_reduce$3838 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4044' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4353' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4251'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4352 = $auto$simplemap.cc:127:simplemap_reduce$4250
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4353' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4451' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4450 [0] = $auto$simplemap.cc:127:simplemap_reduce$4654 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4451' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4349' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4348 [0] = $auto$simplemap.cc:127:simplemap_reduce$4654 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4349' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4455' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4659'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4454 = $auto$simplemap.cc:127:simplemap_reduce$4658
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4455' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4145' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4144 [0] = $auto$simplemap.cc:127:simplemap_reduce$4654 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4145' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4251' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4659'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4250 = $auto$simplemap.cc:127:simplemap_reduce$4658
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4251' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4559' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4253'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4550 = $auto$dff2dffe.cc:175:make_patterns_logic$4244
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4559' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4661' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4253'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4652 = $auto$dff2dffe.cc:175:make_patterns_logic$4244
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4661' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4757' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4756 [0] = $auto$simplemap.cc:127:simplemap_reduce$4654 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4757' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4253'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4448 = $auto$dff2dffe.cc:175:make_patterns_logic$4244
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4457' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4863' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4659'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4862 = $auto$simplemap.cc:127:simplemap_reduce$4658
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4863' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4149' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4659'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4148 = $auto$simplemap.cc:127:simplemap_reduce$4658
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4149' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4253' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4355'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4244 = $auto$dff2dffe.cc:175:make_patterns_logic$4346
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4253' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4151' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4355'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4142 = $auto$dff2dffe.cc:175:make_patterns_logic$4346
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4151' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4761' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4659'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4760 = $auto$simplemap.cc:127:simplemap_reduce$4658
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4761' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4355' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4865'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4346 = $auto$dff2dffe.cc:175:make_patterns_logic$4856
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4355' from module `\tx_rx'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4763' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4865'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$4754 = $auto$dff2dffe.cc:175:make_patterns_logic$4856
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$4763' from module `\tx_rx'.
Removed a total of 662 cells.

3.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$747'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$895'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$740'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$896'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$897'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$898'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$899'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$900'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$901'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$902'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$951'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$958'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$959'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$960'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$961'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$974'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$975'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$976'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$977'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$998'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$1006'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$1008'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1010'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$1621'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1626'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1627'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1628'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1629'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1642'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1643'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1644'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1645'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1646'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1647'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1648'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1649'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1650'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1651'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1652'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1653'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1654'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1655'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1656'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1657'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1658'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1659'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1660'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1661'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1662'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1663'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1664'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1666'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1667'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1668'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1669'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1670'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1671'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1672'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1673'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1674'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1675'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1691'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1692'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1693'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1694'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1695'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1696'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1697'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1698'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1699'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1700'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1701'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1702'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1703'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1704'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1705'.

3.22.6. Rerunning OPT passes. (Removed registers in this run.)

3.22.7. Running ICE40 specific optimizations.

3.22.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$967' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$968' in module `tx_rx' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$969' in module `tx_rx' with and-gate.

3.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tx_rx'.
Removed a total of 0 cells.

3.22.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tx_rx..

3.22.12. Finished OPT passes. (There is nothing left to do.)

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

3.24. Executing ABC pass (technology mapping using ABC).

3.24.1. Extracting gate netlist of module `\tx_rx' to `<abc-temp-dir>/input.blif'..
Extracted 344 gates and 471 wires to a netlist network with 125 inputs and 48 outputs.

3.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      188
ABC RESULTS:        internal signals:      298
ABC RESULTS:           input signals:      125
ABC RESULTS:          output signals:       48
Removing temp directory.
Removed 0 unused cells and 279 unused wires.

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

3.25.3. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5311 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

3.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000010001000'.

3.25.5. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5312 using $paramod\$lut\WIDTH=4\LUT=16'1111000010001000.

3.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

3.25.7. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5260 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

3.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

3.25.9. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5254 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

3.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

3.25.11. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5253 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5255 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

3.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

3.25.13. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5252 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5258 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5259 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5257 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

3.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

3.25.15. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5256 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5261 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5262 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5251 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

3.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00111010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00111010'.

3.25.17. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5316 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5265 using $paramod\$lut\WIDTH=2\LUT=4'0110.

3.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

3.25.19. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5267 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5266 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5264 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5270 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5269 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5271 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5272 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5268 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5273 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5274 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5263 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

3.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

3.25.21. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5275 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5276 using $paramod\$lut\WIDTH=2\LUT=4'1011.

3.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

3.25.23. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5277 using $paramod\$lut\WIDTH=2\LUT=4'1110.

3.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

3.25.25. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5280 using $paramod\$lut\WIDTH=2\LUT=4'0001.

3.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

3.25.27. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5282 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

3.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

3.25.29. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5281 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

3.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000000000000'.

3.25.31. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5279 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.

3.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110110000'.

3.25.33. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5278 using $paramod\$lut\WIDTH=4\LUT=16'1111111110110000.

3.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

3.25.35. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5284 using $paramod\$lut\WIDTH=2\LUT=4'0100.

3.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110100'.

3.25.37. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5283 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5286 using $paramod\$lut\WIDTH=2\LUT=4'0100.

3.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111100010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111100010000'.

3.25.39. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5285 using $paramod\$lut\WIDTH=4\LUT=16'1111111100010000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5289 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.

3.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001010000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001010000000000'.

3.25.41. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5288 using $paramod\$lut\WIDTH=4\LUT=16'0001010000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5290 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

3.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110000000'.

3.25.43. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5287 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.

3.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110000000000000'.

3.25.45. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5292 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5291 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.

3.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000100000000'.

3.25.47. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5294 using $paramod\$lut\WIDTH=4\LUT=16'0100000100000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5293 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.

3.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001000000000000'.

3.25.49. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5296 using $paramod\$lut\WIDTH=4\LUT=16'1001000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5295 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5299 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5298 using $paramod\$lut\WIDTH=4\LUT=16'0001010000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5297 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5301 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5300 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5303 using $paramod\$lut\WIDTH=4\LUT=16'0100000100000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5302 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5305 using $paramod\$lut\WIDTH=4\LUT=16'1001000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5304 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5308 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5307 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

3.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11111000'.

3.25.51. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5306 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5309 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

3.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111000000000'.

3.25.53. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5310 using $paramod\$lut\WIDTH=4\LUT=16'1111111000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5320 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5314 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5315 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5313 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5324 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5318 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5319 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5317 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5329 using $paramod\$lut\WIDTH=3\LUT=8'00111010.

3.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100010001000'.

3.25.55. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5328 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.

3.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

3.25.57. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5323 using $paramod\$lut\WIDTH=2\LUT=4'1000.

3.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100010000001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100010000001111'.

3.25.59. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5322 using $paramod\$lut\WIDTH=4\LUT=16'0100010000001111.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5321 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5332 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5326 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5327 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5325 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5336 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

3.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10101100'.

3.25.61. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5330 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5331 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.

3.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

3.25.63. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5340 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5335 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5338 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5337 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5334 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

3.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000111011101110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000111011101110'.

3.25.65. Continuing TECHMAP pass.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5333 using $paramod\$lut\WIDTH=4\LUT=16'0000111011101110.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5344 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5339 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5342 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5343 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping tx_rx.$abc$5250$auto$blifparse.cc:435:parse_blif$5341 using $paramod\$lut\WIDTH=1\LUT=2'01.
No more expansions possible.
Removed 0 unused cells and 188 unused wires.

3.26. Executing HIERARCHY pass (managing design hierarchy).

3.26.1. Analyzing design hierarchy..
Top module:  \tx_rx

3.26.2. Analyzing design hierarchy..
Top module:  \tx_rx
Removed 0 unused modules.

3.27. Printing statistics.

=== tx_rx ===

   Number of wires:                205
   Number of wire bits:            478
   Number of public wires:          30
   Number of public wire bits:     158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                398
     SB_CARRY                       89
     SB_DFF                         17
     SB_DFFE                         8
     SB_DFFESR                      29
     SB_DFFESS                       4
     SB_DFFSR                       64
     SB_DFFSS                        2
     SB_LUT4                       184
     SB_PLL40_CORE                   1

3.28. Executing CHECK pass (checking for obvious problems).
checking module tx_rx..
found and reported 0 problems.

3.29. Executing BLIF backend.

End of script. Logfile hash: 795ce4ac14
CPU: user 1.39s system 0.04s, MEM: 43.97 MB total, 14.26 MB resident
Yosys 0.7+161 (git sha1 58ee8e3, clang 3.4-1ubuntu3 -fPIC -Os)
Time spent: 20% 18x opt_expr (0 sec), 18% 16x opt_merge (0 sec), ...
arachne-pnr -d 8k -P ct256 -p tx_rx.pcf tx_rx.blif -o tx_rx.asc
icepack tx_rx.asc tx_rx.bin
