static u8 i915_read_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nI915_WRITE8(index_port, reg);\r\nreturn I915_READ8(data_port);\r\n}\r\nstatic u8 i915_read_ar(struct drm_device *dev, u16 st01, u8 reg, u16 palette_enable)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nI915_READ8(st01);\r\nI915_WRITE8(VGA_AR_INDEX, palette_enable | reg);\r\nreturn I915_READ8(VGA_AR_DATA_READ);\r\n}\r\nstatic void i915_write_ar(struct drm_device *dev, u16 st01, u8 reg, u8 val, u16 palette_enable)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nI915_READ8(st01);\r\nI915_WRITE8(VGA_AR_INDEX, palette_enable | reg);\r\nI915_WRITE8(VGA_AR_DATA_WRITE, val);\r\n}\r\nstatic void i915_write_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg, u8 val)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nI915_WRITE8(index_port, reg);\r\nI915_WRITE8(data_port, val);\r\n}\r\nstatic void i915_save_vga(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint i;\r\nu16 cr_index, cr_data, st01;\r\ndev_priv->regfile.saveVGA0 = I915_READ(VGA0);\r\ndev_priv->regfile.saveVGA1 = I915_READ(VGA1);\r\ndev_priv->regfile.saveVGA_PD = I915_READ(VGA_PD);\r\ndev_priv->regfile.saveVGACNTRL = I915_READ(i915_vgacntrl_reg(dev));\r\ndev_priv->regfile.saveDACMASK = I915_READ8(VGA_DACMASK);\r\ndev_priv->regfile.saveMSR = I915_READ8(VGA_MSR_READ);\r\nif (dev_priv->regfile.saveMSR & VGA_MSR_CGA_MODE) {\r\ncr_index = VGA_CR_INDEX_CGA;\r\ncr_data = VGA_CR_DATA_CGA;\r\nst01 = VGA_ST01_CGA;\r\n} else {\r\ncr_index = VGA_CR_INDEX_MDA;\r\ncr_data = VGA_CR_DATA_MDA;\r\nst01 = VGA_ST01_MDA;\r\n}\r\ni915_write_indexed(dev, cr_index, cr_data, 0x11,\r\ni915_read_indexed(dev, cr_index, cr_data, 0x11) &\r\n(~0x80));\r\nfor (i = 0; i <= 0x24; i++)\r\ndev_priv->regfile.saveCR[i] =\r\ni915_read_indexed(dev, cr_index, cr_data, i);\r\ndev_priv->regfile.saveCR[0x11] &= ~0x80;\r\nI915_READ8(st01);\r\ndev_priv->regfile.saveAR_INDEX = I915_READ8(VGA_AR_INDEX);\r\nfor (i = 0; i <= 0x14; i++)\r\ndev_priv->regfile.saveAR[i] = i915_read_ar(dev, st01, i, 0);\r\nI915_READ8(st01);\r\nI915_WRITE8(VGA_AR_INDEX, dev_priv->regfile.saveAR_INDEX);\r\nI915_READ8(st01);\r\nfor (i = 0; i < 9; i++)\r\ndev_priv->regfile.saveGR[i] =\r\ni915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i);\r\ndev_priv->regfile.saveGR[0x10] =\r\ni915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10);\r\ndev_priv->regfile.saveGR[0x11] =\r\ni915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11);\r\ndev_priv->regfile.saveGR[0x18] =\r\ni915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18);\r\nfor (i = 0; i < 8; i++)\r\ndev_priv->regfile.saveSR[i] =\r\ni915_read_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i);\r\n}\r\nstatic void i915_restore_vga(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint i;\r\nu16 cr_index, cr_data, st01;\r\nI915_WRITE(i915_vgacntrl_reg(dev), dev_priv->regfile.saveVGACNTRL);\r\nI915_WRITE(VGA0, dev_priv->regfile.saveVGA0);\r\nI915_WRITE(VGA1, dev_priv->regfile.saveVGA1);\r\nI915_WRITE(VGA_PD, dev_priv->regfile.saveVGA_PD);\r\nPOSTING_READ(VGA_PD);\r\nudelay(150);\r\nI915_WRITE8(VGA_MSR_WRITE, dev_priv->regfile.saveMSR);\r\nif (dev_priv->regfile.saveMSR & VGA_MSR_CGA_MODE) {\r\ncr_index = VGA_CR_INDEX_CGA;\r\ncr_data = VGA_CR_DATA_CGA;\r\nst01 = VGA_ST01_CGA;\r\n} else {\r\ncr_index = VGA_CR_INDEX_MDA;\r\ncr_data = VGA_CR_DATA_MDA;\r\nst01 = VGA_ST01_MDA;\r\n}\r\nfor (i = 0; i < 7; i++)\r\ni915_write_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i,\r\ndev_priv->regfile.saveSR[i]);\r\ni915_write_indexed(dev, cr_index, cr_data, 0x11, dev_priv->regfile.saveCR[0x11]);\r\nfor (i = 0; i <= 0x24; i++)\r\ni915_write_indexed(dev, cr_index, cr_data, i, dev_priv->regfile.saveCR[i]);\r\nfor (i = 0; i < 9; i++)\r\ni915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i,\r\ndev_priv->regfile.saveGR[i]);\r\ni915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10,\r\ndev_priv->regfile.saveGR[0x10]);\r\ni915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11,\r\ndev_priv->regfile.saveGR[0x11]);\r\ni915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18,\r\ndev_priv->regfile.saveGR[0x18]);\r\nI915_READ8(st01);\r\nfor (i = 0; i <= 0x14; i++)\r\ni915_write_ar(dev, st01, i, dev_priv->regfile.saveAR[i], 0);\r\nI915_READ8(st01);\r\nI915_WRITE8(VGA_AR_INDEX, dev_priv->regfile.saveAR_INDEX | 0x20);\r\nI915_READ8(st01);\r\nI915_WRITE8(VGA_DACMASK, dev_priv->regfile.saveDACMASK);\r\n}\r\nstatic void i915_save_display(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nif (INTEL_INFO(dev)->gen <= 4)\r\ndev_priv->regfile.saveDSPARB = I915_READ(DSPARB);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET))\r\ni915_save_display_reg(dev);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.savePP_CONTROL = I915_READ(PCH_PP_CONTROL);\r\nif (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))\r\ndev_priv->regfile.saveLVDS = I915_READ(PCH_LVDS);\r\n} else if (IS_VALLEYVIEW(dev)) {\r\ndev_priv->regfile.savePP_CONTROL = I915_READ(PP_CONTROL);\r\ndev_priv->regfile.savePFIT_PGM_RATIOS = I915_READ(PFIT_PGM_RATIOS);\r\ndev_priv->regfile.saveBLC_HIST_CTL =\r\nI915_READ(VLV_BLC_HIST_CTL(PIPE_A));\r\ndev_priv->regfile.saveBLC_HIST_CTL_B =\r\nI915_READ(VLV_BLC_HIST_CTL(PIPE_B));\r\n} else {\r\ndev_priv->regfile.savePP_CONTROL = I915_READ(PP_CONTROL);\r\ndev_priv->regfile.savePFIT_PGM_RATIOS = I915_READ(PFIT_PGM_RATIOS);\r\ndev_priv->regfile.saveBLC_HIST_CTL = I915_READ(BLC_HIST_CTL);\r\nif (IS_MOBILE(dev) && !IS_I830(dev))\r\ndev_priv->regfile.saveLVDS = I915_READ(LVDS);\r\n}\r\nif (!IS_I830(dev) && !IS_845G(dev) && !HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.savePFIT_CONTROL = I915_READ(PFIT_CONTROL);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.savePP_ON_DELAYS = I915_READ(PCH_PP_ON_DELAYS);\r\ndev_priv->regfile.savePP_OFF_DELAYS = I915_READ(PCH_PP_OFF_DELAYS);\r\ndev_priv->regfile.savePP_DIVISOR = I915_READ(PCH_PP_DIVISOR);\r\n} else {\r\ndev_priv->regfile.savePP_ON_DELAYS = I915_READ(PP_ON_DELAYS);\r\ndev_priv->regfile.savePP_OFF_DELAYS = I915_READ(PP_OFF_DELAYS);\r\ndev_priv->regfile.savePP_DIVISOR = I915_READ(PP_DIVISOR);\r\n}\r\nif (HAS_FBC(dev) && INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev))\r\ndev_priv->regfile.saveFBC_CONTROL = I915_READ(FBC_CONTROL);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET))\r\ni915_save_vga(dev);\r\n}\r\nstatic void i915_restore_display(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu32 mask = 0xffffffff;\r\nif (INTEL_INFO(dev)->gen <= 4)\r\nI915_WRITE(DSPARB, dev_priv->regfile.saveDSPARB);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET))\r\ni915_restore_display_reg(dev);\r\nif (drm_core_check_feature(dev, DRIVER_MODESET))\r\nmask = ~LVDS_PORT_EN;\r\nif (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))\r\nI915_WRITE(PCH_LVDS, dev_priv->regfile.saveLVDS & mask);\r\nelse if (INTEL_INFO(dev)->gen <= 4 && IS_MOBILE(dev) && !IS_I830(dev))\r\nI915_WRITE(LVDS, dev_priv->regfile.saveLVDS & mask);\r\nif (!IS_I830(dev) && !IS_845G(dev) && !HAS_PCH_SPLIT(dev))\r\nI915_WRITE(PFIT_CONTROL, dev_priv->regfile.savePFIT_CONTROL);\r\nif (HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(PCH_PP_ON_DELAYS, dev_priv->regfile.savePP_ON_DELAYS);\r\nI915_WRITE(PCH_PP_OFF_DELAYS, dev_priv->regfile.savePP_OFF_DELAYS);\r\nI915_WRITE(PCH_PP_DIVISOR, dev_priv->regfile.savePP_DIVISOR);\r\nI915_WRITE(PCH_PP_CONTROL, dev_priv->regfile.savePP_CONTROL);\r\nI915_WRITE(RSTDBYCTL,\r\ndev_priv->regfile.saveMCHBAR_RENDER_STANDBY);\r\n} else if (IS_VALLEYVIEW(dev)) {\r\nI915_WRITE(VLV_BLC_HIST_CTL(PIPE_A),\r\ndev_priv->regfile.saveBLC_HIST_CTL);\r\nI915_WRITE(VLV_BLC_HIST_CTL(PIPE_B),\r\ndev_priv->regfile.saveBLC_HIST_CTL);\r\n} else {\r\nI915_WRITE(PFIT_PGM_RATIOS, dev_priv->regfile.savePFIT_PGM_RATIOS);\r\nI915_WRITE(BLC_HIST_CTL, dev_priv->regfile.saveBLC_HIST_CTL);\r\nI915_WRITE(PP_ON_DELAYS, dev_priv->regfile.savePP_ON_DELAYS);\r\nI915_WRITE(PP_OFF_DELAYS, dev_priv->regfile.savePP_OFF_DELAYS);\r\nI915_WRITE(PP_DIVISOR, dev_priv->regfile.savePP_DIVISOR);\r\nI915_WRITE(PP_CONTROL, dev_priv->regfile.savePP_CONTROL);\r\n}\r\nintel_disable_fbc(dev);\r\nif (HAS_FBC(dev) && INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev))\r\nI915_WRITE(FBC_CONTROL, dev_priv->regfile.saveFBC_CONTROL);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET))\r\ni915_restore_vga(dev);\r\nelse\r\ni915_redisable_vga(dev);\r\n}\r\nint i915_save_state(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint i;\r\nmutex_lock(&dev->struct_mutex);\r\ni915_save_display(dev);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET)) {\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.saveDEIER = I915_READ(DEIER);\r\ndev_priv->regfile.saveDEIMR = I915_READ(DEIMR);\r\ndev_priv->regfile.saveGTIER = I915_READ(GTIER);\r\ndev_priv->regfile.saveGTIMR = I915_READ(GTIMR);\r\ndev_priv->regfile.saveFDI_RXA_IMR = I915_READ(_FDI_RXA_IMR);\r\ndev_priv->regfile.saveFDI_RXB_IMR = I915_READ(_FDI_RXB_IMR);\r\ndev_priv->regfile.saveMCHBAR_RENDER_STANDBY =\r\nI915_READ(RSTDBYCTL);\r\ndev_priv->regfile.savePCH_PORT_HOTPLUG = I915_READ(PCH_PORT_HOTPLUG);\r\n} else {\r\ndev_priv->regfile.saveIER = I915_READ(IER);\r\ndev_priv->regfile.saveIMR = I915_READ(IMR);\r\n}\r\n}\r\nif (INTEL_INFO(dev)->gen < 7)\r\ndev_priv->regfile.saveCACHE_MODE_0 = I915_READ(CACHE_MODE_0);\r\ndev_priv->regfile.saveMI_ARB_STATE = I915_READ(MI_ARB_STATE);\r\nfor (i = 0; i < 16; i++) {\r\ndev_priv->regfile.saveSWF0[i] = I915_READ(SWF00 + (i << 2));\r\ndev_priv->regfile.saveSWF1[i] = I915_READ(SWF10 + (i << 2));\r\n}\r\nfor (i = 0; i < 3; i++)\r\ndev_priv->regfile.saveSWF2[i] = I915_READ(SWF30 + (i << 2));\r\nmutex_unlock(&dev->struct_mutex);\r\nreturn 0;\r\n}\r\nint i915_restore_state(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint i;\r\nmutex_lock(&dev->struct_mutex);\r\ni915_gem_restore_fences(dev);\r\ni915_restore_display(dev);\r\nif (!drm_core_check_feature(dev, DRIVER_MODESET)) {\r\nif (HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(DEIER, dev_priv->regfile.saveDEIER);\r\nI915_WRITE(DEIMR, dev_priv->regfile.saveDEIMR);\r\nI915_WRITE(GTIER, dev_priv->regfile.saveGTIER);\r\nI915_WRITE(GTIMR, dev_priv->regfile.saveGTIMR);\r\nI915_WRITE(_FDI_RXA_IMR, dev_priv->regfile.saveFDI_RXA_IMR);\r\nI915_WRITE(_FDI_RXB_IMR, dev_priv->regfile.saveFDI_RXB_IMR);\r\nI915_WRITE(PCH_PORT_HOTPLUG, dev_priv->regfile.savePCH_PORT_HOTPLUG);\r\n} else {\r\nI915_WRITE(IER, dev_priv->regfile.saveIER);\r\nI915_WRITE(IMR, dev_priv->regfile.saveIMR);\r\n}\r\n}\r\nif (INTEL_INFO(dev)->gen < 7)\r\nI915_WRITE(CACHE_MODE_0, dev_priv->regfile.saveCACHE_MODE_0 |\r\n0xffff0000);\r\nI915_WRITE(MI_ARB_STATE, dev_priv->regfile.saveMI_ARB_STATE | 0xffff0000);\r\nfor (i = 0; i < 16; i++) {\r\nI915_WRITE(SWF00 + (i << 2), dev_priv->regfile.saveSWF0[i]);\r\nI915_WRITE(SWF10 + (i << 2), dev_priv->regfile.saveSWF1[i]);\r\n}\r\nfor (i = 0; i < 3; i++)\r\nI915_WRITE(SWF30 + (i << 2), dev_priv->regfile.saveSWF2[i]);\r\nmutex_unlock(&dev->struct_mutex);\r\nintel_i2c_reset(dev);\r\nreturn 0;\r\n}
