5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd real8.vcd -o real8.cdd -v real8.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" real8.v 8 30 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1110005 1 0 63 0 64 53 0 0.000000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" real8.v 0 19 1
2 2 14 5000b 1 0 1004 0 0 64 20 1 123.456
2 3 14 10001 0 1 1410 0 0 64 37 a
2 4 14 1000b 1 37 16 2 3
2 5 15 50008 1 0 21004 0 0 1 16 0 0
2 6 15 10001 0 1 1410 0 0 1 1 b
2 7 15 10008 1 37 16 5 6
2 8 16 20002 1 0 1008 0 0 32 48 5 0
2 9 16 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 17 50018 1 0 61000 0 0 64 16 0 ffffffff 0 ffffffff
2 11 17 10001 0 1 1410 0 0 64 37 a
2 12 17 10018 1 37 12 10 11
2 13 18 b000d 1 0 1008 0 0 64 20 1 0.0
2 14 18 60006 1 1 1008 0 0 64 37 a
2 15 18 6000d 1 11 1208 13 14 1 18 0 1 0 1 0 0
2 16 18 10001 0 1 1410 0 0 1 1 b
2 17 18 1000e 1 37 1a 15 16
4 17 0 0 0
4 12 0 17 17
4 9 0 12 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" real8.v 0 28 1
