#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct 29 10:52:58 2024
# Process ID: 7424
# Current directory: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11672 C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn14]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp14]
endgroup
delete_bd_objs [get_bd_intf_nets Vaux14_0_1] [get_bd_intf_ports xADC_IN_14]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets vauxn14_0_1] [get_bd_ports vauxn14_0]
delete_bd_objs [get_bd_nets vauxp14_0_1] [get_bd_ports vauxp14_0]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {true} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_ENABLE_CALIBRATION {true} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn14]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp14]
endgroup
startgroup
endgroup
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V2.xsa
delete_bd_objs [get_bd_nets vauxn14_0_1] [get_bd_ports vauxn14_0]
delete_bd_objs [get_bd_nets vauxp14_0_1] [get_bd_ports vauxp14_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
save_bd_design
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_xadc_wiz_0_Reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/design_1_wrapper_V3.xsa
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {false} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {true} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {false} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ENABLE_RESET {true} \
  CONFIG.INTERFACE_SELECTION {ENABLE_DRP} \
] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins xadc_wiz_0/dclk_in]
startgroup
set_property -dict [list \
  CONFIG.ENABLE_RESET {false} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
] [get_bd_cells xadc_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.ENABLE_EXTERNAL_MUX {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
] [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
