Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 00:41:36 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   519 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3440 |         1234 |
| No           | No                    | Yes                    |             603 |          228 |
| No           | Yes                   | No                     |             366 |          138 |
| Yes          | No                    | No                     |            1113 |          359 |
| Yes          | No                    | Yes                    |             334 |           91 |
| Yes          | Yes                   | No                     |             385 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                  | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                     |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                   | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                                      | uart_inst/tx_i_1_n_12                                                                                                                                                                                                                                    | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                  | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                     |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                              | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out1                                      | uart_inst/rx_bit_cnt                                                                                                                                                                                                                                     | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  pll_inst/inst/clk_out1                                      | uart_inst/tx_bit_cnt                                                                                                                                                                                                                                     | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out1                                      | twin_controller_inst/send_cnt                                                                                                                                                                                                                            | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                 | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                    | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                  |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/sel_8                                                                                                                                                                               | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                              |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out1                                      | uart_inst/rx_data[7]_i_1_n_12                                                                                                                                                                                                                            | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out1                                      | twin_controller_inst/tx_start_next                                                                                                                                                                                                                       | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out1                                      | uart_inst/rx_shift                                                                                                                                                                                                                                       | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                 | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                            |                3 |              9 |         3.00 |
|  pll_inst/inst/clk_out1                                      | uart_inst/tx_shift                                                                                                                                                                                                                                       | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                       |                3 |             11 |         3.67 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out1                                      | uart_inst/tx_cnt                                                                                                                                                                                                                                         | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out1                                      | uart_inst/rx_cnt                                                                                                                                                                                                                                         | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out1                                      | uart_inst/rx_ready_cnt[12]_i_1_n_12                                                                                                                                                                                                                      | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                   |                4 |             13 |         3.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                       |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                                      |                                                                                                                                                                                                                                                          | student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_1_n_12                                                                                                                                                                           |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  pll_inst/inst/clk_out2                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  student_top_inst/Core_cpu/RF/registers_reg[27][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  student_top_inst/Core_cpu/RF/registers_reg[17][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  student_top_inst/Core_cpu/RF/registers_reg[21][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  student_top_inst/Core_cpu/RF/registers_reg[16][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[22][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[13][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  student_top_inst/Core_cpu/RF/registers_reg[20][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  student_top_inst/Core_cpu/RF/registers_reg[28][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  student_top_inst/Core_cpu/RF/registers_reg[29][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[26][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/n_11_11_BUFG                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out1                                      | student_top_inst/bridge_inst/counter_inst/cnt_ms0                                                                                                                                                                                                        | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  student_top_inst/Core_cpu/RF/n_4_4_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  student_top_inst/Core_cpu/RF/n_8_8_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  student_top_inst/Core_cpu/RF/n_9_9_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  student_top_inst/Core_cpu/RF/n_7_7_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  student_top_inst/Core_cpu/RF/n_2_2_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  student_top_inst/Core_cpu/RF/n_6_6_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  student_top_inst/Core_cpu/RF/n_0_0_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  student_top_inst/Core_cpu/RF/registers_reg[15][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/bridge_inst/seg_wdata[31]_i_1_n_12                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  student_top_inst/Core_cpu/RF/n_5_5_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/IF_ID_PC[31]_i_1_n_12                                                                                                                                                                                                          | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  student_top_inst/Core_cpu/RF/n_3_3_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  student_top_inst/Core_cpu/RF/n_1_1_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[23][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  student_top_inst/Core_cpu/RF/n_10_10_BUFG                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  student_top_inst/Core_cpu/RF/registers_reg[25][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  student_top_inst/Core_cpu/RF/registers_reg[31][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  student_top_inst/Core_cpu/RF/registers_reg[24][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[14][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  student_top_inst/Core_cpu/RF/registers_reg[30][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  student_top_inst/Core_cpu/RF/registers_reg[19][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  student_top_inst/Core_cpu/RF/registers_reg[18][31]_i_1_n_12 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               17 |             42 |         2.47 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |               15 |             44 |         2.93 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               22 |             47 |         2.14 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/bridge_inst/LED[31]_i_1_n_12                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             65 |         2.24 |
|  pll_inst/inst/clk_out1                                      |                                                                                                                                                                                                                                                          | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |               32 |             84 |         2.62 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/ILA_SPIC_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               32 |            103 |         3.22 |
|  pll_inst/inst/clk_out2                                      | student_top_inst/Core_cpu/RF/ILA_REG_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  pll_inst/inst/clk_out1                                      | uart_inst/E[0]                                                                                                                                                                                                                                           | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |               37 |            134 |         3.62 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          | twin_controller_inst/bbstub_locked                                                                                                                                                                                                      |              144 |            370 |         2.57 |
|  pll_inst/inst/clk_out2                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              573 |           2659 |         4.64 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


