Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Mar 29 20:26:24 2020
| Host         : LAPTOP-Q5A0OHQM running 64-bit major release  (build 9200)
| Command      : report_datasheet -name timing_2 -file {C:/Users/Omar Monzer/Desktop/timing_report.txt} -append
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

----------+--------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input  | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port   | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+--------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | prn[0] | FDRE    | -     |     0.321 (r) | FAST    |     2.981 (r) | SLOW    |          |
clk       | prn[0] | FDRE    | -     |     0.311 (f) | FAST    |     2.957 (f) | SLOW    |          |
clk       | prn[1] | FDRE    | -     |     0.134 (r) | FAST    |     2.952 (r) | SLOW    |          |
clk       | prn[1] | FDRE    | -     |     0.315 (f) | FAST    |     3.323 (f) | SLOW    |          |
clk       | prn[2] | FDRE    | -     |     0.130 (r) | FAST    |     3.243 (r) | SLOW    |          |
clk       | prn[2] | FDRE    | -     |     0.039 (f) | FAST    |     3.275 (f) | SLOW    |          |
clk       | prn[3] | FDRE    | -     |     0.334 (r) | FAST    |     3.142 (r) | SLOW    |          |
clk       | prn[3] | FDRE    | -     |     0.322 (f) | FAST    |     3.313 (f) | SLOW    |          |
clk       | prn[4] | FDRE    | -     |     0.128 (r) | FAST    |     3.199 (r) | SLOW    |          |
clk       | prn[4] | FDRE    | -     |     0.073 (f) | FAST    |     3.523 (f) | SLOW    |          |
clk       | prn[5] | FDRE    | -     |    -0.446 (r) | FAST    |     3.435 (r) | SLOW    |          |
clk       | prn[5] | FDRE    | -     |    -0.445 (f) | FAST    |     3.639 (f) | SLOW    |          |
clk       | prn[6] | FDRE    | -     |    -0.277 (r) | FAST    |     3.723 (r) | SLOW    |          |
clk       | prn[6] | FDRE    | -     |    -0.351 (f) | FAST    |     3.389 (f) | SLOW    |          |
clk       | prn[7] | FDRE    | -     |    -0.369 (r) | FAST    |     3.320 (r) | SLOW    |          |
clk       | prn[7] | FDRE    | -     |    -0.370 (f) | FAST    |     3.449 (f) | SLOW    |          |
clk       | reset  | FDRE    | -     |     0.366 (r) | FAST    |     3.369 (r) | SLOW    |          |
clk       | reset  | FDRE    | -     |     0.149 (f) | FAST    |     2.918 (f) | SLOW    |          |
clk       | clk    | FDRE    | -     |     3.906 (r) | SLOW    |     1.328 (r) | SLOW    | bit_clk  |
clk       | clk    | FDRE    | -     |     3.824 (f) | SLOW    |     1.300 (f) | SLOW    | bit_clk  |
----------+--------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output          | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port            | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | data_decoded[0] | FDRE   | -     |     21.043 (r) | SLOW    |      6.255 (r) | FAST    | bit_clk  |
clk       | data_decoded[0] | FDRE   | -     |     20.840 (f) | SLOW    |      6.308 (f) | FAST    | bit_clk  |
clk       | data_decoded[1] | FDRE   | -     |     20.945 (r) | SLOW    |      6.302 (r) | FAST    | bit_clk  |
clk       | data_decoded[1] | FDRE   | -     |     20.447 (f) | SLOW    |      6.323 (f) | FAST    | bit_clk  |
clk       | data_decoded[2] | FDRE   | -     |     20.642 (r) | SLOW    |      6.440 (r) | FAST    | bit_clk  |
clk       | data_decoded[2] | FDRE   | -     |     20.398 (f) | SLOW    |      6.489 (f) | FAST    | bit_clk  |
clk       | data_decoded[3] | FDRE   | -     |     20.700 (r) | SLOW    |      6.386 (r) | FAST    | bit_clk  |
clk       | data_decoded[3] | FDRE   | -     |     20.201 (f) | SLOW    |      6.413 (f) | FAST    | bit_clk  |
clk       | data_decoded[4] | FDRE   | -     |     20.430 (r) | SLOW    |      6.289 (r) | FAST    | bit_clk  |
clk       | data_decoded[4] | FDRE   | -     |     19.795 (f) | SLOW    |      6.352 (f) | FAST    | bit_clk  |
clk       | data_decoded[5] | FDRE   | -     |     20.596 (r) | SLOW    |      6.006 (r) | FAST    | bit_clk  |
clk       | data_decoded[5] | FDRE   | -     |     19.827 (f) | SLOW    |      6.027 (f) | FAST    | bit_clk  |
clk       | data_decoded[6] | FDRE   | -     |     20.291 (r) | SLOW    |      6.182 (r) | FAST    | bit_clk  |
clk       | data_decoded[6] | FDRE   | -     |     19.788 (f) | SLOW    |      6.203 (f) | FAST    | bit_clk  |
clk       | data_decoded[7] | FDRE   | -     |     20.379 (r) | SLOW    |      6.053 (r) | FAST    | bit_clk  |
clk       | data_decoded[7] | FDRE   | -     |     20.018 (f) | SLOW    |      6.116 (f) | FAST    | bit_clk  |
----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         6.816 | SLOW    |         7.605 | SLOW    |         8.710 | SLOW    |         6.586 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.057 ns
Ideal Clock Offset to Actual Clock: 1.695 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
prn[0]             |  0.321 (r) | FAST    |   2.981 (r) | SLOW    |       inf |       inf |             - |
prn[0]             |  0.311 (f) | FAST    |   2.957 (f) | SLOW    |       inf |       inf |             - |
prn[1]             |  0.134 (r) | FAST    |   2.952 (r) | SLOW    |       inf |       inf |             - |
prn[1]             |  0.315 (f) | FAST    |   3.323 (f) | SLOW    |       inf |       inf |             - |
prn[2]             |  0.130 (r) | FAST    |   3.243 (r) | SLOW    |       inf |       inf |             - |
prn[2]             |  0.039 (f) | FAST    |   3.275 (f) | SLOW    |       inf |       inf |             - |
prn[3]             |  0.334 (r) | FAST    |   3.142 (r) | SLOW    |       inf |       inf |             - |
prn[3]             |  0.322 (f) | FAST    |   3.313 (f) | SLOW    |       inf |       inf |             - |
prn[4]             |  0.128 (r) | FAST    |   3.199 (r) | SLOW    |       inf |       inf |             - |
prn[4]             |  0.073 (f) | FAST    |   3.523 (f) | SLOW    |       inf |       inf |             - |
prn[5]             | -0.446 (r) | FAST    |   3.435 (r) | SLOW    |       inf |       inf |             - |
prn[5]             | -0.445 (f) | FAST    |   3.639 (f) | SLOW    |       inf |       inf |             - |
prn[6]             | -0.277 (r) | FAST    |   3.723 (r) | SLOW    |       inf |       inf |             - |
prn[6]             | -0.351 (f) | FAST    |   3.389 (f) | SLOW    |       inf |       inf |             - |
prn[7]             | -0.369 (r) | FAST    |   3.320 (r) | SLOW    |       inf |       inf |             - |
prn[7]             | -0.370 (f) | FAST    |   3.449 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.334 (r) | FAST    |   3.723 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 1.256 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
data_decoded[0]    |   21.043 (r) | SLOW    |   6.255 (r) | FAST    |    1.256 |
data_decoded[0]    |   20.840 (f) | SLOW    |   6.308 (f) | FAST    |    1.052 |
data_decoded[1]    |   20.945 (r) | SLOW    |   6.302 (r) | FAST    |    1.158 |
data_decoded[1]    |   20.447 (f) | SLOW    |   6.323 (f) | FAST    |    0.659 |
data_decoded[2]    |   20.642 (r) | SLOW    |   6.440 (r) | FAST    |    0.854 |
data_decoded[2]    |   20.398 (f) | SLOW    |   6.489 (f) | FAST    |    0.611 |
data_decoded[3]    |   20.700 (r) | SLOW    |   6.386 (r) | FAST    |    0.912 |
data_decoded[3]    |   20.201 (f) | SLOW    |   6.413 (f) | FAST    |    0.413 |
data_decoded[4]    |   20.430 (r) | SLOW    |   6.289 (r) | FAST    |    0.642 |
data_decoded[4]    |   19.795 (f) | SLOW    |   6.352 (f) | FAST    |    0.346 |
data_decoded[5]    |   20.596 (r) | SLOW    |   6.006 (r) | FAST    |    0.808 |
data_decoded[5]    |   19.827 (f) | SLOW    |   6.027 (f) | FAST    |    0.040 |
data_decoded[6]    |   20.291 (r) | SLOW    |   6.182 (r) | FAST    |    0.503 |
data_decoded[6]    |   19.788 (f) | SLOW    |   6.203 (f) | FAST    |    0.197 |
data_decoded[7]    |   20.379 (r) | SLOW    |   6.053 (r) | FAST    |    0.591 |
data_decoded[7]    |   20.018 (f) | SLOW    |   6.116 (f) | FAST    |    0.231 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   21.043 (r) | SLOW    |   6.006 (r) | FAST    |    1.256 |
-------------------+--------------+---------+-------------+---------+----------+



Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Mar 29 21:06:50 2020
| Host         : LAPTOP-Q5A0OHQM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2 -file {C:/Users/Omar Monzer/Desktop/timing_report.txt} -append
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

prn[0]
prn[1]
prn[2]
prn[3]
prn[4]
prn[5]
prn[6]
prn[7]
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

data_decoded[0]
data_decoded[1]
data_decoded[2]
data_decoded[3]
data_decoded[4]
data_decoded[5]
data_decoded[6]
data_decoded[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.803      -81.368                     45                  121        0.079        0.000                      0                  121        1.318        0.000                       0                    90  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 20.000}       40.000          25.000          
  CLKFBOUT  {0.000 20.000}       40.000          25.000          
  bit_clk   {0.909 2.727}        3.636           275.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.514        0.000                      0                   34       20.148        0.000                      0                   34       12.633        0.000                       0                    26  
  CLKFBOUT                                                                                                                                                     12.633        0.000                       0                     2  
  bit_clk          -5.672      -35.837                     39                   87        0.079        0.000                      0                   87        1.318        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk           bit_clk            -5.803      -53.843                     10                   10        0.250        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBOUT                    
(none)        bit_clk                     
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.610ns (22.586%)  route 2.091ns (77.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     7.858    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.722    24.372    encoding_8b10b_mod/encode_f_reg[0]
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.610ns (22.586%)  route 2.091ns (77.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     7.858    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.722    24.372    encoding_8b10b_mod/encode_f_reg[1]
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.610ns (22.586%)  route 2.091ns (77.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     7.858    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.722    24.372    encoding_8b10b_mod/encode_f_reg[2]
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.610ns (22.586%)  route 2.091ns (77.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     7.858    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.722    24.372    encoding_8b10b_mod/encode_f_reg[8]
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.607ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.610ns (22.586%)  route 2.091ns (77.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     7.858    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.629    24.465    encoding_8b10b_mod/encode_f_reg[9]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 16.607    

Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.704ns (22.065%)  route 2.487ns (77.935%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.826     5.156    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  encoding_8b10b_mod/encode_r_reg[10]/Q
                         net (fo=12, routed)          1.364     6.976    encoding_8b10b_mod/encode_r_reg_n_0_[10]
    SLICE_X3Y16                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/I0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/O
                         net (fo=5, routed)           1.123     8.223    encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[0]_i_1/I4
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.347 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[0]_i_1/O
                         net (fo=1, routed)           0.000     8.347    encoding_8b10b_mod/table[0]_inferred__0/encode_f[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.084    25.178    encoding_8b10b_mod/encode_f_reg[0]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 16.831    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.733ns (22.767%)  route 2.487ns (77.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.826     5.156    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  encoding_8b10b_mod/encode_r_reg[10]/Q
                         net (fo=12, routed)          1.364     6.976    encoding_8b10b_mod/encode_r_reg_n_0_[10]
    SLICE_X3Y16                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/I0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/O
                         net (fo=5, routed)           1.123     8.223    encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[2]_i_1/I1
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.153     8.376 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[2]_i_1/O
                         net (fo=1, routed)           0.000     8.376    encoding_8b10b_mod/table[0]_inferred__0/encode_f[2]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.123    25.217    encoding_8b10b_mod/encode_f_reg[2]
  -------------------------------------------------------------------
                         required time                         25.217    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.906ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.704ns (22.960%)  route 2.362ns (77.040%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 24.633 - 20.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.826     5.156    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  encoding_8b10b_mod/encode_r_reg[10]/Q
                         net (fo=12, routed)          1.364     6.976    encoding_8b10b_mod/encode_r_reg_n_0_[10]
    SLICE_X3Y16                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/I0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.100 f  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/O
                         net (fo=5, routed)           0.998     8.099    encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3_n_0
    SLICE_X3Y18                                                       f  encoding_8b10b_mod/encode_f[3]_i_1/I2
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.223 r  encoding_8b10b_mod/encode_f[3]_i_1/O
                         net (fo=1, routed)           0.000     8.223    encoding_8b10b_mod/encode_f[3]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.646    24.633    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.034    25.129    encoding_8b10b_mod/encode_f_reg[3]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 16.906    

Slack (MET) :             16.926ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.610ns (25.577%)  route 1.775ns (74.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 24.635 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.827     5.157    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.981     6.594    encoding_8b10b_mod/linked_r
    SLICE_X3Y17                                                       f  encoding_8b10b_mod/encode_f[10]_i_1/I1
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.154     6.748 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           0.794     7.542    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.648    24.635    encoding_8b10b_mod/CLK
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.132    
                         clock uncertainty           -0.035    25.097    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.629    24.468    encoding_8b10b_mod/encode_f_reg[10]
  -------------------------------------------------------------------
                         required time                         24.468    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 16.926    

Slack (MET) :             16.978ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk fall@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.704ns (23.146%)  route 2.338ns (76.854%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.826     5.156    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  encoding_8b10b_mod/encode_r_reg[10]/Q
                         net (fo=12, routed)          1.364     6.976    encoding_8b10b_mod/encode_r_reg_n_0_[10]
    SLICE_X3Y16                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/I0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3/O
                         net (fo=5, routed)           0.974     8.074    encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_3_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1/I1
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     8.198 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1/O
                         net (fo=1, routed)           0.000     8.198    encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.497    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.082    25.176    encoding_8b10b_mod/encode_f_reg[1]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 16.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.148ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk fall@20.000ns - clk rise@40.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.994%)  route 0.143ns (43.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 22.109 - 20.000 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 41.593 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    40.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.618    41.593    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    41.734 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.143    41.877    encoding_8b10b_mod/linked_r
    SLICE_X0Y17                                                       f  encoding_8b10b_mod/encode_f[7]_i_1/I1
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.048    41.925 r  encoding_8b10b_mod/encode_f[7]_i_1/O
                         net (fo=1, routed)           0.000    41.925    encoding_8b10b_mod/encode_f[7]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.885    22.109    encoding_8b10b_mod/CLK
    SLICE_X0Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.503    21.606    
                         clock uncertainty            0.035    21.641    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.135    21.776    encoding_8b10b_mod/encode_f_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.776    
                         arrival time                          41.925    
  -------------------------------------------------------------------
                         slack                                 20.148    

Slack (MET) :             20.156ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk fall@20.000ns - clk rise@40.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.602%)  route 0.143ns (43.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 22.109 - 20.000 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 41.593 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    40.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.618    41.593    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    41.734 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.143    41.877    encoding_8b10b_mod/linked_r
    SLICE_X0Y17                                                       f  encoding_8b10b_mod/encode_f[4]_i_1/I1
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045    41.922 r  encoding_8b10b_mod/encode_f[4]_i_1/O
                         net (fo=1, routed)           0.000    41.922    encoding_8b10b_mod/encode_f[4]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.885    22.109    encoding_8b10b_mod/CLK
    SLICE_X0Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.503    21.606    
                         clock uncertainty            0.035    21.641    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.124    21.765    encoding_8b10b_mod/encode_f_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.765    
                         arrival time                          41.922    
  -------------------------------------------------------------------
                         slack                                 20.156    

Slack (MET) :             20.189ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_f_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk rise@0.000ns - clk fall@20.000ns)
  Data Path Delay:        0.370ns  (logic 0.215ns (58.138%)  route 0.155ns (41.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.591ns = ( 21.591 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    20.286 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    20.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.975 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.616    21.591    encoding_8b10b_mod/CLK
    SLICE_X2Y18          FDRE                                         r  encoding_8b10b_mod/linked_f_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.167    21.758 f  encoding_8b10b_mod/linked_f_reg/Q
                         net (fo=6, routed)           0.155    21.913    encoding_8b10b_mod/linked_f
    SLICE_X0Y18                                                       f  encoding_8b10b_mod/encode_r[6]_i_1/I1
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.048    21.961 r  encoding_8b10b_mod/encode_r[6]_i_1/O
                         net (fo=1, routed)           0.000    21.961    encoding_8b10b_mod/encode_r[6]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884     2.108    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/C
                         clock pessimism             -0.503     1.605    
                         clock uncertainty            0.035     1.640    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.131     1.771    encoding_8b10b_mod/encode_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                          21.961    
  -------------------------------------------------------------------
                         slack                                 20.189    

Slack (MET) :             20.197ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_f_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk rise@0.000ns - clk fall@20.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.795%)  route 0.155ns (42.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.591ns = ( 21.591 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    20.286 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    20.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.975 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.616    21.591    encoding_8b10b_mod/CLK
    SLICE_X2Y18          FDRE                                         r  encoding_8b10b_mod/linked_f_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.167    21.758 f  encoding_8b10b_mod/linked_f_reg/Q
                         net (fo=6, routed)           0.155    21.913    encoding_8b10b_mod/linked_f
    SLICE_X0Y18                                                       f  encoding_8b10b_mod/encode_r[5]_i_1/I1
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045    21.958 r  encoding_8b10b_mod/encode_r[5]_i_1/O
                         net (fo=1, routed)           0.000    21.958    encoding_8b10b_mod/encode_r[5]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884     2.108    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[5]/C
                         clock pessimism             -0.503     1.605    
                         clock uncertainty            0.035     1.640    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.120     1.760    encoding_8b10b_mod/encode_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                          21.958    
  -------------------------------------------------------------------
                         slack                                 20.197    

Slack (MET) :             20.270ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk fall@20.000ns - clk rise@40.000ns)
  Data Path Delay:        0.431ns  (logic 0.183ns (42.469%)  route 0.248ns (57.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 22.108 - 20.000 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 41.593 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    40.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.618    41.593    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    41.734 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.248    41.982    encoding_8b10b_mod/linked_r
    SLICE_X3Y18                                                       f  encoding_8b10b_mod/encode_f[6]_i_1/I1
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.042    42.024 r  encoding_8b10b_mod/encode_f[6]_i_1/O
                         net (fo=1, routed)           0.000    42.024    encoding_8b10b_mod/encode_f[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884    22.108    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.503    21.605    
                         clock uncertainty            0.035    21.640    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.114    21.754    encoding_8b10b_mod/encode_f_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.754    
                         arrival time                          42.024    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.289ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk fall@20.000ns - clk rise@40.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.867%)  route 0.248ns (57.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 22.108 - 20.000 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 41.593 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    40.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.618    41.593    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    41.734 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.248    41.982    encoding_8b10b_mod/linked_r
    SLICE_X3Y18                                                       f  encoding_8b10b_mod/encode_f[5]_i_1/I1
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.045    42.027 r  encoding_8b10b_mod/encode_f[5]_i_1/O
                         net (fo=1, routed)           0.000    42.027    encoding_8b10b_mod/encode_f[5]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884    22.108    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.503    21.605    
                         clock uncertainty            0.035    21.640    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.098    21.738    encoding_8b10b_mod/encode_f_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.738    
                         arrival time                          42.027    
  -------------------------------------------------------------------
                         slack                                 20.289    

Slack (MET) :             20.290ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk fall@20.000ns - clk rise@40.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.670%)  route 0.250ns (57.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 22.108 - 20.000 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 41.593 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    40.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    40.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.618    41.593    encoding_8b10b_mod/CLK
    SLICE_X3Y16          FDRE                                         r  encoding_8b10b_mod/linked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    41.734 f  encoding_8b10b_mod/linked_r_reg/Q
                         net (fo=6, routed)           0.250    41.984    encoding_8b10b_mod/linked_r
    SLICE_X3Y18                                                       f  encoding_8b10b_mod/encode_f[3]_i_1/I5
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.045    42.029 r  encoding_8b10b_mod/encode_f[3]_i_1/O
                         net (fo=1, routed)           0.000    42.029    encoding_8b10b_mod/encode_f[3]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884    22.108    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.503    21.605    
                         clock uncertainty            0.035    21.640    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.099    21.739    encoding_8b10b_mod/encode_f_reg[3]
  -------------------------------------------------------------------
                         required time                        -21.739    
                         arrival time                          42.029    
  -------------------------------------------------------------------
                         slack                                 20.290    

Slack (MET) :             20.321ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/encode_f_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk rise@0.000ns - clk fall@20.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.907%)  route 0.219ns (46.093%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns = ( 21.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    20.286 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    20.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.975 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.617    21.592    encoding_8b10b_mod/CLK
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.146    21.738 r  encoding_8b10b_mod/encode_f_reg[10]/Q
                         net (fo=12, routed)          0.219    21.957    encoding_8b10b_mod/encode_f_reg_n_0_[10]
    SLICE_X1Y17                                                       r  encoding_8b10b_mod/encode_r[10]_i_4/I3
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.045    22.002 r  encoding_8b10b_mod/encode_r[10]_i_4/O
                         net (fo=1, routed)           0.000    22.002    encoding_8b10b_mod/encode_r[10]_i_4_n_0
    SLICE_X1Y17                                                       r  encoding_8b10b_mod/encode_r_reg[10]_i_2/I1
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I1_O)      0.065    22.067 r  encoding_8b10b_mod/encode_r_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    22.067    encoding_8b10b_mod/encode_r_reg[10]_i_2_n_0
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.885     2.109    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C
                         clock pessimism             -0.503     1.606    
                         clock uncertainty            0.035     1.641    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.746    encoding_8b10b_mod/encode_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                          22.067    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.373ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_f_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk rise@0.000ns - clk fall@20.000ns)
  Data Path Delay:        0.527ns  (logic 0.211ns (40.047%)  route 0.316ns (59.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.591ns = ( 21.591 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    20.286 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    20.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.975 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.616    21.591    encoding_8b10b_mod/CLK
    SLICE_X2Y18          FDRE                                         r  encoding_8b10b_mod/linked_f_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.167    21.758 f  encoding_8b10b_mod/linked_f_reg/Q
                         net (fo=6, routed)           0.316    22.074    encoding_8b10b_mod/linked_f
    SLICE_X3Y20                                                       f  encoding_8b10b_mod/encode_r[7]_i_1/I1
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.044    22.118 r  encoding_8b10b_mod/encode_r[7]_i_1/O
                         net (fo=1, routed)           0.000    22.118    encoding_8b10b_mod/encode_r[7]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.882     2.106    encoding_8b10b_mod/CLK
    SLICE_X3Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[7]/C
                         clock pessimism             -0.503     1.603    
                         clock uncertainty            0.035     1.638    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.107     1.745    encoding_8b10b_mod/encode_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                          22.118    
  -------------------------------------------------------------------
                         slack                                 20.373    

Slack (MET) :             20.390ns  (arrival time - required time)
  Source:                 encoding_8b10b_mod/linked_f_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoding_8b10b_mod/encode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk rise@0.000ns - clk fall@20.000ns)
  Data Path Delay:        0.528ns  (logic 0.212ns (40.161%)  route 0.316ns (59.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.591ns = ( 21.591 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    20.286 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663    20.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.975 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.616    21.591    encoding_8b10b_mod/CLK
    SLICE_X2Y18          FDRE                                         r  encoding_8b10b_mod/linked_f_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.167    21.758 f  encoding_8b10b_mod/linked_f_reg/Q
                         net (fo=6, routed)           0.316    22.074    encoding_8b10b_mod/linked_f
    SLICE_X3Y20                                                       f  encoding_8b10b_mod/encode_r[4]_i_1/I1
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.045    22.119 r  encoding_8b10b_mod/encode_r[4]_i_1/O
                         net (fo=1, routed)           0.000    22.119    encoding_8b10b_mod/encode_r[4]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.882     2.106    encoding_8b10b_mod/CLK
    SLICE_X3Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[4]/C
                         clock pessimism             -0.503     1.603    
                         clock uncertainty            0.035     1.638    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.091     1.729    encoding_8b10b_mod/encode_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                 20.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X2Y19     encoding_8b10b_mod/encode_f_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X3Y17     encoding_8b10b_mod/encode_f_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X2Y19     encoding_8b10b_mod/encode_f_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X3Y18     encoding_8b10b_mod/encode_f_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X0Y17     encoding_8b10b_mod/encode_f_reg[4]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X3Y18     encoding_8b10b_mod/encode_f_reg[5]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X3Y18     encoding_8b10b_mod/encode_f_reg[6]/C
Min Period        n/a     FDRE/C            n/a            1.000         40.000      39.000     SLICE_X0Y17     encoding_8b10b_mod/encode_f_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         20.000      15.000     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         20.000      15.000     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X1Y20     encoding_8b10b_mod/encode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X1Y17     encoding_8b10b_mod/encode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X1Y17     encoding_8b10b_mod/encode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X1Y20     encoding_8b10b_mod/encode_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X1Y20     encoding_8b10b_mod/encode_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X3Y20     encoding_8b10b_mod/encode_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X0Y18     encoding_8b10b_mod/encode_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X0Y18     encoding_8b10b_mod/encode_r_reg[6]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         20.000      15.000     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         20.000      15.000     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X2Y19     encoding_8b10b_mod/encode_f_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X3Y17     encoding_8b10b_mod/encode_f_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X3Y17     encoding_8b10b_mod/encode_f_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X2Y19     encoding_8b10b_mod/encode_f_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X3Y18     encoding_8b10b_mod/encode_f_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X0Y17     encoding_8b10b_mod/encode_f_reg[4]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X0Y17     encoding_8b10b_mod/encode_f_reg[4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         20.000      19.500     SLICE_X3Y18     encoding_8b10b_mod/encode_f_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_mod/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bit_clk
  To Clock:  bit_clk

Setup :           39  Failing Endpoints,  Worst Slack       -5.672ns,  Total Violation      -35.837ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.672ns  (required time - arrival time)
  Source:                 serializer_mod/count_f_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            serializer_mod/op_r_reg/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk rise@4.545ns - bit_clk fall@2.727ns)
  Data Path Delay:        7.418ns  (logic 1.306ns (17.606%)  route 6.112ns (82.394%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 12.703 - 4.545 ) 
    Source Clock Delay      (SCD):    9.056ns = ( 11.784 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.826    11.784    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.524    12.308 r  serializer_mod/count_f_reg[0]/Q
                         net (fo=10, routed)          0.562    12.870    encoding_8b10b_mod/op_r_reg_0
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_i_7/I2
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124    12.994 r  encoding_8b10b_mod/op_r_i_7/O
                         net (fo=1, routed)           0.000    12.994    encoding_8b10b_mod/op_r_i_7_n_0
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_reg_i_5/I0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.241    13.235 r  encoding_8b10b_mod/op_r_reg_i_5/O
                         net (fo=1, routed)           0.000    13.235    encoding_8b10b_mod/op_r_reg_i_5_n_0
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_reg_i_3/I0
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I0_O)      0.098    13.333 r  encoding_8b10b_mod/op_r_reg_i_3/O
                         net (fo=1, routed)           5.550    18.883    serializer_mod/op_r_reg_1
    SLICE_X5Y18                                                       r  serializer_mod/op_r_i_1/I1
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.319    19.202 r  serializer_mod/op_r_i_1/O
                         net (fo=1, routed)           0.000    19.202    serializer_mod/op_r_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.469 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     7.441    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     9.164    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.247 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    10.967    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.058 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.645    12.703    serializer_mod/CLK
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/C
                         clock pessimism              0.833    13.536    
                         clock uncertainty           -0.038    13.498    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.031    13.529    serializer_mod/op_r_reg
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                         -19.202    
  -------------------------------------------------------------------
                         slack                                 -5.672    

Slack (VIOLATED) :        -5.173ns  (required time - arrival time)
  Source:                 serializer_mod/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            serializer_mod/op_f_reg/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk fall@2.727ns - bit_clk rise@0.909ns)
  Data Path Delay:        6.978ns  (logic 1.204ns (17.254%)  route 5.774ns (82.746%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 10.888 - 2.727 ) 
    Source Clock Delay      (SCD):    9.053ns = ( 9.963 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.968 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     4.139    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     6.068    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.156 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     8.039    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.140 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.823     9.963    serializer_mod/CLK
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.518    10.481 r  serializer_mod/count_r_reg[1]/Q
                         net (fo=7, routed)           0.569    11.049    encoding_8b10b_mod/op_f_reg_i_3_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_6/S
    SLICE_X1Y18          MUXF7 (Prop_muxf7_S_O)       0.276    11.325 r  encoding_8b10b_mod/op_f_reg_i_6/O
                         net (fo=1, routed)           0.000    11.325    encoding_8b10b_mod/op_f_reg_i_6_n_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_3/I1
    SLICE_X1Y18          MUXF8 (Prop_muxf8_I1_O)      0.094    11.419 r  encoding_8b10b_mod/op_f_reg_i_3/O
                         net (fo=1, routed)           5.205    16.625    serializer_mod/op_f_reg_1
    SLICE_X2Y17                                                       r  serializer_mod/op_f_i_1/I1
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.316    16.941 r  serializer_mod/op_f_i_1/O
                         net (fo=1, routed)           0.000    16.941    serializer_mod/op_f_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     3.651 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     5.623    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.714 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     7.346    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.429 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     9.149    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.240 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.648    10.888    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.833    11.721    
                         clock uncertainty           -0.038    11.683    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.084    11.767    serializer_mod/op_f_reg
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                         -16.941    
  -------------------------------------------------------------------
                         slack                                 -5.173    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk rise@4.545ns - bit_clk fall@2.727ns)
  Data Path Delay:        2.231ns  (logic 0.772ns (34.610%)  route 1.459ns (65.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.697 - 4.545 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 11.775 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.817    11.775    deserializer_mod/CLK
    SLICE_X0Y23          FDRE                                         r  deserializer_mod/reg_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.524    12.299 f  deserializer_mod/reg_f_reg[1]/Q
                         net (fo=3, routed)           0.665    12.964    deserializer_mod/reg_f[1]
    SLICE_X0Y23                                                       f  deserializer_mod/count_r[3]_i_4/I1
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124    13.088 f  deserializer_mod/count_r[3]_i_4/O
                         net (fo=2, routed)           0.446    13.534    deserializer_mod/count_r[3]_i_4_n_0
    SLICE_X3Y23                                                       f  deserializer_mod/count_r[3]_i_1_comp/I4
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  deserializer_mod/count_r[3]_i_1_comp/O
                         net (fo=4, routed)           0.347    14.005    deserializer_mod/count_r
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.469 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     7.441    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     9.164    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.247 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    10.967    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.058 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.639    12.697    deserializer_mod/CLK
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[0]/C
                         clock pessimism              0.872    13.569    
                         clock uncertainty           -0.038    13.531    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    13.007    deserializer_mod/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk rise@4.545ns - bit_clk fall@2.727ns)
  Data Path Delay:        2.231ns  (logic 0.772ns (34.610%)  route 1.459ns (65.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.697 - 4.545 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 11.775 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.817    11.775    deserializer_mod/CLK
    SLICE_X0Y23          FDRE                                         r  deserializer_mod/reg_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.524    12.299 f  deserializer_mod/reg_f_reg[1]/Q
                         net (fo=3, routed)           0.665    12.964    deserializer_mod/reg_f[1]
    SLICE_X0Y23                                                       f  deserializer_mod/count_r[3]_i_4/I1
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124    13.088 f  deserializer_mod/count_r[3]_i_4/O
                         net (fo=2, routed)           0.446    13.534    deserializer_mod/count_r[3]_i_4_n_0
    SLICE_X3Y23                                                       f  deserializer_mod/count_r[3]_i_1_comp/I4
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  deserializer_mod/count_r[3]_i_1_comp/O
                         net (fo=4, routed)           0.347    14.005    deserializer_mod/count_r
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.469 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     7.441    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     9.164    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.247 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    10.967    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.058 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.639    12.697    deserializer_mod/CLK
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[1]/C
                         clock pessimism              0.872    13.569    
                         clock uncertainty           -0.038    13.531    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    13.007    deserializer_mod/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk rise@4.545ns - bit_clk fall@2.727ns)
  Data Path Delay:        2.231ns  (logic 0.772ns (34.610%)  route 1.459ns (65.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 12.697 - 4.545 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 11.775 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.817    11.775    deserializer_mod/CLK
    SLICE_X0Y23          FDRE                                         r  deserializer_mod/reg_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.524    12.299 f  deserializer_mod/reg_f_reg[1]/Q
                         net (fo=3, routed)           0.665    12.964    deserializer_mod/reg_f[1]
    SLICE_X0Y23                                                       f  deserializer_mod/count_r[3]_i_4/I1
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124    13.088 f  deserializer_mod/count_r[3]_i_4/O
                         net (fo=2, routed)           0.446    13.534    deserializer_mod/count_r[3]_i_4_n_0
    SLICE_X3Y23                                                       f  deserializer_mod/count_r[3]_i_1_comp/I4
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  deserializer_mod/count_r[3]_i_1_comp/O
                         net (fo=4, routed)           0.347    14.005    deserializer_mod/count_r
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.469 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     7.441    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     9.164    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.247 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    10.967    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.058 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.639    12.697    deserializer_mod/CLK
    SLICE_X2Y24          FDRE                                         r  deserializer_mod/count_r_reg[2]/C
                         clock pessimism              0.872    13.569    
                         clock uncertainty           -0.038    13.531    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    13.007    deserializer_mod/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_f_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk fall@2.727ns - bit_clk rise@0.909ns)
  Data Path Delay:        2.242ns  (logic 0.766ns (34.165%)  route 1.476ns (65.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 10.878 - 2.727 ) 
    Source Clock Delay      (SCD):    9.045ns = ( 9.955 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.968 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     4.139    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     6.068    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.156 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     8.039    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.140 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.815     9.955    deserializer_mod/CLK
    SLICE_X0Y25          FDRE                                         r  deserializer_mod/reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.518    10.473 r  deserializer_mod/reg_r_reg[7]/Q
                         net (fo=3, routed)           0.678    11.151    deserializer_mod/reg_r[7]
    SLICE_X1Y25                                                       r  deserializer_mod/count_f[3]_i_4__0/I0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.275 f  deserializer_mod/count_f[3]_i_4__0/O
                         net (fo=2, routed)           0.453    11.728    deserializer_mod/count_f[3]_i_4__0_n_0
    SLICE_X3Y25                                                       f  deserializer_mod/count_f[3]_i_1_comp/I4
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.852 r  deserializer_mod/count_f[3]_i_1_comp/O
                         net (fo=4, routed)           0.345    12.197    deserializer_mod/count_f
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     3.651 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     5.623    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.714 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     7.346    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.429 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     9.149    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.240 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.638    10.878    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.833    11.711    
                         clock uncertainty           -0.038    11.673    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.426    11.247    deserializer_mod/count_f_reg[0]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_f_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk fall@2.727ns - bit_clk rise@0.909ns)
  Data Path Delay:        2.242ns  (logic 0.766ns (34.165%)  route 1.476ns (65.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 10.878 - 2.727 ) 
    Source Clock Delay      (SCD):    9.045ns = ( 9.955 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.968 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     4.139    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     6.068    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.156 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     8.039    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.140 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.815     9.955    deserializer_mod/CLK
    SLICE_X0Y25          FDRE                                         r  deserializer_mod/reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.518    10.473 r  deserializer_mod/reg_r_reg[7]/Q
                         net (fo=3, routed)           0.678    11.151    deserializer_mod/reg_r[7]
    SLICE_X1Y25                                                       r  deserializer_mod/count_f[3]_i_4__0/I0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.275 f  deserializer_mod/count_f[3]_i_4__0/O
                         net (fo=2, routed)           0.453    11.728    deserializer_mod/count_f[3]_i_4__0_n_0
    SLICE_X3Y25                                                       f  deserializer_mod/count_f[3]_i_1_comp/I4
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.852 r  deserializer_mod/count_f[3]_i_1_comp/O
                         net (fo=4, routed)           0.345    12.197    deserializer_mod/count_f
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     3.651 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     5.623    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.714 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     7.346    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.429 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     9.149    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.240 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.638    10.878    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.833    11.711    
                         clock uncertainty           -0.038    11.673    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.426    11.247    deserializer_mod/count_f_reg[1]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_f_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk fall@2.727ns - bit_clk rise@0.909ns)
  Data Path Delay:        2.242ns  (logic 0.766ns (34.165%)  route 1.476ns (65.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 10.878 - 2.727 ) 
    Source Clock Delay      (SCD):    9.045ns = ( 9.955 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.968 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     4.139    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     6.068    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.156 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     8.039    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.140 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.815     9.955    deserializer_mod/CLK
    SLICE_X0Y25          FDRE                                         r  deserializer_mod/reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.518    10.473 r  deserializer_mod/reg_r_reg[7]/Q
                         net (fo=3, routed)           0.678    11.151    deserializer_mod/reg_r[7]
    SLICE_X1Y25                                                       r  deserializer_mod/count_f[3]_i_4__0/I0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.275 f  deserializer_mod/count_f[3]_i_4__0/O
                         net (fo=2, routed)           0.453    11.728    deserializer_mod/count_f[3]_i_4__0_n_0
    SLICE_X3Y25                                                       f  deserializer_mod/count_f[3]_i_1_comp/I4
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.852 r  deserializer_mod/count_f[3]_i_1_comp/O
                         net (fo=4, routed)           0.345    12.197    deserializer_mod/count_f
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     3.651 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     5.623    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.714 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     7.346    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.429 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     9.149    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.240 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.638    10.878    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.833    11.711    
                         clock uncertainty           -0.038    11.673    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.426    11.247    deserializer_mod/count_f_reg[2]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/count_f_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk fall@2.727ns - bit_clk rise@0.909ns)
  Data Path Delay:        2.242ns  (logic 0.766ns (34.165%)  route 1.476ns (65.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 10.878 - 2.727 ) 
    Source Clock Delay      (SCD):    9.045ns = ( 9.955 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.968 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     4.139    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     6.068    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.156 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     8.039    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.140 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.815     9.955    deserializer_mod/CLK
    SLICE_X0Y25          FDRE                                         r  deserializer_mod/reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.518    10.473 r  deserializer_mod/reg_r_reg[7]/Q
                         net (fo=3, routed)           0.678    11.151    deserializer_mod/reg_r[7]
    SLICE_X1Y25                                                       r  deserializer_mod/count_f[3]_i_4__0/I0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.275 f  deserializer_mod/count_f[3]_i_4__0/O
                         net (fo=2, routed)           0.453    11.728    deserializer_mod/count_f[3]_i_4__0_n_0
    SLICE_X3Y25                                                       f  deserializer_mod/count_f[3]_i_1_comp/I4
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.852 r  deserializer_mod/count_f[3]_i_1_comp/O
                         net (fo=4, routed)           0.345    12.197    deserializer_mod/count_f
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     3.651 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     5.623    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.714 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     7.346    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.429 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     9.149    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.240 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.638    10.878    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.833    11.711    
                         clock uncertainty           -0.038    11.673    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.426    11.247    deserializer_mod/count_f_reg[3]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 deserializer_mod/reg_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/op_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (bit_clk rise@4.545ns - bit_clk fall@2.727ns)
  Data Path Delay:        2.478ns  (logic 0.896ns (36.152%)  route 1.582ns (63.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 12.700 - 4.545 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 11.775 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.817    11.775    deserializer_mod/CLK
    SLICE_X0Y23          FDRE                                         r  deserializer_mod/reg_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.524    12.299 r  deserializer_mod/reg_f_reg[1]/Q
                         net (fo=3, routed)           0.665    12.964    deserializer_mod/reg_f[1]
    SLICE_X0Y23                                                       r  deserializer_mod/count_r[3]_i_4/I1
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124    13.088 r  deserializer_mod/count_r[3]_i_4/O
                         net (fo=2, routed)           0.295    13.383    deserializer_mod/count_r[3]_i_4_n_0
    SLICE_X3Y23                                                       r  deserializer_mod/count_r[3]_i_3/I4
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.507 f  deserializer_mod/count_r[3]_i_3/O
                         net (fo=1, routed)           0.290    13.797    deserializer_mod/count_r[3]_i_3_n_0
    SLICE_X3Y22                                                       f  deserializer_mod/op_r[9]_i_1/I4
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.124    13.921 r  deserializer_mod/op_r[9]_i_1/O
                         net (fo=10, routed)          0.332    14.253    deserializer_mod/op_r_1
    SLICE_X1Y22          FDRE                                         r  deserializer_mod/op_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.469 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     7.441    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     9.164    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.247 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    10.967    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.058 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.642    12.700    deserializer_mod/CLK
    SLICE_X1Y22          FDRE                                         r  deserializer_mod/op_r_reg[0]/C
                         clock pessimism              0.872    13.572    
                         clock uncertainty           -0.038    13.534    
    SLICE_X1Y22          FDRE (Setup_fdre_C_CE)      -0.205    13.329    deserializer_mod/op_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 -0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pll_mod/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'bit_clk'  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/reg_f_reg[9]_replica/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bit_clk fall@2.727ns - bit_clk fall@2.727ns)
  Data Path Delay:        1.679ns  (logic 0.071ns (4.228%)  route 1.608ns (95.772%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.371 - 2.727 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 4.352 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     3.014 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     3.677    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.703 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     4.302    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.352 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     4.896    pll_mod/bit_clk
    BUFGCTRL_X0Y2                                                     f  pll_mod/bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.922 f  pll_mod/bit_clk_BUFG_inst/O
                         net (fo=1, routed)           0.838     5.761    serializer_mod/bit_clk
    SLICE_X5Y19                                                       f  serializer_mod/reg_f[9]_i_1/I1
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     5.806 r  serializer_mod/reg_f[9]_i_1/O
                         net (fo=3, routed)           0.226     6.032    deserializer_mod/D[0]
    SLICE_X4Y22          FDRE                                         r  deserializer_mod/reg_f_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.879     6.371    deserializer_mod/CLK
    SLICE_X4Y22          FDRE                                         r  deserializer_mod/reg_f_reg[9]_replica/C  (IS_INVERTED)
                         clock pessimism             -0.519     5.852    
                         clock uncertainty            0.038     5.890    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.063     5.953    deserializer_mod/reg_f_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         -5.953    
                         arrival time                           6.032    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pll_mod/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'bit_clk'  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/reg_f_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bit_clk fall@2.727ns - bit_clk fall@2.727ns)
  Data Path Delay:        1.691ns  (logic 0.071ns (4.200%)  route 1.620ns (95.800%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 6.373 - 2.727 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 4.352 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     3.014 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     3.677    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.703 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     4.302    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.352 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     4.896    pll_mod/bit_clk
    BUFGCTRL_X0Y2                                                     f  pll_mod/bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.922 f  pll_mod/bit_clk_BUFG_inst/O
                         net (fo=1, routed)           0.838     5.761    serializer_mod/bit_clk
    SLICE_X5Y19                                                       f  serializer_mod/reg_f[9]_i_1/I1
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     5.806 r  serializer_mod/reg_f[9]_i_1/O
                         net (fo=3, routed)           0.237     6.043    deserializer_mod/D[0]
    SLICE_X0Y21          FDRE                                         r  deserializer_mod/reg_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.881     6.373    deserializer_mod/CLK
    SLICE_X0Y21          FDRE                                         r  deserializer_mod/reg_f_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.519     5.854    
                         clock uncertainty            0.038     5.892    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.063     5.955    deserializer_mod/reg_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.955    
                         arrival time                           6.043    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pll_mod/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'bit_clk'  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/reg_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bit_clk rise@0.909ns - bit_clk rise@0.909ns)
  Data Path Delay:        1.790ns  (logic 0.071ns (3.967%)  route 1.719ns (96.033%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.551 - 0.909 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 2.534 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    pll_mod/bit_clk
    BUFGCTRL_X0Y2                                                     r  pll_mod/bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.104 r  pll_mod/bit_clk_BUFG_inst/O
                         net (fo=1, routed)           0.838     3.942    serializer_mod/bit_clk
    SLICE_X5Y19                                                       r  serializer_mod/reg_f[9]_i_1/I1
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     3.987 r  serializer_mod/reg_f[9]_i_1/O
                         net (fo=3, routed)           0.336     4.324    deserializer_mod/D[0]
    SLICE_X3Y25          FDRE                                         r  deserializer_mod/reg_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     1.385 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     2.104    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     3.000    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.053 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     3.645    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.674 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.877     4.551    deserializer_mod/CLK
    SLICE_X3Y25          FDRE                                         r  deserializer_mod/reg_r_reg[9]/C
                         clock pessimism             -0.519     4.032    
                         clock uncertainty            0.038     4.070    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.070     4.140    deserializer_mod/reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 serializer_mod/op_f_reg/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            serializer_mod/op_f_reg/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bit_clk fall@2.727ns - bit_clk fall@2.727ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.677%)  route 0.149ns (41.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 6.377 - 2.727 ) 
    Source Clock Delay      (SCD):    2.812ns = ( 5.539 - 2.727 ) 
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     3.014 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     3.677    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.703 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     4.302    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.352 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     4.896    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.922 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.617     5.539    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.167     5.706 r  serializer_mod/op_f_reg/Q
                         net (fo=2, routed)           0.149     5.855    serializer_mod/op_f
    SLICE_X2Y17                                                       r  serializer_mod/op_f_i_1/I5
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     5.900 r  serializer_mod/op_f_i_1/O
                         net (fo=1, routed)           0.000     5.900    serializer_mod/op_f_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.885     6.377    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/C  (IS_INVERTED)
                         clock pessimism             -0.839     5.539    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.125     5.664    serializer_mod/op_f_reg
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 serializer_mod/op_r_reg/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            serializer_mod/op_r_reg/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bit_clk rise@0.909ns - bit_clk rise@0.909ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns = ( 4.557 - 0.909 ) 
    Source Clock Delay      (SCD):    2.811ns = ( 3.720 - 0.909 ) 
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.616     3.720    serializer_mod/CLK
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     3.861 r  serializer_mod/op_r_reg/Q
                         net (fo=2, routed)           0.231     4.092    serializer_mod/op_r
    SLICE_X5Y18                                                       r  serializer_mod/op_r_i_1/I5
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.045     4.137 r  serializer_mod/op_r_i_1/O
                         net (fo=1, routed)           0.000     4.137    serializer_mod/op_r_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     1.385 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     2.104    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.133 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     3.000    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.053 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     3.645    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.674 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.883     4.557    serializer_mod/CLK
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/C
                         clock pessimism             -0.838     3.720    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.092     3.812    serializer_mod/op_r_reg
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 deserializer_mod/reg_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/op_f_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.818ns  (bit_clk fall@2.727ns - bit_clk rise@4.545ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.513%)  route 0.121ns (42.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 6.369 - 2.727 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 7.350 - 4.545 ) 
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     4.832 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     5.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     6.121    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.171 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     6.714    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.740 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.610     7.350    deserializer_mod/CLK
    SLICE_X0Y25          FDRE                                         r  deserializer_mod/reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.164     7.514 r  deserializer_mod/reg_r_reg[7]/Q
                         net (fo=3, routed)           0.121     7.635    deserializer_mod/reg_r[7]
    SLICE_X2Y25          FDRE                                         r  deserializer_mod/op_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.877     6.369    deserializer_mod/CLK
    SLICE_X2Y25          FDRE                                         r  deserializer_mod/op_f_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.825     5.545    
                         clock uncertainty            0.038     5.582    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.080     5.662    deserializer_mod/op_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           7.635    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.975ns  (arrival time - required time)
  Source:                 deserializer_mod/reg_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/op_f_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.818ns  (bit_clk fall@2.727ns - bit_clk rise@4.545ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 6.370 - 2.727 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 7.350 - 4.545 ) 
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     4.832 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     5.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     6.121    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.171 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     6.714    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.740 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.610     7.350    deserializer_mod/CLK
    SLICE_X1Y25          FDRE                                         r  deserializer_mod/reg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     7.491 r  deserializer_mod/reg_r_reg[1]/Q
                         net (fo=3, routed)           0.131     7.622    deserializer_mod/reg_r[1]
    SLICE_X0Y26          FDRE                                         r  deserializer_mod/op_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.878     6.370    deserializer_mod/CLK
    SLICE_X0Y26          FDRE                                         r  deserializer_mod/op_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.825     5.546    
                         clock uncertainty            0.038     5.583    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.064     5.647    deserializer_mod/op_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.647    
                         arrival time                           7.622    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.976ns  (arrival time - required time)
  Source:                 deserializer_mod/reg_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/op_f_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.818ns  (bit_clk fall@2.727ns - bit_clk rise@4.545ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 6.370 - 2.727 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 7.350 - 4.545 ) 
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     4.832 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     5.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     6.121    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.171 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     6.714    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.740 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.610     7.350    deserializer_mod/CLK
    SLICE_X1Y25          FDRE                                         r  deserializer_mod/reg_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     7.491 r  deserializer_mod/reg_r_reg[8]/Q
                         net (fo=3, routed)           0.135     7.626    deserializer_mod/reg_r[8]
    SLICE_X0Y26          FDRE                                         r  deserializer_mod/op_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.878     6.370    deserializer_mod/CLK
    SLICE_X0Y26          FDRE                                         r  deserializer_mod/op_f_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.825     5.546    
                         clock uncertainty            0.038     5.583    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.067     5.650    deserializer_mod/op_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           7.626    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.980ns  (arrival time - required time)
  Source:                 deserializer_mod/reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/reg_f_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.818ns  (bit_clk fall@2.727ns - bit_clk rise@4.545ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.304%)  route 0.170ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 6.370 - 2.727 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 7.350 - 4.545 ) 
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     4.832 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     5.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     6.121    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.171 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     6.714    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.740 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.610     7.350    deserializer_mod/CLK
    SLICE_X3Y25          FDRE                                         r  deserializer_mod/reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     7.491 r  deserializer_mod/reg_r_reg[5]/Q
                         net (fo=4, routed)           0.170     7.661    deserializer_mod/reg_r[5]
    SLICE_X3Y23          FDRE                                         r  deserializer_mod/reg_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.878     6.370    deserializer_mod/CLK
    SLICE_X3Y23          FDRE                                         r  deserializer_mod/reg_f_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.804     5.567    
                         clock uncertainty            0.038     5.604    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.077     5.681    deserializer_mod/reg_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           7.661    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 deserializer_mod/reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            deserializer_mod/op_f_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.818ns  (bit_clk fall@2.727ns - bit_clk rise@4.545ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 6.369 - 2.727 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 7.350 - 4.545 ) 
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    4.545     4.545 r  
    U7                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     4.832 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     5.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     6.121    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.171 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     6.714    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.740 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.610     7.350    deserializer_mod/CLK
    SLICE_X3Y25          FDRE                                         r  deserializer_mod/reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     7.491 r  deserializer_mod/reg_r_reg[5]/Q
                         net (fo=4, routed)           0.143     7.634    deserializer_mod/reg_r[5]
    SLICE_X2Y25          FDRE                                         r  deserializer_mod/op_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     3.203 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     3.922    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.951 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     4.818    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.871 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592     5.463    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.492 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.877     6.369    deserializer_mod/CLK
    SLICE_X2Y25          FDRE                                         r  deserializer_mod/op_f_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.825     5.545    
                         clock uncertainty            0.038     5.582    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.068     5.650    deserializer_mod/op_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           7.634    
  -------------------------------------------------------------------
                         slack                                  1.984    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bit_clk
Waveform(ns):       { 0.909 2.727 }
Period(ns):         3.636
Sources:            { pll_mod/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.636       1.481      BUFGCTRL_X0Y1   bit_clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         3.636       1.481      BUFGCTRL_X0Y2   pll_mod/bit_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         3.636       2.387      PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X4Y22     deserializer_mod/reg_f_reg[9]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X5Y25     deserializer_mod/count_f_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X5Y25     deserializer_mod/count_f_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X5Y25     deserializer_mod/count_f_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X5Y25     deserializer_mod/count_f_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X2Y24     deserializer_mod/count_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.636       2.636      SLICE_X2Y24     deserializer_mod/count_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.636       156.364    PLLE2_ADV_X1Y0  pll_mod/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y24     deserializer_mod/count_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y24     deserializer_mod/count_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y24     deserializer_mod/count_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X3Y24     deserializer_mod/count_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X1Y22     deserializer_mod/op_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X0Y22     deserializer_mod/op_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X0Y22     deserializer_mod/op_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X0Y22     deserializer_mod/op_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X1Y22     deserializer_mod/op_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X0Y22     deserializer_mod/op_r_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X4Y22     deserializer_mod/reg_f_reg[9]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X5Y25     deserializer_mod/count_f_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X5Y25     deserializer_mod/count_f_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X5Y25     deserializer_mod/count_f_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X5Y25     deserializer_mod/count_f_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y25     deserializer_mod/op_f_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X0Y26     deserializer_mod/op_f_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y25     deserializer_mod/op_f_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y25     deserializer_mod/op_f_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.818       1.318      SLICE_X2Y25     deserializer_mod/op_f_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  bit_clk

Setup :           10  Failing Endpoints,  Worst Slack       -5.803ns,  Total Violation      -53.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.803ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk rise@0.909ns - clk rise@0.000ns)
  Data Path Delay:        10.041ns  (logic 1.145ns (11.404%)  route 8.896ns (88.596%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 9.066 - 0.909 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824     5.154    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  encoding_8b10b_mod/encode_r_reg[6]/Q
                         net (fo=3, routed)           0.980     6.613    encoding_8b10b_mod/encode_r_reg_n_0_[6]
    SLICE_X0Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_9/I0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.295     6.908 f  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562     8.470    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.594 f  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    10.702    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.245    15.071    serializer_mod/count_r[0]
    SLICE_X4Y19                                                       r  serializer_mod/count_r[3]_i_1/I4
    SLICE_X4Y19          LUT5 (Prop_lut5_I4_O)        0.124    15.195 r  serializer_mod/count_r[3]_i_1/O
                         net (fo=1, routed)           0.000    15.195    serializer_mod/count_r[3]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  serializer_mod/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     1.833 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     3.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.610 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     7.331    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.422 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.644     9.066    serializer_mod/CLK
    SLICE_X4Y19          FDRE                                         r  serializer_mod/count_r_reg[3]/C
                         clock pessimism              0.343     9.409    
                         clock uncertainty           -0.094     9.315    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.077     9.392    serializer_mod/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                 -5.803    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_f_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk fall@20.909ns - clk fall@20.000ns)
  Data Path Delay:        10.008ns  (logic 1.093ns (10.922%)  route 8.915ns (89.078%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 29.070 - 20.909 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 25.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824    25.154    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.422    25.576 r  encoding_8b10b_mod/encode_f_reg[6]/Q
                         net (fo=3, routed)           0.958    26.535    encoding_8b10b_mod/encode_f_reg_n_0_[6]
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_9/I1
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.299    26.834 r  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562    28.396    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    30.628    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    30.752 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.286    35.038    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       f  serializer_mod/count_f[2]_i_1/I0
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.124    35.162 r  serializer_mod/count_f[2]_i_1/O
                         net (fo=1, routed)           0.000    35.162    serializer_mod/count_f[2]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   20.909    20.909 f  
    U7                                                0.000    20.909 f  clk (IN)
                         net (fo=0)                   0.000    20.909    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    21.833 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    23.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.896 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631    25.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.610 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    27.331    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.422 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.648    29.070    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.343    29.413    
                         clock uncertainty           -0.094    29.319    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.084    29.403    serializer_mod/count_f_reg[2]
  -------------------------------------------------------------------
                         required time                         29.403    
                         arrival time                         -35.162    
  -------------------------------------------------------------------
                         slack                                 -5.759    

Slack (VIOLATED) :        -5.752ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_f_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk fall@20.909ns - clk fall@20.000ns)
  Data Path Delay:        9.998ns  (logic 1.093ns (10.932%)  route 8.905ns (89.068%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 29.069 - 20.909 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 25.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824    25.154    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.422    25.576 f  encoding_8b10b_mod/encode_f_reg[6]/Q
                         net (fo=3, routed)           0.958    26.535    encoding_8b10b_mod/encode_f_reg_n_0_[6]
    SLICE_X0Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_9/I1
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.299    26.834 f  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562    28.396    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    28.520 f  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    30.628    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    30.752 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.276    35.028    serializer_mod/count_r[0]
    SLICE_X4Y17                                                       r  serializer_mod/count_f[3]_i_1/I4
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124    35.152 r  serializer_mod/count_f[3]_i_1/O
                         net (fo=1, routed)           0.000    35.152    serializer_mod/count_f[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  serializer_mod/count_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   20.909    20.909 f  
    U7                                                0.000    20.909 f  clk (IN)
                         net (fo=0)                   0.000    20.909    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    21.833 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    23.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.896 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631    25.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.610 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    27.331    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.422 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.647    29.069    serializer_mod/CLK
    SLICE_X4Y17          FDRE                                         r  serializer_mod/count_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.343    29.412    
                         clock uncertainty           -0.094    29.318    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.082    29.400    serializer_mod/count_f_reg[3]
  -------------------------------------------------------------------
                         required time                         29.400    
                         arrival time                         -35.152    
  -------------------------------------------------------------------
                         slack                                 -5.752    

Slack (VIOLATED) :        -5.707ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk rise@0.909ns - clk rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 1.145ns (11.564%)  route 8.756ns (88.436%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 9.067 - 0.909 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824     5.154    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  encoding_8b10b_mod/encode_r_reg[6]/Q
                         net (fo=3, routed)           0.980     6.613    encoding_8b10b_mod/encode_r_reg_n_0_[6]
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_9/I0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.295     6.908 r  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562     8.470    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    10.702    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.826 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.105    14.932    serializer_mod/count_r[0]
    SLICE_X1Y19                                                       f  serializer_mod/count_r[0]_i_1/I0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    15.056 r  serializer_mod/count_r[0]_i_1/O
                         net (fo=1, routed)           0.000    15.056    serializer_mod/count_r[0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  serializer_mod/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     1.833 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     3.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.610 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     7.331    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.422 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.645     9.067    serializer_mod/CLK
    SLICE_X1Y19          FDRE                                         r  serializer_mod/count_r_reg[0]/C
                         clock pessimism              0.343     9.410    
                         clock uncertainty           -0.094     9.316    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.032     9.348    serializer_mod/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.707    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk rise@0.909ns - clk rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 1.145ns (11.549%)  route 8.769ns (88.451%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 9.067 - 0.909 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824     5.154    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  encoding_8b10b_mod/encode_r_reg[6]/Q
                         net (fo=3, routed)           0.980     6.613    encoding_8b10b_mod/encode_r_reg_n_0_[6]
    SLICE_X0Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_9/I0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.295     6.908 f  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562     8.470    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.594 f  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    10.702    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.118    14.945    serializer_mod/count_r[0]
    SLICE_X4Y18                                                       r  serializer_mod/count_r[1]_i_1/I4
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124    15.069 r  serializer_mod/count_r[1]_i_1/O
                         net (fo=1, routed)           0.000    15.069    serializer_mod/count_r[1]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     1.833 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     3.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.610 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     7.331    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.422 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.645     9.067    serializer_mod/CLK
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[1]/C
                         clock pessimism              0.343     9.410    
                         clock uncertainty           -0.094     9.316    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.077     9.393    serializer_mod/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                 -5.675    

Slack (VIOLATED) :        -5.661ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk rise@0.909ns - clk rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 1.145ns (11.564%)  route 8.757ns (88.436%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 9.067 - 0.909 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824     5.154    encoding_8b10b_mod/CLK
    SLICE_X0Y18          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  encoding_8b10b_mod/encode_r_reg[6]/Q
                         net (fo=3, routed)           0.980     6.613    encoding_8b10b_mod/encode_r_reg_n_0_[6]
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_9/I0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.295     6.908 r  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562     8.470    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    10.702    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.826 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.106    14.932    serializer_mod/count_r[0]
    SLICE_X4Y18                                                       f  serializer_mod/count_r[2]_i_1/I0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  serializer_mod/count_r[2]_i_1/O
                         net (fo=1, routed)           0.000    15.056    serializer_mod/count_r[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     1.833 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     3.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.610 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     7.331    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.422 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.645     9.067    serializer_mod/CLK
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[2]/C
                         clock pessimism              0.343     9.410    
                         clock uncertainty           -0.094     9.316    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.079     9.395    serializer_mod/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -5.661    

Slack (VIOLATED) :        -5.630ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_f_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk fall@20.909ns - clk fall@20.000ns)
  Data Path Delay:        9.877ns  (logic 1.093ns (11.066%)  route 8.784ns (88.934%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 29.070 - 20.909 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 25.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824    25.154    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.422    25.576 f  encoding_8b10b_mod/encode_f_reg[6]/Q
                         net (fo=3, routed)           0.958    26.535    encoding_8b10b_mod/encode_f_reg_n_0_[6]
    SLICE_X0Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_9/I1
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.299    26.834 f  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562    28.396    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    28.520 f  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    30.628    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    30.752 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.156    34.908    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       r  serializer_mod/count_f[1]_i_1/I4
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124    35.032 r  serializer_mod/count_f[1]_i_1/O
                         net (fo=1, routed)           0.000    35.032    serializer_mod/count_f[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   20.909    20.909 f  
    U7                                                0.000    20.909 f  clk (IN)
                         net (fo=0)                   0.000    20.909    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    21.833 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    23.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.896 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631    25.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.610 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    27.331    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.422 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.648    29.070    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.343    29.413    
                         clock uncertainty           -0.094    29.319    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.082    29.401    serializer_mod/count_f_reg[1]
  -------------------------------------------------------------------
                         required time                         29.401    
                         arrival time                         -35.032    
  -------------------------------------------------------------------
                         slack                                 -5.630    

Slack (VIOLATED) :        -5.623ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_f_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk fall@20.909ns - clk fall@20.000ns)
  Data Path Delay:        9.874ns  (logic 1.093ns (11.069%)  route 8.781ns (88.931%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 29.070 - 20.909 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 25.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824    25.154    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.422    25.576 r  encoding_8b10b_mod/encode_f_reg[6]/Q
                         net (fo=3, routed)           0.958    26.535    encoding_8b10b_mod/encode_f_reg_n_0_[6]
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_9/I1
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.299    26.834 r  encoding_8b10b_mod/count_f[3]_i_9/O
                         net (fo=1, routed)           1.562    28.396    encoding_8b10b_mod/sel0[6]
    SLICE_X1Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_5/I0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  encoding_8b10b_mod/count_f[3]_i_5/O
                         net (fo=1, routed)           2.109    30.628    encoding_8b10b_mod/count_f[3]_i_5_n_0
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I5
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124    30.752 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           4.153    34.905    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       f  serializer_mod/count_f[0]_i_1/I0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    35.029 r  serializer_mod/count_f[0]_i_1/O
                         net (fo=1, routed)           0.000    35.029    serializer_mod/count_f[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   20.909    20.909 f  
    U7                                                0.000    20.909 f  clk (IN)
                         net (fo=0)                   0.000    20.909    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    21.833 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    23.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.896 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631    25.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.610 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    27.331    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.422 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.648    29.070    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.343    29.413    
                         clock uncertainty           -0.094    29.319    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.086    29.405    serializer_mod/count_f_reg[0]
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -35.029    
  -------------------------------------------------------------------
                         slack                                 -5.623    

Slack (VIOLATED) :        -4.498ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/op_r_reg/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk rise@0.909ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 1.339ns (15.404%)  route 7.354ns (84.596%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 9.067 - 0.909 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.822     5.152    encoding_8b10b_mod/CLK
    SLICE_X3Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  encoding_8b10b_mod/encode_r_reg[7]/Q
                         net (fo=3, routed)           1.804     7.375    encoding_8b10b_mod/encode_r_reg_n_0_[7]
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_i_10/I0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.299     7.674 r  encoding_8b10b_mod/op_r_i_10/O
                         net (fo=1, routed)           0.000     7.674    encoding_8b10b_mod/op_r_i_10_n_0
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_reg_i_6/I1
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.214     7.888 r  encoding_8b10b_mod/op_r_reg_i_6/O
                         net (fo=1, routed)           0.000     7.888    encoding_8b10b_mod/op_r_reg_i_6_n_0
    SLICE_X2Y18                                                       r  encoding_8b10b_mod/op_r_reg_i_3/I1
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I1_O)      0.088     7.976 r  encoding_8b10b_mod/op_r_reg_i_3/O
                         net (fo=1, routed)           5.550    13.526    serializer_mod/op_r_reg_1
    SLICE_X5Y18                                                       r  serializer_mod/op_r_i_1/I1
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.319    13.845 r  serializer_mod/op_r_i_1/O
                         net (fo=1, routed)           0.000    13.845    serializer_mod/op_r_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     1.833 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     3.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.610 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720     7.331    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.422 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.645     9.067    serializer_mod/CLK
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/C
                         clock pessimism              0.343     9.410    
                         clock uncertainty           -0.094     9.316    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.031     9.347    serializer_mod/op_r_reg
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                 -4.498    

Slack (VIOLATED) :        -3.733ns  (required time - arrival time)
  Source:                 encoding_8b10b_mod/encode_f_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/op_f_reg/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.909ns  (bit_clk fall@20.909ns - clk fall@20.000ns)
  Data Path Delay:        7.982ns  (logic 1.248ns (15.635%)  route 6.734ns (84.365%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 29.070 - 20.909 ) 
    Source Clock Delay      (SCD):    5.154ns = ( 25.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.824    25.154    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.459    25.613 r  encoding_8b10b_mod/encode_f_reg[3]/Q
                         net (fo=3, routed)           1.529    27.142    encoding_8b10b_mod/encode_f_reg_n_0_[3]
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_i_8/I1
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124    27.266 r  encoding_8b10b_mod/op_f_i_8/O
                         net (fo=1, routed)           0.000    27.266    encoding_8b10b_mod/op_f_i_8_n_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_5/I1
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I1_O)      0.245    27.511 r  encoding_8b10b_mod/op_f_reg_i_5/O
                         net (fo=1, routed)           0.000    27.511    encoding_8b10b_mod/op_f_reg_i_5_n_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_3/I0
    SLICE_X1Y18          MUXF8 (Prop_muxf8_I0_O)      0.104    27.615 r  encoding_8b10b_mod/op_f_reg_i_3/O
                         net (fo=1, routed)           5.205    32.821    serializer_mod/op_f_reg_1
    SLICE_X2Y17                                                       r  serializer_mod/op_f_i_1/I1
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.316    33.137 r  serializer_mod/op_f_i_1/O
                         net (fo=1, routed)           0.000    33.137    serializer_mod/op_f_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   20.909    20.909 f  
    U7                                                0.000    20.909 f  clk (IN)
                         net (fo=0)                   0.000    20.909    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    21.833 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    23.805    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.896 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631    25.527    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.610 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.720    27.331    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.422 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.648    29.070    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.343    29.413    
                         clock uncertainty           -0.094    29.319    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.084    29.403    serializer_mod/op_f_reg
  -------------------------------------------------------------------
                         required time                         29.403    
                         arrival time                         -33.137    
  -------------------------------------------------------------------
                         slack                                 -3.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk rise@19.091ns - clk fall@20.000ns)
  Data Path Delay:        8.819ns  (logic 1.124ns (12.745%)  route 7.695ns (87.255%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        9.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 28.144 - 19.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    25.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    25.138 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.581    28.719    serializer_mod/count_r[0]
    SLICE_X4Y18                                                       f  serializer_mod/count_r[2]_i_1/I0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.100    28.819 r  serializer_mod/count_r[2]_i_1/O
                         net (fo=1, routed)           0.000    28.819    serializer_mod/count_r[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)   19.091    19.091 r  
    U7                                                0.000    19.091 r  clk (IN)
                         net (fo=0)                   0.000    19.091    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    20.149 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    22.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    22.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    24.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    24.337 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    26.220    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    26.321 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.823    28.144    serializer_mod/CLK
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[2]/C
                         clock pessimism              0.000    28.144    
                         clock uncertainty            0.094    28.239    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.331    28.570    serializer_mod/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.570    
                         arrival time                          28.819    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk rise@19.091ns - clk fall@20.000ns)
  Data Path Delay:        8.831ns  (logic 1.124ns (12.727%)  route 7.707ns (87.273%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 28.144 - 19.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    25.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    25.138 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.593    28.731    serializer_mod/count_r[0]
    SLICE_X4Y18                                                       r  serializer_mod/count_r[1]_i_1/I4
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.100    28.831 r  serializer_mod/count_r[1]_i_1/O
                         net (fo=1, routed)           0.000    28.831    serializer_mod/count_r[1]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)   19.091    19.091 r  
    U7                                                0.000    19.091 r  clk (IN)
                         net (fo=0)                   0.000    19.091    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    20.149 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    22.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    22.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    24.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    24.337 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    26.220    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    26.321 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.823    28.144    serializer_mod/CLK
    SLICE_X4Y18          FDRE                                         r  serializer_mod/count_r_reg[1]/C
                         clock pessimism              0.000    28.144    
                         clock uncertainty            0.094    28.239    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.330    28.569    serializer_mod/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                        -28.569    
                         arrival time                          28.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk fall@39.091ns - clk rise@40.000ns)
  Data Path Delay:        8.862ns  (logic 1.124ns (12.683%)  route 7.738ns (87.317%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.056ns = ( 48.147 - 39.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    40.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    45.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    45.138 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.624    48.762    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       f  serializer_mod/count_f[0]_i_1/I0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.100    48.862 r  serializer_mod/count_f[0]_i_1/O
                         net (fo=1, routed)           0.000    48.862    serializer_mod/count_f[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   39.091    39.091 f  
    U7                                                0.000    39.091 f  clk (IN)
                         net (fo=0)                   0.000    39.091    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    40.149 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    42.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    42.421 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    44.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    44.337 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    46.220    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    46.321 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.826    48.147    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    48.147    
                         clock uncertainty            0.094    48.242    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.339    48.581    serializer_mod/count_f_reg[0]
  -------------------------------------------------------------------
                         required time                        -48.581    
                         arrival time                          48.862    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk fall@39.091ns - clk rise@40.000ns)
  Data Path Delay:        8.864ns  (logic 1.124ns (12.681%)  route 7.740ns (87.319%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.056ns = ( 48.147 - 39.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    40.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    45.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    45.138 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.626    48.764    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       r  serializer_mod/count_f[1]_i_1/I4
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.100    48.864 r  serializer_mod/count_f[1]_i_1/O
                         net (fo=1, routed)           0.000    48.864    serializer_mod/count_f[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   39.091    39.091 f  
    U7                                                0.000    39.091 f  clk (IN)
                         net (fo=0)                   0.000    39.091    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    40.149 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    42.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    42.421 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    44.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    44.337 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    46.220    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    46.321 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.826    48.147    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    48.147    
                         clock uncertainty            0.094    48.242    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.336    48.578    serializer_mod/count_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -48.578    
                         arrival time                          48.864    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk rise@19.091ns - clk fall@20.000ns)
  Data Path Delay:        8.819ns  (logic 1.124ns (12.745%)  route 7.695ns (87.255%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 28.144 - 19.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    25.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    25.138 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.580    28.719    serializer_mod/count_r[0]
    SLICE_X1Y19                                                       f  serializer_mod/count_r[0]_i_1/I0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.100    28.819 r  serializer_mod/count_r[0]_i_1/O
                         net (fo=1, routed)           0.000    28.819    serializer_mod/count_r[0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  serializer_mod/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)   19.091    19.091 r  
    U7                                                0.000    19.091 r  clk (IN)
                         net (fo=0)                   0.000    19.091    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    20.149 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    22.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    22.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    24.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    24.337 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    26.220    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    26.321 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.823    28.144    serializer_mod/CLK
    SLICE_X1Y19          FDRE                                         r  serializer_mod/count_r_reg[0]/C
                         clock pessimism              0.000    28.144    
                         clock uncertainty            0.094    28.239    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.271    28.510    serializer_mod/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.510    
                         arrival time                          28.819    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk rise@19.091ns - clk fall@20.000ns)
  Data Path Delay:        8.937ns  (logic 1.124ns (12.577%)  route 7.813ns (87.423%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.052ns = ( 28.143 - 19.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    25.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       f  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    25.138 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.699    28.837    serializer_mod/count_r[0]
    SLICE_X4Y19                                                       r  serializer_mod/count_r[3]_i_1/I4
    SLICE_X4Y19          LUT5 (Prop_lut5_I4_O)        0.100    28.937 r  serializer_mod/count_r[3]_i_1/O
                         net (fo=1, routed)           0.000    28.937    serializer_mod/count_r[3]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  serializer_mod/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)   19.091    19.091 r  
    U7                                                0.000    19.091 r  clk (IN)
                         net (fo=0)                   0.000    19.091    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    20.149 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    22.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    22.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    24.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    24.337 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    26.220    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    26.321 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.822    28.143    serializer_mod/CLK
    SLICE_X4Y19          FDRE                                         r  serializer_mod/count_r_reg[3]/C
                         clock pessimism              0.000    28.143    
                         clock uncertainty            0.094    28.238    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.330    28.568    serializer_mod/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                        -28.568    
                         arrival time                          28.937    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk fall@39.091ns - clk rise@40.000ns)
  Data Path Delay:        8.967ns  (logic 1.124ns (12.534%)  route 7.843ns (87.466%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        9.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.055ns = ( 48.146 - 39.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    40.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    45.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    45.138 r  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.729    48.867    serializer_mod/count_r[0]
    SLICE_X4Y17                                                       r  serializer_mod/count_f[3]_i_1/I4
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.100    48.967 r  serializer_mod/count_f[3]_i_1/O
                         net (fo=1, routed)           0.000    48.967    serializer_mod/count_f[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  serializer_mod/count_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   39.091    39.091 f  
    U7                                                0.000    39.091 f  clk (IN)
                         net (fo=0)                   0.000    39.091    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    40.149 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    42.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    42.421 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    44.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    44.337 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    46.220    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    46.321 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.825    48.146    serializer_mod/CLK
    SLICE_X4Y17          FDRE                                         r  serializer_mod/count_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    48.146    
                         clock uncertainty            0.094    48.241    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.336    48.577    serializer_mod/count_f_reg[3]
  -------------------------------------------------------------------
                         required time                        -48.577    
                         arrival time                          48.967    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/count_f_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk fall@39.091ns - clk rise@40.000ns)
  Data Path Delay:        8.978ns  (logic 1.124ns (12.519%)  route 7.854ns (87.481%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        9.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.056ns = ( 48.147 - 39.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    40.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          4.114    45.038    encoding_8b10b_mod/clk_IBUF
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/count_f[3]_i_2/I3
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.100    45.138 f  encoding_8b10b_mod/count_f[3]_i_2/O
                         net (fo=8, routed)           3.740    48.878    serializer_mod/count_r[0]
    SLICE_X2Y17                                                       f  serializer_mod/count_f[2]_i_1/I0
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.100    48.978 r  serializer_mod/count_f[2]_i_1/O
                         net (fo=1, routed)           0.000    48.978    serializer_mod/count_f[2]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   39.091    39.091 f  
    U7                                                0.000    39.091 f  clk (IN)
                         net (fo=0)                   0.000    39.091    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    40.149 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    42.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    42.421 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    44.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    44.337 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    46.220    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    46.321 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.826    48.147    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/count_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    48.147    
                         clock uncertainty            0.094    48.242    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.337    48.579    serializer_mod/count_f_reg[2]
  -------------------------------------------------------------------
                         required time                        -48.579    
                         arrival time                          48.978    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/op_r_reg/D
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.909ns  (bit_clk rise@19.091ns - clk fall@20.000ns)
  Data Path Delay:        9.381ns  (logic 1.124ns (11.981%)  route 8.257ns (88.019%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        9.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 28.144 - 19.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          4.063    24.987    encoding_8b10b_mod/clk_IBUF
    SLICE_X3Y19                                                       f  encoding_8b10b_mod/op_r_i_2/I5
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.100    25.087 r  encoding_8b10b_mod/op_r_i_2/O
                         net (fo=1, routed)           4.195    29.281    serializer_mod/op_r_reg_0
    SLICE_X5Y18                                                       r  serializer_mod/op_r_i_1/I0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.100    29.381 r  serializer_mod/op_r_i_1/O
                         net (fo=1, routed)           0.000    29.381    serializer_mod/op_r_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk rise edge)   19.091    19.091 r  
    U7                                                0.000    19.091 r  clk (IN)
                         net (fo=0)                   0.000    19.091    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    20.149 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    22.320    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    22.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    24.249    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    24.337 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883    26.220    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    26.321 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.823    28.144    serializer_mod/CLK
    SLICE_X5Y18          FDRE                                         r  serializer_mod/op_r_reg/C
                         clock pessimism              0.000    28.144    
                         clock uncertainty            0.094    28.239    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.270    28.509    serializer_mod/op_r_reg
  -------------------------------------------------------------------
                         required time                        -28.509    
                         arrival time                          29.381    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serializer_mod/op_f_reg/D
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Path Group:             bit_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.909ns  (bit_clk fall@39.091ns - clk rise@40.000ns)
  Data Path Delay:        4.144ns  (logic 0.524ns (12.655%)  route 3.619ns (87.345%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 42.741 - 39.091 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    U7                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286    40.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.448    41.734    encoding_8b10b_mod/clk_IBUF
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_i_9/I5
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.045    41.779 r  encoding_8b10b_mod/op_f_i_9/O
                         net (fo=1, routed)           0.000    41.779    encoding_8b10b_mod/op_f_i_9_n_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_6/I0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.062    41.841 r  encoding_8b10b_mod/op_f_reg_i_6/O
                         net (fo=1, routed)           0.000    41.841    encoding_8b10b_mod/op_f_reg_i_6_n_0
    SLICE_X1Y18                                                       r  encoding_8b10b_mod/op_f_reg_i_3/I1
    SLICE_X1Y18          MUXF8 (Prop_muxf8_I1_O)      0.019    41.860 r  encoding_8b10b_mod/op_f_reg_i_3/O
                         net (fo=1, routed)           2.171    44.032    serializer_mod/op_f_reg_1
    SLICE_X2Y17                                                       r  serializer_mod/op_f_i_1/I1
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.112    44.144 r  serializer_mod/op_f_i_1/O
                         net (fo=1, routed)           0.000    44.144    serializer_mod/op_f_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bit_clk fall edge)   39.091    39.091 f  
    U7                                                0.000    39.091 f  clk (IN)
                         net (fo=0)                   0.000    39.091    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    39.567 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    40.286    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    40.315 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867    41.182    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    41.235 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.592    41.827    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.856 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.885    42.741    serializer_mod/CLK
    SLICE_X2Y17          FDRE                                         r  serializer_mod/op_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    42.741    
                         clock uncertainty            0.094    42.835    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.125    42.960    serializer_mod/op_f_reg
  -------------------------------------------------------------------
                         required time                        -42.960    
                         arrival time                          44.144    
  -------------------------------------------------------------------
                         slack                                  1.183    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOUT
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_mod/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll_mod/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.021ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT fall edge)
                                                     20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058    21.058 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171    23.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.330 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828    25.158    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    25.246 f  pll_mod/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    25.260    pll_mod/CLKFBOUT
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  pll_mod/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_mod/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll_mod/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.021ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.575    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.625 r  pll_mod/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.630    pll_mod/CLKFBOUT
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  pll_mod/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  bit_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.204ns  (logic 4.494ns (36.826%)  route 7.710ns (63.174%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 f  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.939    16.961    decoding_8b10b_mod/sel[4]
    SLICE_X0Y22                                                       f  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/I5
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.348    17.309 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           1.129    18.437    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7_n_0
    SLICE_X3Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_6/I0
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.561 r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    18.561    decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3/I0
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    18.773 r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    18.773    decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_1/I1
    SLICE_X3Y24          MUXF8 (Prop_muxf8_I1_O)      0.094    18.867 r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.262    21.130    data_decoded_OBUF[3]
    V11                                                               r  data_decoded_OBUF[3]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.846    23.976 r  data_decoded_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.976    data_decoded[3]
    V11                                                               r  data_decoded[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.163ns  (logic 4.085ns (33.582%)  route 8.079ns (66.418%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 f  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.939    16.961    decoding_8b10b_mod/sel[4]
    SLICE_X0Y22                                                       f  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/I5
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.348    17.309 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           0.622    17.931    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7_n_0
    SLICE_X5Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_2/I2
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.124    18.055 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.840    18.895    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[0]_inst_i_1/I0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    19.019 r  decoding_8b10b_mod/data_decoded_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.297    21.316    data_decoded_OBUF[0]
    W6                                                                r  data_decoded_OBUF[0]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         2.619    23.935 r  data_decoded_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.935    data_decoded[0]
    W6                                                                r  data_decoded[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 4.079ns (33.578%)  route 8.070ns (66.422%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 f  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.939    16.961    decoding_8b10b_mod/sel[4]
    SLICE_X0Y22                                                       f  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/I5
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.348    17.309 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           0.797    18.106    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7_n_0
    SLICE_X3Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_4/I0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124    18.230 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.696    18.925    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_4_n_0
    SLICE_X3Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_1/I3
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.258    21.307    data_decoded_OBUF[1]
    V6                                                                r  data_decoded_OBUF[1]_inst/I
    V6                   OBUF (Prop_obuf_I_O)         2.613    23.921 r  data_decoded_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.921    data_decoded[1]
    V6                                                                r  data_decoded[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.133ns  (logic 4.535ns (37.373%)  route 7.599ns (62.627%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 f  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.939    16.961    decoding_8b10b_mod/sel[4]
    SLICE_X0Y22                                                       f  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/I5
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.348    17.309 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           1.007    18.316    decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_7_n_0
    SLICE_X2Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_5/I0
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124    18.440 r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000    18.440    decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_5_n_0
    SLICE_X2Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_2/I1
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I1_O)      0.247    18.687 r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000    18.687    decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_1/I0
    SLICE_X2Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    18.785 r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.272    21.057    data_decoded_OBUF[2]
    V10                                                               r  data_decoded_OBUF[2]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.848    23.905 r  data_decoded_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.905    data_decoded[2]
    V10                                                               r  data_decoded[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.949ns  (logic 4.162ns (34.834%)  route 7.787ns (65.166%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.273    16.295    decoding_8b10b_mod/sel[4]
    SLICE_X3Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_13/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.348    16.643 r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_13/O
                         net (fo=5, routed)           1.183    17.827    decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_13_n_0
    SLICE_X4Y25                                                       r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_4/I3
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.124    17.951 r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.838    18.789    decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_4_n_0
    SLICE_X4Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_1/I4
    SLICE_X4Y24          LUT5 (Prop_lut5_I4_O)        0.124    18.913 r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.111    21.024    data_decoded_OBUF[4]
    Y13                                                               r  data_decoded_OBUF[4]_inst/I
    Y13                  OBUF (Prop_obuf_I_O)         2.696    23.721 r  data_decoded_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.721    data_decoded[4]
    Y13                                                               r  data_decoded[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 3.877ns (32.747%)  route 7.963ns (67.253%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.754    14.780    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X4Y24                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_17/I1
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    14.904 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_17/O
                         net (fo=36, routed)          2.294    17.198    decoding_8b10b_mod/sel[2]
    SLICE_X0Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_15/I2
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.124    17.322 r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.990    18.312    decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_15_n_0
    SLICE_X5Y25                                                       r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_6/I0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    18.436 r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.263    18.699    decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_6_n_0
    SLICE_X5Y25                                                       r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_1/I4
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124    18.823 r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.126    20.948    data_decoded_OBUF[7]
    T5                                                                r  data_decoded_OBUF[7]_inst/I
    T5                   OBUF (Prop_obuf_I_O)         2.663    23.612 r  data_decoded_OBUF[7]_inst/O
                         net (fo=0)                   0.000    23.612    data_decoded[7]
    T5                                                                r  data_decoded[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.651ns  (logic 4.072ns (34.947%)  route 7.579ns (65.053%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.844    14.870    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X0Y24                                                       r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/I1
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.152    15.022 r  deserializer_mod/data_decoded_OBUF[4]_inst_i_6/O
                         net (fo=40, routed)          1.619    16.641    decoding_8b10b_mod/sel[4]
    SLICE_X6Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_5/I1
    SLICE_X6Y23          LUT6 (Prop_lut6_I1_O)        0.348    16.989 r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.689    17.678    decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_2/I0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    17.802 r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.799    18.602    decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_1/I0
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.726 r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.091    20.817    data_decoded_OBUF[6]
    U5                                                                r  data_decoded_OBUF[6]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         2.606    23.422 r  data_decoded_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.422    data_decoded[6]
    U5                                                                r  data_decoded[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/count_f_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 3.909ns (34.110%)  route 7.551ns (65.890%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk fall edge)    2.727     2.727 f  
    U7                                                0.000     2.727 f  clk (IN)
                         net (fo=0)                   0.000     2.727    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.058     3.786 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.171     5.957    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.058 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.828     7.886    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    f  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.974 f  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.883     9.857    lopt
    BUFGCTRL_X0Y1                                                     f  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.958 f  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          1.814    11.772    deserializer_mod/CLK
    SLICE_X5Y25          FDRE                                         r  deserializer_mod/count_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.422    12.194 f  deserializer_mod/count_f_reg[1]/Q
                         net (fo=6, routed)           1.536    13.730    deserializer_mod/count_f_reg_n_0_[1]
    SLICE_X1Y23                                                       f  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.296    14.026 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.998    15.024    deserializer_mod/data_decoded_OBUF[7]_inst_i_21_n_0
    SLICE_X4Y24                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_19/I1
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    15.148 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_19/O
                         net (fo=36, routed)          1.544    16.692    decoding_8b10b_mod/sel[1]
    SLICE_X6Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_6/I3
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.124    16.816 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.654    17.470    decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_6_n_0
    SLICE_X5Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_2/I2
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.124    17.594 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.517    18.111    decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_1/I0
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124    18.235 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.301    20.537    data_decoded_OBUF[5]
    Y12                                                               r  data_decoded_OBUF[5]_inst/I
    Y12                  OBUF (Prop_obuf_I_O)         2.695    23.231 r  data_decoded_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.231    data_decoded[5]
    Y12                                                               r  data_decoded[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.377ns (58.358%)  route 0.982ns (41.642%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     3.881 r  deserializer_mod/op_r_reg[8]/Q
                         net (fo=1, routed)           0.135     4.016    deserializer_mod/op_r[8]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     4.061 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/O
                         net (fo=10, routed)          0.332     4.393    decoding_8b10b_mod/sel[8]
    SLICE_X5Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_1/I3
    SLICE_X5Y23          LUT5 (Prop_lut5_I3_O)        0.045     4.438 r  decoding_8b10b_mod/data_decoded_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.515     4.953    data_decoded_OBUF[6]
    U5                                                                r  data_decoded_OBUF[6]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.123     6.076 r  data_decoded_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.076    data_decoded[6]
    U5                                                                r  data_decoded[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.422ns (58.339%)  route 1.016ns (41.661%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X1Y22          FDRE                                         r  deserializer_mod/op_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     3.858 r  deserializer_mod/op_r_reg[9]/Q
                         net (fo=1, routed)           0.219     4.077    deserializer_mod/op_r[9]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_3/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.044     4.121 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.222     4.342    decoding_8b10b_mod/sel[9]
    SLICE_X3Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_1/I2
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.107     4.449 r  decoding_8b10b_mod/data_decoded_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     5.024    data_decoded_OBUF[1]
    V6                                                                r  data_decoded_OBUF[1]_inst/I
    V6                   OBUF (Prop_obuf_I_O)         1.130     6.155 r  data_decoded_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.155    data_decoded[1]
    V6                                                                r  data_decoded[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.551ns (63.363%)  route 0.897ns (36.637%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     3.881 r  deserializer_mod/op_r_reg[8]/Q
                         net (fo=1, routed)           0.135     4.016    deserializer_mod/op_r[8]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     4.061 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/O
                         net (fo=10, routed)          0.185     4.246    decoding_8b10b_mod/sel[8]
    SLICE_X3Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3/S
    SLICE_X3Y24          MUXF7 (Prop_muxf7_S_O)       0.085     4.331 r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.331    decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_1/I1
    SLICE_X3Y24          MUXF8 (Prop_muxf8_I1_O)      0.019     4.350 r  decoding_8b10b_mod/data_decoded_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.576     4.927    data_decoded_OBUF[3]
    V11                                                               r  data_decoded_OBUF[3]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         1.238     6.165 r  data_decoded_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.165    data_decoded[3]
    V11                                                               r  data_decoded[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.389ns (56.353%)  route 1.076ns (43.647%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     3.881 r  deserializer_mod/op_r_reg[8]/Q
                         net (fo=1, routed)           0.135     4.016    deserializer_mod/op_r[8]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     4.061 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/O
                         net (fo=10, routed)          0.339     4.400    decoding_8b10b_mod/sel[8]
    SLICE_X4Y23                                                       r  decoding_8b10b_mod/data_decoded_OBUF[0]_inst_i_1/I4
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.045     4.445 r  decoding_8b10b_mod/data_decoded_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.602     5.047    data_decoded_OBUF[0]
    W6                                                                r  data_decoded_OBUF[0]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.135     6.182 r  data_decoded_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.182    data_decoded[0]
    W6                                                                r  data_decoded[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.555ns (62.898%)  route 0.917ns (37.102%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     3.881 r  deserializer_mod/op_r_reg[8]/Q
                         net (fo=1, routed)           0.135     4.016    deserializer_mod/op_r[8]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     4.061 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/O
                         net (fo=10, routed)          0.187     4.248    decoding_8b10b_mod/sel[8]
    SLICE_X2Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_3/S
    SLICE_X2Y22          MUXF7 (Prop_muxf7_S_O)       0.090     4.338 r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.338    decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y22                                                       r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_1/I1
    SLICE_X2Y22          MUXF8 (Prop_muxf8_I1_O)      0.019     4.357 r  decoding_8b10b_mod/data_decoded_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.595     4.952    data_decoded_OBUF[2]
    V10                                                               r  data_decoded_OBUF[2]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         1.237     6.189 r  data_decoded_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.189    data_decoded[2]
    V10                                                               r  data_decoded[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.466ns (57.993%)  route 1.062ns (42.007%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     3.881 r  deserializer_mod/op_r_reg[8]/Q
                         net (fo=1, routed)           0.135     4.016    deserializer_mod/op_r[8]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     4.061 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_5/O
                         net (fo=10, routed)          0.404     4.465    decoding_8b10b_mod/sel[8]
    SLICE_X4Y24                                                       r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_1/I3
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.045     4.510 r  decoding_8b10b_mod/data_decoded_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.523     5.033    data_decoded_OBUF[4]
    Y13                                                               r  data_decoded_OBUF[4]_inst/I
    Y13                  OBUF (Prop_obuf_I_O)         1.212     6.245 r  data_decoded_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.245    data_decoded[4]
    Y13                                                               r  data_decoded[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.472ns (56.656%)  route 1.126ns (43.344%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X1Y22          FDRE                                         r  deserializer_mod/op_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     3.858 r  deserializer_mod/op_r_reg[9]/Q
                         net (fo=1, routed)           0.219     4.077    deserializer_mod/op_r[9]
    SLICE_X1Y22                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_3/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.044     4.121 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.370     4.491    decoding_8b10b_mod/sel[9]
    SLICE_X5Y25                                                       r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_1/I1
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.107     4.598 r  decoding_8b10b_mod/data_decoded_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.537     5.135    data_decoded_OBUF[7]
    T5                                                                r  data_decoded_OBUF[7]_inst/I
    T5                   OBUF (Prop_obuf_I_O)         1.180     6.314 r  data_decoded_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.314    data_decoded[7]
    T5                                                                r  data_decoded[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deserializer_mod/op_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by bit_clk  {rise@0.909ns fall@2.727ns period=3.636ns})
  Destination:            data_decoded[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.593ns (55.748%)  route 1.265ns (44.252%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bit_clk rise edge)    0.909     0.909 r  
    U7                                                0.000     0.909 r  clk (IN)
                         net (fo=0)                   0.000     0.909    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.286     1.195 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.663     1.859    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     2.484    pll_mod/CLK
    PLLE2_ADV_X1Y0                                                    r  pll_mod/PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  pll_mod/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.544     3.078    lopt
    BUFGCTRL_X0Y1                                                     r  bit_clk_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.104 r  bit_clk_BUFG_inst/O
                         net (fo=59, routed)          0.613     3.717    deserializer_mod/CLK
    SLICE_X0Y22          FDRE                                         r  deserializer_mod/op_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.148     3.865 r  deserializer_mod/op_r_reg[3]/Q
                         net (fo=3, routed)           0.180     4.044    deserializer_mod/Q[2]
    SLICE_X2Y24                                                       r  deserializer_mod/data_decoded_OBUF[7]_inst_i_18/I0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.099     4.143 r  deserializer_mod/data_decoded_OBUF[7]_inst_i_18/O
                         net (fo=33, routed)          0.318     4.461    decoding_8b10b_mod/sel[3]
    SLICE_X6Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_8/I5
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     4.506 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.054     4.560    decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_8_n_0
    SLICE_X6Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_3/I2
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.045     4.605 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.098     4.703    decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_3_n_0
    SLICE_X4Y26                                                       r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_1/I2
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.045     4.748 r  decoding_8b10b_mod/data_decoded_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.615     5.363    data_decoded_OBUF[5]
    Y12                                                               r  data_decoded_OBUF[5]_inst/I
    Y12                  OBUF (Prop_obuf_I_O)         1.211     6.574 r  data_decoded_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.574    data_decoded[5]
    Y12                                                               r  data_decoded[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prn[1]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.713ns (36.511%)  route 2.978ns (63.489%))
  Logic Levels:           4  (IBUF=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 24.635 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  prn[1] (IN)
                         net (fo=0)                   0.000     0.000    prn[1]
    W11                                                               r  prn_IBUF[1]_inst/I
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  prn_IBUF[1]_inst/O
                         net (fo=24, routed)          1.710     2.724    encoding_8b10b_mod/prn_IBUF[1]
    SLICE_X1Y17                                                       r  encoding_8b10b_mod/encode_r[10]_i_8/I3
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.154     2.878 r  encoding_8b10b_mod/encode_r[10]_i_8/O
                         net (fo=2, routed)           1.269     4.147    encoding_8b10b_mod/encode_r[10]_i_8_n_0
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_4/I2
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.327     4.474 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_4/O
                         net (fo=1, routed)           0.000     4.474    encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_4_n_0
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2/I1
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I1_O)      0.217     4.691 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     4.691    encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2_n_0
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.648    24.635    encoding_8b10b_mod/CLK
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[1]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 1.263ns (27.559%)  route 3.319ns (72.441%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 24.633 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  prn[1] (IN)
                         net (fo=0)                   0.000     0.000    prn[1]
    W11                                                               r  prn_IBUF[1]_inst/I
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  prn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.200     3.215    encoding_8b10b_mod/prn_IBUF[1]
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_2/I4
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.339 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_2/O
                         net (fo=2, routed)           1.119     4.458    encoding_8b10b_mod/table[0]_inferred__0/encode_f[3]_i_2_n_0
    SLICE_X3Y18                                                       r  encoding_8b10b_mod/encode_f[3]_i_1/I0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.582 r  encoding_8b10b_mod/encode_f[3]_i_1/O
                         net (fo=1, routed)           0.000     4.582    encoding_8b10b_mod/encode_f[3]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.646    24.633    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.617%)  route 3.391ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     4.558    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.617%)  route 3.391ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     4.558    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.617%)  route 3.391ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     4.558    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.617%)  route 3.391ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     4.558    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.617%)  route 3.391ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           1.110     4.558    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645    24.632    encoding_8b10b_mod/CLK
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[2]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.252ns (27.925%)  route 3.231ns (72.075%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  prn[2] (IN)
                         net (fo=0)                   0.000     0.000    prn[2]
    U8                                                                r  prn_IBUF[2]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  prn_IBUF[2]_inst/O
                         net (fo=24, routed)          2.199     3.203    encoding_8b10b_mod/prn_IBUF[2]
    SLICE_X2Y20                                                       r  encoding_8b10b_mod/encode_r[3]_i_2/I5
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.327 r  encoding_8b10b_mod/encode_r[3]_i_2/O
                         net (fo=2, routed)           1.032     4.359    encoding_8b10b_mod/encode_r[3]_i_2_n_0
    SLICE_X0Y19                                                       r  encoding_8b10b_mod/encode_r[3]_i_1/I0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.483 r  encoding_8b10b_mod/encode_r[3]_i_1/O
                         net (fo=1, routed)           0.000     4.483    encoding_8b10b_mod/encode_r[3]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645     4.632    encoding_8b10b_mod/CLK
    SLICE_X0Y19          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[3]/C

Slack:                    inf
  Source:                 prn[2]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 1.252ns (29.140%)  route 3.044ns (70.860%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  prn[2] (IN)
                         net (fo=0)                   0.000     0.000    prn[2]
    U8                                                                r  prn_IBUF[2]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  prn_IBUF[2]_inst/O
                         net (fo=24, routed)          2.199     3.203    encoding_8b10b_mod/prn_IBUF[2]
    SLICE_X2Y20                                                       r  encoding_8b10b_mod/encode_r[3]_i_2/I5
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.327 f  encoding_8b10b_mod/encode_r[3]_i_2/O
                         net (fo=2, routed)           0.845     4.172    encoding_8b10b_mod/encode_r[3]_i_2_n_0
    SLICE_X1Y20                                                       f  encoding_8b10b_mod/encode_r[0]_i_1/I0
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.296 r  encoding_8b10b_mod/encode_r[0]_i_1/O
                         net (fo=1, routed)           0.000     4.296    encoding_8b10b_mod/encode_r[0]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.645     4.632    encoding_8b10b_mod/CLK
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.168ns (27.524%)  route 3.075ns (72.476%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 24.635 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y8                                                                r  reset_IBUF_inst/I
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  reset_IBUF_inst/O
                         net (fo=13, routed)          2.281     3.294    encoding_8b10b_mod/reset_IBUF
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/encode_f[10]_i_1/I0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.154     3.448 r  encoding_8b10b_mod/encode_f[10]_i_1/O
                         net (fo=6, routed)           0.794     4.242    encoding_8b10b_mod/encode_f[10]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.924    20.924 f  clk_IBUF_inst/O
                         net (fo=21, routed)          1.972    22.896    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.987 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.648    24.635    encoding_8b10b_mod/CLK
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prn[5]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.423%)  route 0.413ns (58.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 22.108 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  prn[5] (IN)
                         net (fo=0)                   0.000     0.000    prn[5]
    W10                                                               r  prn_IBUF[5]_inst/I
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  prn_IBUF[5]_inst/O
                         net (fo=12, routed)          0.413     0.660    encoding_8b10b_mod/prn_IBUF[5]
    SLICE_X3Y18                                                       r  encoding_8b10b_mod/encode_f[3]_i_1/I1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  encoding_8b10b_mod/encode_f[3]_i_1/O
                         net (fo=1, routed)           0.000     0.705    encoding_8b10b_mod/encode_f[3]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.884    22.108    encoding_8b10b_mod/CLK
    SLICE_X3Y18          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[5]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.354ns (48.915%)  route 0.370ns (51.085%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  prn[5] (IN)
                         net (fo=0)                   0.000     0.000    prn[5]
    W10                                                               r  prn_IBUF[5]_inst/I
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  prn_IBUF[5]_inst/O
                         net (fo=12, routed)          0.370     0.617    encoding_8b10b_mod/prn_IBUF[5]
    SLICE_X1Y17                                                       r  encoding_8b10b_mod/encode_r[10]_i_3/I4
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.662 r  encoding_8b10b_mod/encode_r[10]_i_3/O
                         net (fo=1, routed)           0.000     0.662    encoding_8b10b_mod/encode_r[10]_i_3_n_0
    SLICE_X1Y17                                                       r  encoding_8b10b_mod/encode_r_reg[10]_i_2/I0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     0.724 r  encoding_8b10b_mod/encode_r_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.724    encoding_8b10b_mod/encode_r_reg[10]_i_2_n_0
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.885     2.109    encoding_8b10b_mod/CLK
    SLICE_X1Y17          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[10]/C

Slack:                    inf
  Source:                 prn[7]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.325ns (44.248%)  route 0.410ns (55.752%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  prn[7] (IN)
                         net (fo=0)                   0.000     0.000    prn[7]
    V8                                                                r  prn_IBUF[7]_inst/I
    V8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  prn_IBUF[7]_inst/O
                         net (fo=10, routed)          0.410     0.690    encoding_8b10b_mod/prn_IBUF[7]
    SLICE_X1Y20                                                       r  encoding_8b10b_mod/encode_r[0]_i_1/I1
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.735 r  encoding_8b10b_mod/encode_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.735    encoding_8b10b_mod/encode_r[0]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.882     2.106    encoding_8b10b_mod/CLK
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[0]/C

Slack:                    inf
  Source:                 prn[7]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.325ns (44.188%)  route 0.411ns (55.812%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  prn[7] (IN)
                         net (fo=0)                   0.000     0.000    prn[7]
    V8                                                                r  prn_IBUF[7]_inst/I
    V8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  prn_IBUF[7]_inst/O
                         net (fo=10, routed)          0.411     0.691    encoding_8b10b_mod/prn_IBUF[7]
    SLICE_X1Y20                                                       r  encoding_8b10b_mod/encode_r[1]_i_1/I0
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.736 r  encoding_8b10b_mod/encode_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.736    encoding_8b10b_mod/encode_r[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.882     2.106    encoding_8b10b_mod/CLK
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[1]/C

Slack:                    inf
  Source:                 prn[7]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.328ns (44.475%)  route 0.410ns (55.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  prn[7] (IN)
                         net (fo=0)                   0.000     0.000    prn[7]
    V8                                                                r  prn_IBUF[7]_inst/I
    V8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  prn_IBUF[7]_inst/O
                         net (fo=10, routed)          0.410     0.690    encoding_8b10b_mod/prn_IBUF[7]
    SLICE_X1Y20                                                       r  encoding_8b10b_mod/encode_r[2]_i_1/I0
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.048     0.738 r  encoding_8b10b_mod/encode_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.738    encoding_8b10b_mod/encode_r[2]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.882     2.106    encoding_8b10b_mod/CLK
    SLICE_X1Y20          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[2]/C

Slack:                    inf
  Source:                 prn[6]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.325ns (42.355%)  route 0.443ns (57.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 f  prn[6] (IN)
                         net (fo=0)                   0.000     0.000    prn[6]
    W8                                                                f  prn_IBUF[6]_inst/I
    W8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  prn_IBUF[6]_inst/O
                         net (fo=12, routed)          0.443     0.723    encoding_8b10b_mod/prn_IBUF[6]
    SLICE_X0Y19                                                       f  encoding_8b10b_mod/encode_r[3]_i_1/I4
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.768 r  encoding_8b10b_mod/encode_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.768    encoding_8b10b_mod/encode_r[3]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                                                                r  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.883     2.107    encoding_8b10b_mod/CLK
    SLICE_X0Y19          FDRE                                         r  encoding_8b10b_mod/encode_r_reg[3]/C

Slack:                    inf
  Source:                 prn[0]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.457%)  route 0.487ns (62.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 22.107 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  prn[0] (IN)
                         net (fo=0)                   0.000     0.000    prn[0]
    Y11                                                               r  prn_IBUF[0]_inst/I
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  prn_IBUF[0]_inst/O
                         net (fo=24, routed)          0.487     0.734    encoding_8b10b_mod/prn_IBUF[0]
    SLICE_X3Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[9]_i_1/I3
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.779 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[9]_i_1/O
                         net (fo=1, routed)           0.000     0.779    encoding_8b10b_mod/table[0]_inferred__0/encode_f[9]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.883    22.107    encoding_8b10b_mod/CLK
    SLICE_X3Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[6]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.325ns (40.715%)  route 0.473ns (59.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 22.107 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  prn[6] (IN)
                         net (fo=0)                   0.000     0.000    prn[6]
    W8                                                                r  prn_IBUF[6]_inst/I
    W8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  prn_IBUF[6]_inst/O
                         net (fo=12, routed)          0.473     0.754    encoding_8b10b_mod/prn_IBUF[6]
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1/I3
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.799 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1/O
                         net (fo=1, routed)           0.000     0.799    encoding_8b10b_mod/table[0]_inferred__0/encode_f[1]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.883    22.107    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[3]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.298ns (36.530%)  route 0.518ns (63.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 22.107 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  prn[3] (IN)
                         net (fo=0)                   0.000     0.000    prn[3]
    U9                                                                r  prn_IBUF[3]_inst/I
    U9                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  prn_IBUF[3]_inst/O
                         net (fo=24, routed)          0.518     0.771    encoding_8b10b_mod/prn_IBUF[3]
    SLICE_X2Y19                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[8]_i_1/I2
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.816 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[8]_i_1/O
                         net (fo=1, routed)           0.000     0.816    encoding_8b10b_mod/table[0]_inferred__0/encode_f[8]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.883    22.107    encoding_8b10b_mod/CLK
    SLICE_X2Y19          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 prn[6]
                            (input port)
  Destination:            encoding_8b10b_mod/encode_f_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.387ns (44.287%)  route 0.487ns (55.713%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 22.109 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  prn[6] (IN)
                         net (fo=0)                   0.000     0.000    prn[6]
    W8                                                                r  prn_IBUF[6]_inst/I
    W8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  prn_IBUF[6]_inst/O
                         net (fo=12, routed)          0.487     0.767    encoding_8b10b_mod/prn_IBUF[6]
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_3/I2
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.812 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_3/O
                         net (fo=1, routed)           0.000     0.812    encoding_8b10b_mod/table[0]_inferred__0/encode_f[10]_i_3_n_0
    SLICE_X3Y17                                                       r  encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2/I0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     0.874 r  encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.874    encoding_8b10b_mod/table[0]_inferred__0/encode_f_reg[10]_i_2_n_0
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       20.000    20.000 f  
    U7                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                                                                f  clk_IBUF_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         0.476    20.476 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.719    21.195    clk_IBUF
    BUFGCTRL_X0Y0                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.224 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.885    22.109    encoding_8b10b_mod/CLK
    SLICE_X3Y17          FDRE                                         r  encoding_8b10b_mod/encode_f_reg[10]/C  (IS_INVERTED)





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input  | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port   | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+--------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | prn[0] | FDRE    | -     |     0.339 (r) | FAST    |     3.053 (r) | SLOW    |          |
clk       | prn[0] | FDRE    | -     |     0.380 (f) | FAST    |     3.411 (f) | SLOW    |          |
clk       | prn[1] | FDRE    | -     |     0.322 (r) | FAST    |     3.047 (r) | SLOW    |          |
clk       | prn[1] | FDRE    | -     |     0.505 (f) | FAST    |     3.147 (f) | SLOW    |          |
clk       | prn[2] | FDRE    | -     |     0.406 (r) | FAST    |     3.086 (r) | SLOW    |          |
clk       | prn[2] | FDRE    | -     |     0.242 (f) | FAST    |     2.814 (f) | SLOW    |          |
clk       | prn[3] | FDRE    | -     |     0.290 (r) | FAST    |     2.936 (r) | SLOW    |          |
clk       | prn[3] | FDRE    | -     |     0.334 (f) | FAST    |     3.368 (f) | SLOW    |          |
clk       | prn[4] | FDRE    | -     |     0.274 (r) | FAST    |     3.148 (r) | SLOW    |          |
clk       | prn[4] | FDRE    | -     |     0.295 (f) | FAST    |     3.082 (f) | SLOW    |          |
clk       | prn[5] | FDRE    | -     |    -0.240 (r) | FAST    |     3.532 (r) | SLOW    |          |
clk       | prn[5] | FDRE    | -     |    -0.245 (f) | FAST    |     3.553 (f) | SLOW    |          |
clk       | prn[6] | FDRE    | -     |    -0.302 (r) | FAST    |     3.511 (r) | SLOW    |          |
clk       | prn[6] | FDRE    | -     |    -0.365 (f) | FAST    |     3.519 (f) | SLOW    |          |
clk       | prn[7] | FDRE    | -     |    -0.454 (r) | FAST    |     3.566 (r) | SLOW    |          |
clk       | prn[7] | FDRE    | -     |    -0.317 (f) | FAST    |     3.167 (f) | SLOW    |          |
clk       | reset  | FDRE    | -     |     0.248 (r) | FAST    |     2.980 (r) | SLOW    |          |
clk       | reset  | FDRE    | -     |     0.806 (f) | FAST    |     2.860 (f) | SLOW    |          |
clk       | clk    | FDRE    | -     |     3.778 (r) | SLOW    |     1.569 (r) | SLOW    | bit_clk  |
clk       | clk    | FDRE    | -     |     3.623 (f) | SLOW    |     1.537 (f) | SLOW    | bit_clk  |
----------+--------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output          | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port            | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | data_decoded[0] | FDRE   | -     |     22.613 (r) | SLOW    |      6.098 (r) | FAST    | bit_clk  |
clk       | data_decoded[0] | FDRE   | -     |     22.201 (f) | SLOW    |      6.245 (f) | FAST    | bit_clk  |
clk       | data_decoded[1] | FDRE   | -     |     22.599 (r) | SLOW    |      6.070 (r) | FAST    | bit_clk  |
clk       | data_decoded[1] | FDRE   | -     |     22.187 (f) | SLOW    |      6.173 (f) | FAST    | bit_clk  |
clk       | data_decoded[2] | FDRE   | -     |     22.583 (r) | SLOW    |      6.104 (r) | FAST    | bit_clk  |
clk       | data_decoded[2] | FDRE   | -     |     22.171 (f) | SLOW    |      6.298 (f) | FAST    | bit_clk  |
clk       | data_decoded[3] | FDRE   | -     |     22.655 (r) | SLOW    |      6.080 (r) | FAST    | bit_clk  |
clk       | data_decoded[3] | FDRE   | -     |     22.243 (f) | SLOW    |      6.228 (f) | FAST    | bit_clk  |
clk       | data_decoded[4] | FDRE   | -     |     22.399 (r) | SLOW    |      6.161 (r) | FAST    | bit_clk  |
clk       | data_decoded[4] | FDRE   | -     |     21.987 (f) | SLOW    |      6.383 (f) | FAST    | bit_clk  |
clk       | data_decoded[5] | FDRE   | -     |     21.789 (r) | SLOW    |      6.490 (r) | FAST    | bit_clk  |
clk       | data_decoded[5] | FDRE   | -     |     21.498 (f) | SLOW    |      6.496 (f) | FAST    | bit_clk  |
clk       | data_decoded[6] | FDRE   | -     |     22.101 (r) | SLOW    |      5.991 (r) | FAST    | bit_clk  |
clk       | data_decoded[6] | FDRE   | -     |     21.689 (f) | SLOW    |      6.310 (f) | FAST    | bit_clk  |
clk       | data_decoded[7] | FDRE   | -     |     21.814 (r) | SLOW    |      6.230 (r) | FAST    | bit_clk  |
clk       | data_decoded[7] | FDRE   | -     |     21.878 (f) | SLOW    |      6.387 (f) | FAST    | bit_clk  |
----------+-----------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         6.712 | SLOW    |         6.992 | SLOW    |         7.491 | SLOW    |         6.668 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.071 ns
Ideal Clock Offset to Actual Clock: 1.531 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
prn[0]             |  0.339 (r) | FAST    |   3.053 (r) | SLOW    |       inf |       inf |             - |
prn[0]             |  0.380 (f) | FAST    |   3.411 (f) | SLOW    |       inf |       inf |             - |
prn[1]             |  0.322 (r) | FAST    |   3.047 (r) | SLOW    |       inf |       inf |             - |
prn[1]             |  0.505 (f) | FAST    |   3.147 (f) | SLOW    |       inf |       inf |             - |
prn[2]             |  0.406 (r) | FAST    |   3.086 (r) | SLOW    |       inf |       inf |             - |
prn[2]             |  0.242 (f) | FAST    |   2.814 (f) | SLOW    |       inf |       inf |             - |
prn[3]             |  0.290 (r) | FAST    |   2.936 (r) | SLOW    |       inf |       inf |             - |
prn[3]             |  0.334 (f) | FAST    |   3.368 (f) | SLOW    |       inf |       inf |             - |
prn[4]             |  0.274 (r) | FAST    |   3.148 (r) | SLOW    |       inf |       inf |             - |
prn[4]             |  0.295 (f) | FAST    |   3.082 (f) | SLOW    |       inf |       inf |             - |
prn[5]             | -0.240 (r) | FAST    |   3.532 (r) | SLOW    |       inf |       inf |             - |
prn[5]             | -0.245 (f) | FAST    |   3.553 (f) | SLOW    |       inf |       inf |             - |
prn[6]             | -0.302 (r) | FAST    |   3.511 (r) | SLOW    |       inf |       inf |             - |
prn[6]             | -0.365 (f) | FAST    |   3.519 (f) | SLOW    |       inf |       inf |             - |
prn[7]             | -0.454 (r) | FAST    |   3.566 (r) | SLOW    |       inf |       inf |             - |
prn[7]             | -0.317 (f) | FAST    |   3.167 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.505 (f) | FAST    |   3.566 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 1.157 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
data_decoded[0]    |   22.613 (r) | SLOW    |   6.098 (r) | FAST    |    1.115 |
data_decoded[0]    |   22.201 (f) | SLOW    |   6.245 (f) | FAST    |    0.703 |
data_decoded[1]    |   22.599 (r) | SLOW    |   6.070 (r) | FAST    |    1.101 |
data_decoded[1]    |   22.187 (f) | SLOW    |   6.173 (f) | FAST    |    0.689 |
data_decoded[2]    |   22.583 (r) | SLOW    |   6.104 (r) | FAST    |    1.085 |
data_decoded[2]    |   22.171 (f) | SLOW    |   6.298 (f) | FAST    |    0.673 |
data_decoded[3]    |   22.655 (r) | SLOW    |   6.080 (r) | FAST    |    1.157 |
data_decoded[3]    |   22.243 (f) | SLOW    |   6.228 (f) | FAST    |    0.745 |
data_decoded[4]    |   22.399 (r) | SLOW    |   6.161 (r) | FAST    |    0.901 |
data_decoded[4]    |   21.987 (f) | SLOW    |   6.383 (f) | FAST    |    0.489 |
data_decoded[5]    |   21.789 (r) | SLOW    |   6.490 (r) | FAST    |    0.499 |
data_decoded[5]    |   21.498 (f) | SLOW    |   6.496 (f) | FAST    |    0.505 |
data_decoded[6]    |   22.101 (r) | SLOW    |   5.991 (r) | FAST    |    0.603 |
data_decoded[6]    |   21.689 (f) | SLOW    |   6.310 (f) | FAST    |    0.319 |
data_decoded[7]    |   21.814 (r) | SLOW    |   6.230 (r) | FAST    |    0.316 |
data_decoded[7]    |   21.878 (f) | SLOW    |   6.387 (f) | FAST    |    0.396 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   22.655 (r) | SLOW    |   5.991 (r) | FAST    |    1.157 |
-------------------+--------------+---------+-------------+---------+----------+




