INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/PC/PC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/PC/PC.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/PC/PC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
