INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar
INFO: [VRFC 10-311] analyzing module mux_2_1
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/crossbar.v:71]
INFO: [VRFC 10-311] analyzing module dmux_1_2
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/crossbar.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar_tb.v:43]
