This is a Computer-Architecture homework,which writed by verlog.It is a RSIC-V 32bit CPU with cache and branch prediction.
