
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117052                       # Number of seconds simulated
sim_ticks                                117052450857                       # Number of ticks simulated
final_tick                               686883743991                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204781                       # Simulator instruction rate (inst/s)
host_op_rate                                   263356                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6848878                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906980                       # Number of bytes of host memory used
host_seconds                                 17090.75                       # Real time elapsed on the host
sim_insts                                  3499858781                       # Number of instructions simulated
sim_ops                                    4500948140                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1566336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       841344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2350848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4763776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1236992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1236992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12237                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18366                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37217                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13381488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7187752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20083714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40697789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10567844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10567844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10567844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13381488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7187752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20083714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51265633                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280701322                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21114229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18751227                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830034                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11092839                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10809019                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340400                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52709                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227860523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119560131                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21114229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12149419                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24169725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5591818                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2188184                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13946718                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257970774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233801049     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096049      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037851      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765563      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3575292      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4333857      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043787      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565506      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9751820      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257970774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075220                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.425934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226230916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3835151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24132113                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3747487                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134596871                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3747487                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226501595                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1768571                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1261496                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23875677                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       815946                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134486978                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88291                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       496722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177534347                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608065530                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608065530                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30823148                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18447                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9227                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2561044                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23436086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73180                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926333                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133982912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127219037                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79972                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20277858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42691088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257970774                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176229                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203532639     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22821590      8.85%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11697948      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6745074      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500936      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756318      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499398      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350361      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66510      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257970774                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233607     47.85%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179619     36.79%     84.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74956     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99852319     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005971      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22230827     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120700      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127219037                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453219                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488182                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512977002                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154279516                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124261433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127707219                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223786                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3910277                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112616                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3747487                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201310                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        63810                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134001360                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5974                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23436086                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141524                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9227                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126100110                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21956338                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118927                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26076980                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19488847                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120642                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.449232                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124296523                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124261433                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71070041                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164000456                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.442682                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433353                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21354843                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834437                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254223287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443111                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293011                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212004355     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15999211      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12510536      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471391      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114345      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054743      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4528638      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008711      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531357      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254223287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531357                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386695985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271755667                       # The number of ROB writes
system.switch_cpus0.timesIdled                6033928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22730548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.807013                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.807013                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356251                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356251                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583933596                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162061407                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142392832                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280701322                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25387445                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20580706                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2334363                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10333624                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9618270                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2756233                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110491                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    219958448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141539334                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25387445                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12374503                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31155046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7113941                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4204415                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13588675                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2332615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260067333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.028983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       228912287     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2170638      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3940545      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3648811      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2319707      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1906838      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1091703      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1128329      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14948475      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260067333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504235                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       217725120                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6458190                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31081589                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53223                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4749205                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4408829                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173730836                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4749205                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218281476                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1397305                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3789023                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30543713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1306605                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173585884                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        209997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       566374                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246216030                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    808593632                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    808593632                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202775985                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43440045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39931                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19966                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4840163                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16371283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8482654                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        98072                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1888600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172452335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39932                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162902025                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137642                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25943185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54495873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260067333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299315                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189816780     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29728743     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16008555      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8105646      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9666755      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3124749      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2931968      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516435      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167702      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260067333                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         490498     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169227     20.57%     80.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162808     19.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136987536     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2337083      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19965      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15101958      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8455483      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162902025                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580339                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             822533                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005049                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    586831558                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    198435694                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159384992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163724558                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317701                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3152576                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108880                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4749205                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         947337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       134327                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172492267                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16371283                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8482654                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19966                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1298751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2545155                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    160557286                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14569597                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2344739                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23024902                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22668100                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8455305                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571986                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159385030                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159384992                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91969635                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256178522                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567810                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118096556                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145411173                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27081445                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2364093                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255318128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    194079023     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28192419     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14621507      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4699585      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6456053      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2166429      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1248619      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1107030      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2747463      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255318128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118096556                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145411173                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21592481                       # Number of memory references committed
system.switch_cpus1.commit.loads             13218707                       # Number of loads committed
system.switch_cpus1.commit.membars              19966                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20988699                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131004107                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2999133                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2747463                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           425063283                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349734479                       # The number of ROB writes
system.switch_cpus1.timesIdled                3400001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20633989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118096556                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145411173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118096556                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.376880                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.376880                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420720                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420720                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       722144771                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223040773                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160342514                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               280701322                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25625895                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20754733                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2344456                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10170146                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9656021                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2875853                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       106117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    216575462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142480988                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25625895                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12531874                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             31202690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7197614                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4604279                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13549446                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2344425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    257182329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.053734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       225979639     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2907477      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2283219      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5374476      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1154110      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1798055      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1384715      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          868146      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15432492      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    257182329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091292                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507589                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       214181303                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7067863                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31077581                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       103680                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4751901                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4423758                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        48652                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174712175                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        85272                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4751901                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       214770850                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1807374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3620858                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30556792                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1674546                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174553655                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        23190                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        319970                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       629028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       211032                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    245578776                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    814524748                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    814524748                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    199365363                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46213403                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        44044                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24727                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5516946                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16936256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8435131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       156492                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1877620                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173310740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        44027                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162798532                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165117                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28989708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60208612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    257182329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.633008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.304011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187027334     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     30051692     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14573176      5.67%     90.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9747426      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9026860      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3029886      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3131224      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       443852      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150879      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    257182329                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         467058     59.09%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160749     20.34%     79.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162663     20.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136736526     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2467514      1.52%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        19308      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15205117      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8370067      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162798532                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579971                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             790470                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004856                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    583734980                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    202345037                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158626983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163589002                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       408568                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3816946                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1157                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230758                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4751901                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1156609                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       110750                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173354767                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16936256                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8435131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        24719                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1273905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1329362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2603267                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159834384                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14681619                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2964148                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23050222                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22657424                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8368603                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569411                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158628085                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158626983                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93926551                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259282582                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565109                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362256                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    116792973                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    143430888                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29925122                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        38616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2349339                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    252430428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568200                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    192207569     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28339854     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12372654      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7033406      2.79%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5090966      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2001114      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1543945      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1114956      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2725964      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    252430428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    116792973                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     143430888                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21323681                       # Number of memory references committed
system.switch_cpus2.commit.loads             13119308                       # Number of loads committed
system.switch_cpus2.commit.membars              19308                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20608079                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        129236155                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2919718                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2725964                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           423060474                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          351464078                       # The number of ROB writes
system.switch_cpus2.timesIdled                3495868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23518993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          116792973                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            143430888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    116792973                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.403409                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.403409                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.416076                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.416076                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       719938067                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220909673                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161375567                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         38616                       # number of misc regfile writes
system.l2.replacements                          37217                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1074813                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69985                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.357762                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           796.145427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.102676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5182.418493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.403634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2751.292299                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.699463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5901.852539                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7337.894992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4945.853664                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5823.336812                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158155                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.180110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.223935                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.150935                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.177714                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38942                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        67118                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  145492                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45047                       # number of Writeback hits
system.l2.Writeback_hits::total                 45047                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        67118                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145492                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38942                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39432                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        67118                       # number of overall hits
system.l2.overall_hits::total                  145492                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12237                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18366                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37217                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37217                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12237                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6573                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18366                       # number of overall misses
system.l2.overall_misses::total                 37217                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2349047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2059617800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2323956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1130924919                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2319522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3086258370                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6283793614                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2349047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2059617800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2323956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1130924919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2319522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3086258370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6283793614                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2349047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2059617800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2323956                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1130924919                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2319522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3086258370                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6283793614                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        85484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182709                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45047                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45047                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        85484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182709                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        85484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182709                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.239102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.214847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.203695                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.239102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.214847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203695                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.239102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.214847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203695                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 167789.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168310.680722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165996.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 172056.126426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 178424.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168041.945443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168842.024182                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 167789.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168310.680722                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165996.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 172056.126426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 178424.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168041.945443                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168842.024182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 167789.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168310.680722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165996.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 172056.126426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 178424.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168041.945443                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168842.024182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9664                       # number of writebacks
system.l2.writebacks::total                      9664                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37217                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        18366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        18366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37217                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1532729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1346544723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1510195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    748127896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1559877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2016052901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4115328321                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1532729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1346544723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1510195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    748127896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1559877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2016052901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4115328321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1532729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1346544723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1510195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    748127896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1559877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2016052901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4115328321                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.239102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.214847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.203695                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.239102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.214847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.239102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.214847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203695                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109480.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110038.794067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107871.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113818.331964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119990.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109770.930034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110576.573098                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109480.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110038.794067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107871.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 113818.331964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 119990.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109770.930034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110576.573098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109480.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110038.794067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107871.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 113818.331964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 119990.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109770.930034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110576.573098                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.988127                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013978819                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874267.687616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.988127                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022417                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866968                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13946703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13946703                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13946703                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13946703                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13946703                       # number of overall hits
system.cpu0.icache.overall_hits::total       13946703                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2699417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2699417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2699417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2699417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2699417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2699417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13946718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13946718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13946718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13946718                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13946718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13946718                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 179961.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 179961.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 179961.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 179961.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 179961.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 179961.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2465647                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2465647                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2465647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2465647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2465647                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2465647                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176117.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176117.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176117.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176117.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176117.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176117.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51179                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246962784                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51435                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4801.453952                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.765674                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.234326                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807678                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192322                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20053498                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20053498                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24063932                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24063932                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24063932                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24063932                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183068                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183068                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183068                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18844338731                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18844338731                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18844338731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18844338731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18844338731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18844338731                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20236566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20236566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24247000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24247000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24247000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24247000                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009046                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007550                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102936.279038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102936.279038                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102936.279038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102936.279038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102936.279038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102936.279038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11001                       # number of writebacks
system.cpu0.dcache.writebacks::total            11001                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       131889                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       131889                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       131889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       131889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       131889                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       131889                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51179                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51179                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4710849398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4710849398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4710849398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4710849398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4710849398                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4710849398                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92046.530765                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92046.530765                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92046.530765                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92046.530765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92046.530765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92046.530765                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997773                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094917677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364832.995680                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997773                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13588660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13588660                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13588660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13588660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13588660                       # number of overall hits
system.cpu1.icache.overall_hits::total       13588660                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2776685                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2776685                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2776685                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2776685                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2776685                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2776685                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13588675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13588675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13588675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13588675                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13588675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13588675                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185112.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185112.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185112.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185112.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185112.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185112.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2441090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2441090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2441090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2441090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2441090                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2441090                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174363.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 174363.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 174363.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 174363.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 174363.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 174363.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46005                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183441235                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46261                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3965.353862                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.691320                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.308680                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908950                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091050                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10946098                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10946098                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8335856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8335856                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19966                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19966                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19966                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19281954                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19281954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19281954                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19281954                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138540                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138540                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138540                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138540                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138540                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138540                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14199570795                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14199570795                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14199570795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14199570795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14199570795                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14199570795                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11084638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11084638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8335856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8335856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19420494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19420494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19420494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19420494                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102494.375595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102494.375595                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102494.375595                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102494.375595                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102494.375595                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102494.375595                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10524                       # number of writebacks
system.cpu1.dcache.writebacks::total            10524                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92535                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92535                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92535                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92535                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46005                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46005                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46005                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3762291789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3762291789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3762291789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3762291789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3762291789                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3762291789                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81780.062798                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81780.062798                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81780.062798                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81780.062798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81780.062798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81780.062798                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997579                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097204932                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2234633.262729                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997579                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13549431                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13549431                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13549431                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13549431                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13549431                       # number of overall hits
system.cpu2.icache.overall_hits::total       13549431                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2825796                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2825796                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2825796                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2825796                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2825796                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2825796                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13549446                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13549446                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13549446                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13549446                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13549446                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13549446                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188386.400000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188386.400000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188386.400000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188386.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188386.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188386.400000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2430622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2430622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2430622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2430622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2430622                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2430622                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 186970.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186970.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 186970.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186970.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 186970.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186970.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 85484                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               194977414                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 85740                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2274.054280                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.319474                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.680526                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907498                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092502                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10999743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10999743                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8165757                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8165757                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        24539                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        24539                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19308                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19308                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19165500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19165500                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19165500                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19165500                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       204781                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       204781                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       204781                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        204781                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       204781                       # number of overall misses
system.cpu2.dcache.overall_misses::total       204781                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21020296043                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21020296043                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21020296043                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21020296043                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21020296043                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21020296043                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11204524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11204524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8165757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8165757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        24539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        24539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19370281                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19370281                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19370281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19370281                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018277                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010572                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010572                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010572                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010572                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102647.687251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102647.687251                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102647.687251                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102647.687251                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102647.687251                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102647.687251                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23522                       # number of writebacks
system.cpu2.dcache.writebacks::total            23522                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       119297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       119297                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       119297                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       119297                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       119297                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       119297                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        85484                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        85484                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        85484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        85484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        85484                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        85484                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7658138536                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7658138536                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7658138536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7658138536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7658138536                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7658138536                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004413                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004413                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004413                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004413                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89585.636330                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89585.636330                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89585.636330                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89585.636330                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89585.636330                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89585.636330                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
