# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do AirFryer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:17:04 on May 31,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PulseGen
# -- Compiling architecture Behavioral of PulseGen
# End time: 12:17:04 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:17:41 on May 31,2024
# vcom -reportprogress 300 -work work C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PulseGen
# -- Compiling architecture Behavioral of PulseGen
# End time: 12:17:41 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/pedro/LSD/ProjetoFinal/tb_PulseGen.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:17:41 on May 31,2024
# vcom -reportprogress 300 -work work C:/Users/pedro/LSD/ProjetoFinal/tb_PulseGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_PulseGen
# -- Compiling architecture testbench of tb_PulseGen
# -- Loading entity PulseGen
# End time: 12:17:41 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_pulsegen(testbench)
# vsim work.tb_pulsegen(testbench) 
# Start time: 12:17:53 on May 31,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pulsegen(testbench)#1
run
# ** Fatal: (vsim-3421) Value 2 is out of range 0 to 1.
#    Time: 35 ns  Iteration: 0  Process: /tb_pulsegen/UUT/line__18 File: C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd Line: 25
# Fatal error in Process line__18 at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd line 25
# 
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
vsim work.tb_pulsegen(testbench)
# End time: 12:19:02 on May 31,2024, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
# vsim work.tb_pulsegen(testbench) 
# Start time: 12:19:02 on May 31,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pulsegen(testbench)#1
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end  sim:/tb_pulsegen/clock
add wave -position end  sim:/tb_pulsegen/reset
add wave -position end  sim:/tb_pulsegen/clock_period
run
# ** Fatal: (vsim-3421) Value 2 is out of range 0 to 1.
#    Time: 35 ns  Iteration: 0  Process: /tb_pulsegen/UUT/line__18 File: C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd Line: 25
# Fatal error in Process line__18 at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd line 25
# 
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
add wave -position end  sim:/tb_pulsegen/UUT/MAX
add wave -position end  sim:/tb_pulsegen/UUT/s_cnt
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/pedro/LSD/ProjetoFinal/PulseGen.vhd 25 Process line__18
# 
# End time: 12:20:51 on May 31,2024, Elapsed time: 0:01:49
# Errors: 1, Warnings: 0
