package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for lltorque2time kernel
var lltorque2time_code cu.Function

// Stores the arguments for lltorque2time kernel invocation
type lltorque2time_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_hx unsafe.Pointer
	 arg_hy unsafe.Pointer
	 arg_hz unsafe.Pointer
	 arg_alpha_ unsafe.Pointer
	 arg_alpha_mul float32
	 arg_delta_time float32
	 arg_wc float32
	 arg_brms_x float32
	 arg_brms_y float32
	 arg_brms_z float32
	 arg_brmsi_x unsafe.Pointer
	 arg_brmsi_y unsafe.Pointer
	 arg_brmsi_z unsafe.Pointer
	 arg_rk_sin_mx unsafe.Pointer
	 arg_rk_sin_my unsafe.Pointer
	 arg_rk_sin_mz unsafe.Pointer
	 arg_rk_cos_mx unsafe.Pointer
	 arg_rk_cos_my unsafe.Pointer
	 arg_rk_cos_mz unsafe.Pointer
	 arg_ctime unsafe.Pointer
	 arg_N int
	 argptr [27]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for lltorque2time kernel invocation
var lltorque2time_args lltorque2time_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 lltorque2time_args.argptr[0] = unsafe.Pointer(&lltorque2time_args.arg_tx)
	 lltorque2time_args.argptr[1] = unsafe.Pointer(&lltorque2time_args.arg_ty)
	 lltorque2time_args.argptr[2] = unsafe.Pointer(&lltorque2time_args.arg_tz)
	 lltorque2time_args.argptr[3] = unsafe.Pointer(&lltorque2time_args.arg_mx)
	 lltorque2time_args.argptr[4] = unsafe.Pointer(&lltorque2time_args.arg_my)
	 lltorque2time_args.argptr[5] = unsafe.Pointer(&lltorque2time_args.arg_mz)
	 lltorque2time_args.argptr[6] = unsafe.Pointer(&lltorque2time_args.arg_hx)
	 lltorque2time_args.argptr[7] = unsafe.Pointer(&lltorque2time_args.arg_hy)
	 lltorque2time_args.argptr[8] = unsafe.Pointer(&lltorque2time_args.arg_hz)
	 lltorque2time_args.argptr[9] = unsafe.Pointer(&lltorque2time_args.arg_alpha_)
	 lltorque2time_args.argptr[10] = unsafe.Pointer(&lltorque2time_args.arg_alpha_mul)
	 lltorque2time_args.argptr[11] = unsafe.Pointer(&lltorque2time_args.arg_delta_time)
	 lltorque2time_args.argptr[12] = unsafe.Pointer(&lltorque2time_args.arg_wc)
	 lltorque2time_args.argptr[13] = unsafe.Pointer(&lltorque2time_args.arg_brms_x)
	 lltorque2time_args.argptr[14] = unsafe.Pointer(&lltorque2time_args.arg_brms_y)
	 lltorque2time_args.argptr[15] = unsafe.Pointer(&lltorque2time_args.arg_brms_z)
	 lltorque2time_args.argptr[16] = unsafe.Pointer(&lltorque2time_args.arg_brmsi_x)
	 lltorque2time_args.argptr[17] = unsafe.Pointer(&lltorque2time_args.arg_brmsi_y)
	 lltorque2time_args.argptr[18] = unsafe.Pointer(&lltorque2time_args.arg_brmsi_z)
	 lltorque2time_args.argptr[19] = unsafe.Pointer(&lltorque2time_args.arg_rk_sin_mx)
	 lltorque2time_args.argptr[20] = unsafe.Pointer(&lltorque2time_args.arg_rk_sin_my)
	 lltorque2time_args.argptr[21] = unsafe.Pointer(&lltorque2time_args.arg_rk_sin_mz)
	 lltorque2time_args.argptr[22] = unsafe.Pointer(&lltorque2time_args.arg_rk_cos_mx)
	 lltorque2time_args.argptr[23] = unsafe.Pointer(&lltorque2time_args.arg_rk_cos_my)
	 lltorque2time_args.argptr[24] = unsafe.Pointer(&lltorque2time_args.arg_rk_cos_mz)
	 lltorque2time_args.argptr[25] = unsafe.Pointer(&lltorque2time_args.arg_ctime)
	 lltorque2time_args.argptr[26] = unsafe.Pointer(&lltorque2time_args.arg_N)
	 }

// Wrapper for lltorque2time CUDA kernel, asynchronous.
func k_lltorque2time_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, hx unsafe.Pointer, hy unsafe.Pointer, hz unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, delta_time float32, wc float32, brms_x float32, brms_y float32, brms_z float32, brmsi_x unsafe.Pointer, brmsi_y unsafe.Pointer, brmsi_z unsafe.Pointer, rk_sin_mx unsafe.Pointer, rk_sin_my unsafe.Pointer, rk_sin_mz unsafe.Pointer, rk_cos_mx unsafe.Pointer, rk_cos_my unsafe.Pointer, rk_cos_mz unsafe.Pointer, ctime unsafe.Pointer, N int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("lltorque2time")
	}

	lltorque2time_args.Lock()
	defer lltorque2time_args.Unlock()

	if lltorque2time_code == 0{
		lltorque2time_code = fatbinLoad(lltorque2time_map, "lltorque2time")
	}

	 lltorque2time_args.arg_tx = tx
	 lltorque2time_args.arg_ty = ty
	 lltorque2time_args.arg_tz = tz
	 lltorque2time_args.arg_mx = mx
	 lltorque2time_args.arg_my = my
	 lltorque2time_args.arg_mz = mz
	 lltorque2time_args.arg_hx = hx
	 lltorque2time_args.arg_hy = hy
	 lltorque2time_args.arg_hz = hz
	 lltorque2time_args.arg_alpha_ = alpha_
	 lltorque2time_args.arg_alpha_mul = alpha_mul
	 lltorque2time_args.arg_delta_time = delta_time
	 lltorque2time_args.arg_wc = wc
	 lltorque2time_args.arg_brms_x = brms_x
	 lltorque2time_args.arg_brms_y = brms_y
	 lltorque2time_args.arg_brms_z = brms_z
	 lltorque2time_args.arg_brmsi_x = brmsi_x
	 lltorque2time_args.arg_brmsi_y = brmsi_y
	 lltorque2time_args.arg_brmsi_z = brmsi_z
	 lltorque2time_args.arg_rk_sin_mx = rk_sin_mx
	 lltorque2time_args.arg_rk_sin_my = rk_sin_my
	 lltorque2time_args.arg_rk_sin_mz = rk_sin_mz
	 lltorque2time_args.arg_rk_cos_mx = rk_cos_mx
	 lltorque2time_args.arg_rk_cos_my = rk_cos_my
	 lltorque2time_args.arg_rk_cos_mz = rk_cos_mz
	 lltorque2time_args.arg_ctime = ctime
	 lltorque2time_args.arg_N = N
	

	args := lltorque2time_args.argptr[:]
	cu.LaunchKernel(lltorque2time_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("lltorque2time")
	}
}

// maps compute capability on PTX code for lltorque2time kernel.
var lltorque2time_map = map[int]string{ 0: "" ,
30: lltorque2time_ptx_30 ,
35: lltorque2time_ptx_35 ,
37: lltorque2time_ptx_37 ,
50: lltorque2time_ptx_50 ,
52: lltorque2time_ptx_52 ,
53: lltorque2time_ptx_53 ,
60: lltorque2time_ptx_60 ,
61: lltorque2time_ptx_61 ,
70: lltorque2time_ptx_70 ,
75: lltorque2time_ptx_75  }

// lltorque2time PTX code for various compute capabilities.
const(
  lltorque2time_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<212>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r72, [lltorque2time_param_26];
	mov.u32 	%r73, %nctaid.x;
	mov.u32 	%r74, %ctaid.y;
	mov.u32 	%r75, %ctaid.x;
	mad.lo.s32 	%r76, %r73, %r74, %r75;
	mov.u32 	%r77, %ntid.x;
	mov.u32 	%r78, %tid.x;
	mad.lo.s32 	%r1, %r76, %r77, %r78;
	setp.ge.s32	%p1, %r1, %r72;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r201, %f105;
	cvt.rn.f32.s32	%f106, %r201;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shl.b32 	%r95, %r3, 8;
	or.b32  	%r4, %r95, -2147483648;
	add.u64 	%rd71, %SP, 0;
	add.u64 	%rd88, %SPL, 0;
	mov.u32 	%r193, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r192, -6;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r98, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r96, %r98, %r4, %r193;
	madc.hi.u32     %r193, %r98, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r96;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r192, %r192, 1;
	setp.ne.s32	%p10, %r192, 0;
	@%p10 bra 	BB0_8;

	bfe.u32 	%r101, %r3, 23, 8;
	add.s32 	%r102, %r101, -128;
	shr.u32 	%r103, %r102, 5;
	and.b32  	%r9, %r3, -2147483648;
	cvta.to.local.u64 	%rd73, %rd71;
	st.local.u32 	[%rd73+24], %r193;
	bfe.u32 	%r10, %r3, 23, 5;
	mov.u32 	%r104, 6;
	sub.s32 	%r105, %r104, %r103;
	mul.wide.s32 	%rd74, %r105, 4;
	add.s64 	%rd6, %rd73, %rd74;
	ld.local.u32 	%r194, [%rd6];
	ld.local.u32 	%r195, [%rd6+-4];
	setp.eq.s32	%p11, %r10, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r106, 32;
	sub.s32 	%r107, %r106, %r10;
	shr.u32 	%r108, %r195, %r107;
	shl.b32 	%r109, %r194, %r10;
	add.s32 	%r194, %r108, %r109;
	ld.local.u32 	%r110, [%rd6+-8];
	shr.u32 	%r111, %r110, %r107;
	shl.b32 	%r112, %r195, %r10;
	add.s32 	%r195, %r111, %r112;

BB0_11:
	shr.u32 	%r113, %r195, 30;
	shl.b32 	%r114, %r194, 2;
	add.s32 	%r196, %r113, %r114;
	shl.b32 	%r18, %r195, 2;
	shr.u32 	%r115, %r196, 31;
	shr.u32 	%r116, %r194, 30;
	add.s32 	%r19, %r115, %r116;
	setp.eq.s32	%p12, %r115, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r117, %r196;
	neg.s32 	%r198, %r18;
	setp.eq.s32	%p13, %r18, 0;
	selp.u32	%r118, 1, 0, %p13;
	add.s32 	%r196, %r118, %r117;
	xor.b32  	%r197, %r9, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r197, %r9;
	mov.u32 	%r198, %r18;

BB0_14:
	clz.b32 	%r200, %r196;
	setp.eq.s32	%p14, %r200, 0;
	shl.b32 	%r119, %r196, %r200;
	mov.u32 	%r120, 32;
	sub.s32 	%r121, %r120, %r200;
	shr.u32 	%r122, %r198, %r121;
	add.s32 	%r123, %r122, %r119;
	selp.b32	%r27, %r196, %r123, %p14;
	mov.u32 	%r124, -921707870;
	mul.hi.u32 	%r199, %r27, %r124;
	setp.eq.s32	%p15, %r9, 0;
	neg.s32 	%r125, %r19;
	selp.b32	%r201, %r19, %r125, %p15;
	setp.lt.s32	%p16, %r199, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r126, %r27, -921707870;
	shr.u32 	%r127, %r126, 31;
	shl.b32 	%r128, %r199, 1;
	add.s32 	%r199, %r127, %r128;
	add.s32 	%r200, %r200, 1;

BB0_16:
	mov.u32 	%r129, 126;
	sub.s32 	%r130, %r129, %r200;
	shl.b32 	%r131, %r130, 23;
	add.s32 	%r132, %r199, 1;
	shr.u32 	%r133, %r132, 7;
	add.s32 	%r134, %r133, 1;
	shr.u32 	%r135, %r134, 1;
	add.s32 	%r136, %r135, %r131;
	or.b32  	%r137, %r136, %r197;
	mov.b32 	 %f171, %r137;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r35, %r201, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p17, %r36, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r138, %r35, 2;
	setp.eq.s32	%p20, %r138, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r211, %f128;
	cvt.rn.f32.s32	%f129, %r211;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r38, %f176;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r141, %r38, 8;
	or.b32  	%r40, %r141, -2147483648;
	add.u64 	%rd76, %SP, 0;
	add.u64 	%rd90, %SPL, 0;
	mov.u32 	%r203, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r202, -6;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r144, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r142, %r144, %r40, %r203;
	madc.hi.u32     %r203, %r144, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r142;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r202, %r202, 1;
	setp.ne.s32	%p23, %r202, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r147, %r39, 255;
	add.s32 	%r148, %r147, -128;
	shr.u32 	%r149, %r148, 5;
	and.b32  	%r45, %r38, -2147483648;
	cvta.to.local.u64 	%rd78, %rd76;
	st.local.u32 	[%rd78+24], %r203;
	mov.u32 	%r150, 6;
	sub.s32 	%r151, %r150, %r149;
	mul.wide.s32 	%rd79, %r151, 4;
	add.s64 	%rd12, %rd78, %rd79;
	ld.local.u32 	%r204, [%rd12];
	ld.local.u32 	%r205, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p24, %r48, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r152, 32;
	sub.s32 	%r153, %r152, %r48;
	shr.u32 	%r154, %r205, %r153;
	shl.b32 	%r155, %r204, %r48;
	add.s32 	%r204, %r154, %r155;
	ld.local.u32 	%r156, [%rd12+-8];
	shr.u32 	%r157, %r156, %r153;
	shl.b32 	%r158, %r205, %r48;
	add.s32 	%r205, %r157, %r158;

BB0_34:
	shr.u32 	%r159, %r205, 30;
	shl.b32 	%r160, %r204, 2;
	add.s32 	%r206, %r159, %r160;
	shl.b32 	%r54, %r205, 2;
	shr.u32 	%r161, %r206, 31;
	shr.u32 	%r162, %r204, 30;
	add.s32 	%r55, %r161, %r162;
	setp.eq.s32	%p25, %r161, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r163, %r206;
	neg.s32 	%r208, %r54;
	setp.eq.s32	%p26, %r54, 0;
	selp.u32	%r164, 1, 0, %p26;
	add.s32 	%r206, %r164, %r163;
	xor.b32  	%r207, %r45, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r207, %r45;
	mov.u32 	%r208, %r54;

BB0_37:
	clz.b32 	%r210, %r206;
	setp.eq.s32	%p27, %r210, 0;
	shl.b32 	%r165, %r206, %r210;
	mov.u32 	%r166, 32;
	sub.s32 	%r167, %r166, %r210;
	shr.u32 	%r168, %r208, %r167;
	add.s32 	%r169, %r168, %r165;
	selp.b32	%r63, %r206, %r169, %p27;
	mov.u32 	%r170, -921707870;
	mul.hi.u32 	%r209, %r63, %r170;
	setp.eq.s32	%p28, %r45, 0;
	neg.s32 	%r171, %r55;
	selp.b32	%r211, %r55, %r171, %p28;
	setp.lt.s32	%p29, %r209, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r172, %r63, -921707870;
	shr.u32 	%r173, %r172, 31;
	shl.b32 	%r174, %r209, 1;
	add.s32 	%r209, %r173, %r174;
	add.s32 	%r210, %r210, 1;

BB0_39:
	mov.u32 	%r175, 126;
	sub.s32 	%r176, %r175, %r210;
	shl.b32 	%r177, %r176, 23;
	add.s32 	%r178, %r209, 1;
	shr.u32 	%r179, %r178, 7;
	add.s32 	%r180, %r179, 1;
	shr.u32 	%r181, %r180, 1;
	add.s32 	%r182, %r181, %r177;
	or.b32  	%r183, %r182, %r207;
	mov.b32 	 %f177, %r183;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r71, %r211, 1;
	setp.eq.s32	%p30, %r71, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r184, %r211, 2;
	setp.eq.s32	%p33, %r184, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd80, %rd13;
	add.s64 	%rd82, %rd80, %rd34;
	st.global.f32 	[%rd82], %f182;
	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd84, %rd83, %rd34;
	st.global.f32 	[%rd84], %f183;
	cvta.to.global.u64 	%rd85, %rd15;
	add.s64 	%rd86, %rd85, %rd34;
	st.global.f32 	[%rd86], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
   lltorque2time_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	lltorque2time
.const .align 8 .f64 HBAR = 0d38E185A7054E4C91;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2time(
	.param .u64 lltorque2time_param_0,
	.param .u64 lltorque2time_param_1,
	.param .u64 lltorque2time_param_2,
	.param .u64 lltorque2time_param_3,
	.param .u64 lltorque2time_param_4,
	.param .u64 lltorque2time_param_5,
	.param .u64 lltorque2time_param_6,
	.param .u64 lltorque2time_param_7,
	.param .u64 lltorque2time_param_8,
	.param .u64 lltorque2time_param_9,
	.param .f32 lltorque2time_param_10,
	.param .f32 lltorque2time_param_11,
	.param .f32 lltorque2time_param_12,
	.param .f32 lltorque2time_param_13,
	.param .f32 lltorque2time_param_14,
	.param .f32 lltorque2time_param_15,
	.param .u64 lltorque2time_param_16,
	.param .u64 lltorque2time_param_17,
	.param .u64 lltorque2time_param_18,
	.param .u64 lltorque2time_param_19,
	.param .u64 lltorque2time_param_20,
	.param .u64 lltorque2time_param_21,
	.param .u64 lltorque2time_param_22,
	.param .u64 lltorque2time_param_23,
	.param .u64 lltorque2time_param_24,
	.param .u64 lltorque2time_param_25,
	.param .u32 lltorque2time_param_26
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<192>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<86>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [lltorque2time_param_0];
	ld.param.u64 	%rd14, [lltorque2time_param_1];
	ld.param.u64 	%rd15, [lltorque2time_param_2];
	ld.param.u64 	%rd16, [lltorque2time_param_3];
	ld.param.u64 	%rd17, [lltorque2time_param_4];
	ld.param.u64 	%rd18, [lltorque2time_param_5];
	ld.param.u64 	%rd19, [lltorque2time_param_6];
	ld.param.u64 	%rd20, [lltorque2time_param_7];
	ld.param.u64 	%rd21, [lltorque2time_param_8];
	ld.param.u64 	%rd22, [lltorque2time_param_9];
	ld.param.f32 	%f169, [lltorque2time_param_10];
	ld.param.f32 	%f67, [lltorque2time_param_11];
	ld.param.f32 	%f68, [lltorque2time_param_12];
	ld.param.f32 	%f69, [lltorque2time_param_13];
	ld.param.f32 	%f70, [lltorque2time_param_14];
	ld.param.f32 	%f71, [lltorque2time_param_15];
	ld.param.u64 	%rd23, [lltorque2time_param_16];
	ld.param.u64 	%rd24, [lltorque2time_param_17];
	ld.param.u64 	%rd25, [lltorque2time_param_18];
	ld.param.u64 	%rd26, [lltorque2time_param_19];
	ld.param.u64 	%rd27, [lltorque2time_param_20];
	ld.param.u64 	%rd28, [lltorque2time_param_21];
	ld.param.u64 	%rd29, [lltorque2time_param_22];
	ld.param.u64 	%rd30, [lltorque2time_param_23];
	ld.param.u64 	%rd31, [lltorque2time_param_24];
	ld.param.u64 	%rd32, [lltorque2time_param_25];
	ld.param.u32 	%r73, [lltorque2time_param_26];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_52;

	cvta.to.global.u64 	%rd33, %rd16;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f1, [%rd35];
	cvta.to.global.u64 	%rd36, %rd17;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.nc.f32 	%f2, [%rd37];
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.nc.f32 	%f3, [%rd39];
	cvta.to.global.u64 	%rd40, %rd19;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd20;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd21;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.nc.f32 	%f6, [%rd45];
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd46, %rd22;
	add.s64 	%rd48, %rd46, %rd34;
	ld.global.nc.f32 	%f72, [%rd48];
	mul.f32 	%f169, %f72, %f169;

BB0_3:
	mul.f32 	%f73, %f3, %f5;
	mul.f32 	%f74, %f2, %f6;
	sub.f32 	%f75, %f74, %f73;
	mul.f32 	%f76, %f1, %f6;
	mul.f32 	%f77, %f3, %f4;
	sub.f32 	%f78, %f77, %f76;
	mul.f32 	%f79, %f2, %f4;
	mul.f32 	%f80, %f1, %f5;
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f82, %f169, %f169, 0f3F800000;
	mov.f32 	%f83, 0fBF800000;
	div.rn.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f2, %f81;
	mul.f32 	%f86, %f3, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f3, %f75;
	mul.f32 	%f89, %f1, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f1, %f78;
	mul.f32 	%f92, %f2, %f75;
	sub.f32 	%f93, %f91, %f92;
	fma.rn.f32 	%f94, %f87, %f169, %f75;
	fma.rn.f32 	%f95, %f90, %f169, %f78;
	fma.rn.f32 	%f96, %f93, %f169, %f81;
	mul.f32 	%f182, %f84, %f94;
	mul.f32 	%f183, %f84, %f95;
	mul.f32 	%f184, %f84, %f96;
	setp.eq.f32	%p3, %f70, 0f00000000;
	setp.eq.f32	%p4, %f69, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.eq.f32	%p6, %f71, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_51;

	cvta.to.global.u64 	%rd49, %rd32;
	cvta.to.global.u64 	%rd50, %rd31;
	cvta.to.global.u64 	%rd51, %rd30;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd28;
	cvta.to.global.u64 	%rd54, %rd27;
	cvta.to.global.u64 	%rd55, %rd26;
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd57, %rd24;
	cvta.to.global.u64 	%rd58, %rd23;
	add.s64 	%rd60, %rd58, %rd34;
	st.global.f32 	[%rd60], %f69;
	add.s64 	%rd61, %rd57, %rd34;
	st.global.f32 	[%rd61], %f70;
	add.s64 	%rd62, %rd56, %rd34;
	st.global.f32 	[%rd62], %f71;
	mul.f32 	%f97, %f3, %f70;
	mul.f32 	%f98, %f2, %f71;
	sub.f32 	%f12, %f98, %f97;
	mul.f32 	%f99, %f1, %f71;
	mul.f32 	%f100, %f3, %f69;
	sub.f32 	%f13, %f100, %f99;
	mul.f32 	%f101, %f2, %f69;
	mul.f32 	%f102, %f1, %f70;
	sub.f32 	%f14, %f102, %f101;
	add.s64 	%rd63, %rd55, %rd34;
	ld.global.nc.f32 	%f15, [%rd63];
	add.s64 	%rd64, %rd54, %rd34;
	ld.global.nc.f32 	%f16, [%rd64];
	add.s64 	%rd65, %rd53, %rd34;
	ld.global.nc.f32 	%f17, [%rd65];
	add.s64 	%rd66, %rd52, %rd34;
	ld.global.nc.f32 	%f18, [%rd66];
	add.s64 	%rd67, %rd51, %rd34;
	ld.global.nc.f32 	%f19, [%rd67];
	add.s64 	%rd68, %rd50, %rd34;
	ld.global.nc.f32 	%f20, [%rd68];
	add.s64 	%rd69, %rd49, %rd34;
	ld.global.nc.f32 	%f103, [%rd69];
	mul.f32 	%f176, %f103, %f68;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f22, %f176;
	setp.neu.f32	%p8, %f22, 0f7F800000;
	mov.f32 	%f170, %f176;
	@%p8 bra 	BB0_6;

	mov.f32 	%f104, 0f00000000;
	mul.rn.f32 	%f170, %f176, %f104;

BB0_6:
	mul.f32 	%f105, %f170, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f105;
	cvt.rn.f32.s32	%f106, %r181;
	neg.f32 	%f107, %f106;
	mov.f32 	%f108, 0f3FC90FDA;
	fma.rn.f32 	%f109, %f107, %f108, %f170;
	mov.f32 	%f110, 0f33A22168;
	fma.rn.f32 	%f111, %f107, %f110, %f109;
	mov.f32 	%f112, 0f27C234C5;
	fma.rn.f32 	%f171, %f107, %f112, %f111;
	abs.f32 	%f113, %f170;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p9, %f113, 0f47CE4780;
	@%p9 bra 	BB0_17;

	mov.b32 	 %r3, %f170;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd82, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd83, %rd1;

BB0_8:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd82];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd83], %r83;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd82, %rd82, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p10, %r172, 0;
	@%p10 bra 	BB0_8;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd72, %r92, 4;
	add.s64 	%rd7, %rd1, %rd72;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p11, %r13, 0;
	@%p11 bra 	BB0_11;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_11:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p12, %r102, 0;
	@%p12 bra 	BB0_12;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p13, %r19, 0;
	selp.u32	%r105, 1, 0, %p13;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_14;

BB0_12:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_14:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p14, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p14;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p15, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p15;
	setp.lt.s32	%p16, %r179, 1;
	@%p16 bra 	BB0_16;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_16:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f171, %r124;

BB0_17:
	mul.rn.f32 	%f28, %f171, %f171;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p17, %r37, 0;
	@%p17 bra 	BB0_19;

	mov.f32 	%f114, 0fBAB6061A;
	mov.f32 	%f115, 0f37CCF5CE;
	fma.rn.f32 	%f172, %f115, %f28, %f114;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f116, 0f3C08839E;
	mov.f32 	%f117, 0fB94CA1F9;
	fma.rn.f32 	%f172, %f117, %f28, %f116;

BB0_20:
	@%p17 bra 	BB0_22;

	mov.f32 	%f118, 0f3D2AAAA5;
	fma.rn.f32 	%f119, %f172, %f28, %f118;
	mov.f32 	%f120, 0fBF000000;
	fma.rn.f32 	%f173, %f119, %f28, %f120;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f121, 0fBE2AAAA3;
	fma.rn.f32 	%f122, %f172, %f28, %f121;
	mov.f32 	%f123, 0f00000000;
	fma.rn.f32 	%f173, %f122, %f28, %f123;

BB0_23:
	fma.rn.f32 	%f174, %f173, %f171, %f171;
	@%p17 bra 	BB0_25;

	mov.f32 	%f124, 0f3F800000;
	fma.rn.f32 	%f174, %f173, %f28, %f124;

BB0_25:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p20, %r125, 0;
	@%p20 bra 	BB0_27;

	mov.f32 	%f125, 0f00000000;
	fma.rn.f32 	%f174, %f174, %f83, %f125;

BB0_27:
	mul.f32 	%f40, %f15, %f174;
	mul.f32 	%f41, %f16, %f174;
	mul.f32 	%f42, %f17, %f174;
	@%p8 bra 	BB0_29;

	mov.f32 	%f127, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f127;

BB0_29:
	mul.f32 	%f128, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f128;
	cvt.rn.f32.s32	%f129, %r191;
	neg.f32 	%f130, %f129;
	fma.rn.f32 	%f132, %f130, %f108, %f176;
	fma.rn.f32 	%f134, %f130, %f110, %f132;
	fma.rn.f32 	%f177, %f130, %f112, %f134;
	abs.f32 	%f136, %f176;
	setp.leu.f32	%p22, %f136, 0f47CE4780;
	@%p22 bra 	BB0_40;

	mov.b32 	 %r39, %f176;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd85, %rd1;

BB0_31:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd84];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd85], %r129;
	add.s64 	%rd85, %rd85, 4;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p23, %r182, 0;
	@%p23 bra 	BB0_31;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd74, %r138, 4;
	add.s64 	%rd12, %rd1, %rd74;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p24, %r49, 0;
	@%p24 bra 	BB0_34;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_34:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p25, %r148, 0;
	@%p25 bra 	BB0_35;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p26, %r55, 0;
	selp.u32	%r151, 1, 0, %p26;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_37;

BB0_35:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_37:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p27, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p27;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p28, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p28;
	setp.lt.s32	%p29, %r189, 1;
	@%p29 bra 	BB0_39;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_39:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f177, %r170;

BB0_40:
	mul.rn.f32 	%f48, %f177, %f177;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p30, %r72, 0;
	@%p30 bra 	BB0_42;

	mov.f32 	%f137, 0fBAB6061A;
	mov.f32 	%f138, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f138, %f48, %f137;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f139, 0f3C08839E;
	mov.f32 	%f140, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f140, %f48, %f139;

BB0_43:
	@%p30 bra 	BB0_45;

	mov.f32 	%f141, 0f3D2AAAA5;
	fma.rn.f32 	%f142, %f178, %f48, %f141;
	mov.f32 	%f143, 0fBF000000;
	fma.rn.f32 	%f179, %f142, %f48, %f143;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f144, 0fBE2AAAA3;
	fma.rn.f32 	%f145, %f178, %f48, %f144;
	mov.f32 	%f146, 0f00000000;
	fma.rn.f32 	%f179, %f145, %f48, %f146;

BB0_46:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p30 bra 	BB0_48;

	mov.f32 	%f147, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f48, %f147;

BB0_48:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p33, %r171, 0;
	@%p33 bra 	BB0_50;

	mov.f32 	%f148, 0f00000000;
	fma.rn.f32 	%f180, %f180, %f83, %f148;

BB0_50:
	mul.f32 	%f150, %f18, %f180;
	sub.f32 	%f151, %f40, %f150;
	mul.f32 	%f152, %f19, %f180;
	sub.f32 	%f153, %f41, %f152;
	mul.f32 	%f154, %f20, %f180;
	sub.f32 	%f155, %f42, %f154;
	mul.f32 	%f156, %f151, %f67;
	mul.f32 	%f157, %f153, %f67;
	mul.f32 	%f158, %f155, %f67;
	mul.f32 	%f159, %f156, %f69;
	mul.f32 	%f160, %f157, %f70;
	mul.f32 	%f161, %f158, %f71;
	ld.const.f64 	%fd1, [HBAR];
	mov.f64 	%fd2, 0d4000000000000000;
	div.rn.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f162, %fd3;
	mul.f32 	%f163, %f12, %f162;
	mul.f32 	%f164, %f13, %f162;
	mul.f32 	%f165, %f14, %f162;
	mul.f32 	%f166, %f163, %f159;
	mul.f32 	%f167, %f164, %f160;
	mul.f32 	%f168, %f165, %f161;
	sub.f32 	%f182, %f182, %f166;
	sub.f32 	%f183, %f183, %f167;
	sub.f32 	%f184, %f184, %f168;

BB0_51:
	cvta.to.global.u64 	%rd75, %rd15;
	cvta.to.global.u64 	%rd76, %rd14;
	cvta.to.global.u64 	%rd77, %rd13;
	add.s64 	%rd79, %rd77, %rd34;
	st.global.f32 	[%rd79], %f182;
	add.s64 	%rd80, %rd76, %rd34;
	st.global.f32 	[%rd80], %f183;
	add.s64 	%rd81, %rd75, %rd34;
	st.global.f32 	[%rd81], %f184;

BB0_52:
	ret;
}


`
 )
