/// Copyright (c) 2024 Jipeng Zhang (jp-zhang@outlook.com) (Original Code)
/// Copyright (c) 2026 Amin Abdulrahman (amin@abdulrahman.de) (Modifications)
/// Copyright (c) 2026 Justus Bergermann (mail@justus-bergermann.de) (Modifications)
///
/// SPDX-License-Identifier: MIT
///
/// Permission is hereby granted, free of charge, to any person obtaining a copy
/// of this software and associated documentation files (the "Software"), to deal
/// in the Software without restriction, including without limitation the rights
/// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
/// copies of the Software, and to permit persons to whom the Software is
/// furnished to do so, subject to the following conditions:
///
/// The above copyright notice and this permission notice shall be included in all
/// copies or substantial portions of the Software.
///
/// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
/// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
/// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
/// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
/// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
/// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
/// SOFTWARE.

.macro save_regs
  sd s0,  0*8(sp)
  sd s1,  1*8(sp)
  sd s2,  2*8(sp)
  sd s3,  3*8(sp)
  sd s4,  4*8(sp)
  sd s5,  5*8(sp)
  sd s6,  6*8(sp)
  sd s7,  7*8(sp)
  sd s8,  8*8(sp)
  sd s9,  9*8(sp)
  sd s10, 10*8(sp)
  sd s11, 11*8(sp)
  sd gp,  12*8(sp)
  sd tp,  13*8(sp)
  sd ra,  14*8(sp)
.endm

.macro restore_regs
  ld s0,  0*8(sp)
  ld s1,  1*8(sp)
  ld s2,  2*8(sp)
  ld s3,  3*8(sp)
  ld s4,  4*8(sp)
  ld s5,  5*8(sp)
  ld s6,  6*8(sp)
  ld s7,  7*8(sp)
  ld s8,  8*8(sp)
  ld s9,  9*8(sp)
  ld s10, 10*8(sp)
  ld s11, 11*8(sp)
  ld gp,  12*8(sp)
  ld tp,  13*8(sp)
  ld ra,  14*8(sp)
.endm

# void poly_basemul_8l_init_rv64im(int64_t r[256], const int32_t a[256], const int32_t b[256])
.globl poly_basemul_8l_init_rv64im_opt_c908
.align 2
poly_basemul_8l_init_rv64im_opt_c908:
    addi sp, sp, -8*15
    save_regs
    // loop control
    li gp, 32*8*8
    add gp, gp, a0
                // Instructions:    0
                // Expected cycles: 0
                // Expected IPC:    0.00
                //
                // Wall time:     0.01s
                // User time:     0.01s
                //
poly_basemul_8l_init_rv64im_looper:
                                  // Instructions:    34
                                  // Expected cycles: 24
                                  // Expected IPC:    1.42
                                  //
                                  // Cycle bound:     17.0
                                  // IPC bound:       2.00
                                  //
                                  // Wall time:     8.44s
                                  // User time:     8.44s
                                  //
                                  // ----- cycle (expected) ------>
                                  // 0                        25
                                  // |------------------------|----
        lw x20, 7*4(x11)          // *.............................
        lw x5, 6*4(x11)           // .*............................
        lw x14, 6*4(x12)          // ..*...........................
        lw x26, 0*4(x11)          // ...*..........................
        lw x19, 1*4(x11)          // ....*.........................
        mul x16, x5, x14          // ....*.........................
        lw x31, 2*4(x11)          // .....*........................
        lw x8, 3*4(x11)           // ......*.......................
        lw x27, 5*4(x11)          // .......*......................
        lw x1, 4*4(x11)           // ........*.....................
        addi x11, x11, 4*8        // ........*.....................
        lw x25, 0*4(x12)          // .........*....................
        lw x23, 2*4(x12)          // ..........*...................
        lw x28, 7*4(x12)          // ...........*..................
        mul x13, x26, x25         // ...........*..................
        mul x22, x31, x23         // ............*.................
        lw x15, 5*4(x12)          // ............*.................
        mul x17, x20, x28         // .............*................
        lw x18, 4*4(x12)          // .............*................
        mul x9, x27, x15          // ..............*...............
        sd x16, 6*8(x10)          // ..............*...............
        mul x28, x1, x18          // ...............*..............
        sd x13, 0*8(x10)          // ...............*..............
        lw x31, 3*4(x12)          // ................*.............
        lw x4, 1*4(x12)           // .................*............
        sd x22, 2*8(x10)          // ..................*...........
        mul x21, x8, x31          // ..................*...........
        sd x17, 7*8(x10)          // ...................*..........
        mul x30, x19, x4          // ...................*..........
        addi x12, x12, 4*8        // ....................*.........
        sd x28, 4*8(x10)          // ....................*.........
        sd x9, 5*8(x10)           // .....................*........
        sd x21, 3*8(x10)          // ......................*.......
        sd x30, 1*8(x10)          // .......................*......

                                   // ------ cycle (expected) ------>
                                   // 0                        25
                                   // |------------------------|-----
        // lw x5, 0*4(x11)         // ...*....................'..~...
        // lw x8, 0*4(x12)         // .........*..............'......
        // lw x6, 1*4(x11)         // ....*...................'...~..
        // lw x9, 1*4(x12)         // .................*......'......
        // lw x7, 2*4(x11)         // .....*..................'....~.
        // lw x18, 2*4(x12)        // ..........*.............'......
        // lw x28, 3*4(x11)        // ......*.................'......
        // lw x19, 3*4(x12)        // ................*.......'......
        // mul x24, x5, x8         // ...........*............'......
        // mul x26, x6, x9         // ...................*....'......
        // mul x13, x7, x18        // ............*...........'......
        // mul x15, x28, x19       // ..................*.....'......
        // sd x24, 0*8(x10)        // ...............*........'......
        // sd x26, 1*8(x10)        // .......................*'......
        // sd x13, 2*8(x10)        // ..................*.....'......
        // sd x15, 3*8(x10)        // ......................*.'......
        // lw x29, 4*4(x11)        // ........*...............'......
        // lw x20, 4*4(x12)        // .............*..........'......
        // lw x30, 5*4(x11)        // .......*................'......
        // lw x21, 5*4(x12)        // ............*...........'......
        // lw x31, 6*4(x11)        // .*......................'~.....
        // lw x22, 6*4(x12)        // ..*.....................'.~....
        // lw x4, 7*4(x11)         // *.......................~......
        // lw x23, 7*4(x12)        // ...........*............'......
        // mul x24, x29, x20       // ...............*........'......
        // mul x26, x30, x21       // ..............*.........'......
        // mul x13, x31, x22       // ....*...................'...~..
        // mul x15, x4, x23        // .............*..........'......
        // sd x24, 4*8(x10)        // ....................*...'......
        // sd x26, 5*8(x10)        // .....................*..'......
        // sd x13, 6*8(x10)        // ..............*.........'......
        // sd x15, 7*8(x10)        // ...................*....'......
        // addi x11, x11, 4*8      // ........*...............'......
        // addi x12, x12, 4*8      // ....................*...'......

        addi a0, a0, 64
        bne a0, gp, poly_basemul_8l_init_rv64im_looper
                // Instructions:    0
                // Expected cycles: 0
                // Expected IPC:    0.00
                //
                // Wall time:     0.01s
                // User time:     0.01s
                //
    restore_regs
    addi sp, sp, 8*15
    ret
