

================================================================
== Vivado HLS Report for 'selu_float_float_relu6_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:11:03 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                        |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance                |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |index_p_hls_fptosi_float_i32_fu_505     |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_1_p_hls_fptosi_float_i32_fu_510   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_2_p_hls_fptosi_float_i32_fu_515   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_3_p_hls_fptosi_float_i32_fu_520   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_4_p_hls_fptosi_float_i32_fu_525   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_5_p_hls_fptosi_float_i32_fu_530   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_6_p_hls_fptosi_float_i32_fu_535   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_7_p_hls_fptosi_float_i32_fu_540   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_8_p_hls_fptosi_float_i32_fu_545   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_9_p_hls_fptosi_float_i32_fu_550   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_s_p_hls_fptosi_float_i32_fu_555   |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_10_p_hls_fptosi_float_i32_fu_560  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_11_p_hls_fptosi_float_i32_fu_565  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_12_p_hls_fptosi_float_i32_fu_570  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |index_13_p_hls_fptosi_float_i32_fu_575  |p_hls_fptosi_float_i32  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      981|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     90|     4830|     9465|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      495|     -|
|Register             |        0|      -|     7855|      960|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|     90|    12685|    11901|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      2|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |jedi_fcmp_32ns_32ns_1_2_1_U4369           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4370           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4371           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4372           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4373           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4374           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4375           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4376           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4377           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4378           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4379           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4380           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4381           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4382           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4383           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|   46|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4339  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4340  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4341  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4342  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4343  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4344  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4345  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4346  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4347  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4348  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4349  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4350  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4351  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4352  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4353  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4354  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4355  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4356  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4357  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4358  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4359  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4360  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4361  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4362  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4363  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4364  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4365  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4366  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4367  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4368  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|   77|    0|
    |index_p_hls_fptosi_float_i32_fu_505       |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_1_p_hls_fptosi_float_i32_fu_510     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_2_p_hls_fptosi_float_i32_fu_515     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_3_p_hls_fptosi_float_i32_fu_520     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_4_p_hls_fptosi_float_i32_fu_525     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_5_p_hls_fptosi_float_i32_fu_530     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_6_p_hls_fptosi_float_i32_fu_535     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_7_p_hls_fptosi_float_i32_fu_540     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_8_p_hls_fptosi_float_i32_fu_545     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_9_p_hls_fptosi_float_i32_fu_550     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_s_p_hls_fptosi_float_i32_fu_555     |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_10_p_hls_fptosi_float_i32_fu_560    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_11_p_hls_fptosi_float_i32_fu_565    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_12_p_hls_fptosi_float_i32_fu_570    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    |index_13_p_hls_fptosi_float_i32_fu_575    |p_hls_fptosi_float_i32              |        0|      0|    0|  431|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                    |        0|     90| 4830| 9465|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |selu_table3_U  |selu_float_float_relu2_config_struct_s_selu_table24  |       16|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                     |       16|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |and_ln776_23_fu_1001_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_24_fu_1042_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_25_fu_1083_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_26_fu_1124_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_27_fu_1165_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_28_fu_1206_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_29_fu_1247_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_30_fu_1288_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_31_fu_1329_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_32_fu_1370_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_33_fu_1411_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_34_fu_1452_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_35_fu_1493_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_36_fu_1534_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln776_fu_960_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1148           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln776_48_fu_948_p2     |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_49_fu_983_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_50_fu_989_p2     |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_51_fu_1024_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_52_fu_1030_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_53_fu_1065_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_54_fu_1071_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_55_fu_1106_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_56_fu_1112_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_57_fu_1147_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_58_fu_1153_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_59_fu_1188_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_60_fu_1194_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_61_fu_1229_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_62_fu_1235_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_63_fu_1270_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_64_fu_1276_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_65_fu_1311_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_66_fu_1317_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_67_fu_1352_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_68_fu_1358_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_69_fu_1393_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_70_fu_1399_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_71_fu_1434_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_72_fu_1440_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_73_fu_1475_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_74_fu_1481_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_75_fu_1516_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln776_76_fu_1522_p2    |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln776_fu_942_p2        |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln780_23_fu_1582_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_24_fu_1610_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_25_fu_1638_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_26_fu_1666_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_27_fu_1694_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_28_fu_1722_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_29_fu_1750_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_30_fu_1778_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_31_fu_1806_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_32_fu_1834_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_33_fu_1862_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_34_fu_1890_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_35_fu_1918_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_36_fu_1946_p2    |   icmp   |      0|  0|  20|          22|           1|
    |icmp_ln780_fu_1554_p2       |   icmp   |      0|  0|  20|          22|           1|
    |or_ln776_23_fu_995_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln776_24_fu_1036_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_25_fu_1077_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_26_fu_1118_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_27_fu_1159_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_28_fu_1200_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_29_fu_1241_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_30_fu_1282_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_31_fu_1323_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_32_fu_1364_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_33_fu_1405_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_34_fu_1446_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_35_fu_1487_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_36_fu_1528_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln776_fu_954_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln780_10_fu_1840_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_11_fu_1868_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_12_fu_1896_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_13_fu_1924_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_14_fu_1952_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln780_1_fu_1588_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_2_fu_1616_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_3_fu_1644_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_4_fu_1672_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_5_fu_1700_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_6_fu_1728_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_7_fu_1756_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_8_fu_1784_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_9_fu_1812_p3   |  select  |      0|  0|  10|           1|           2|
    |select_ln780_fu_1560_p3     |  select  |      0|  0|  10|           1|           2|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 981|         843|         124|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_res_0_write_assign_phi_fu_358_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_10_write_assign_phi_fu_458_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_11_write_assign_phi_fu_468_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_12_write_assign_phi_fu_478_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_13_write_assign_phi_fu_488_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_14_write_assign_phi_fu_498_p4      |   9|          2|   32|         64|
    |ap_phi_mux_res_1_write_assign_phi_fu_368_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_2_write_assign_phi_fu_378_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_3_write_assign_phi_fu_388_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_4_write_assign_phi_fu_398_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_5_write_assign_phi_fu_408_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_6_write_assign_phi_fu_418_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_7_write_assign_phi_fu_428_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_8_write_assign_phi_fu_438_p4       |   9|          2|   32|         64|
    |ap_phi_mux_res_9_write_assign_phi_fu_448_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445   |   9|          2|   32|         64|
    |grp_fu_580_p1                                     |  15|          3|   32|         96|
    |grp_fu_586_p1                                     |  15|          3|   32|         96|
    |grp_fu_592_p1                                     |  15|          3|   32|         96|
    |grp_fu_598_p1                                     |  15|          3|   32|         96|
    |grp_fu_604_p1                                     |  15|          3|   32|         96|
    |grp_fu_610_p1                                     |  15|          3|   32|         96|
    |grp_fu_616_p1                                     |  15|          3|   32|         96|
    |grp_fu_622_p1                                     |  15|          3|   32|         96|
    |grp_fu_628_p1                                     |  15|          3|   32|         96|
    |grp_fu_634_p1                                     |  15|          3|   32|         96|
    |grp_fu_640_p1                                     |  15|          3|   32|         96|
    |grp_fu_646_p1                                     |  15|          3|   32|         96|
    |grp_fu_652_p1                                     |  15|          3|   32|         96|
    |grp_fu_658_p1                                     |  15|          3|   32|         96|
    |grp_fu_664_p1                                     |  15|          3|   32|         96|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 495|        105| 1440|       3360|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |and_ln776_23_reg_2219                             |   1|   0|    1|          0|
    |and_ln776_24_reg_2223                             |   1|   0|    1|          0|
    |and_ln776_25_reg_2227                             |   1|   0|    1|          0|
    |and_ln776_26_reg_2231                             |   1|   0|    1|          0|
    |and_ln776_27_reg_2235                             |   1|   0|    1|          0|
    |and_ln776_28_reg_2239                             |   1|   0|    1|          0|
    |and_ln776_29_reg_2243                             |   1|   0|    1|          0|
    |and_ln776_30_reg_2247                             |   1|   0|    1|          0|
    |and_ln776_31_reg_2251                             |   1|   0|    1|          0|
    |and_ln776_32_reg_2255                             |   1|   0|    1|          0|
    |and_ln776_33_reg_2259                             |   1|   0|    1|          0|
    |and_ln776_34_reg_2263                             |   1|   0|    1|          0|
    |and_ln776_35_reg_2267                             |   1|   0|    1|          0|
    |and_ln776_36_reg_2271                             |   1|   0|    1|          0|
    |and_ln776_reg_2215                                |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_0_write_assign_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_10_write_assign_reg_455  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_11_write_assign_reg_465  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_12_write_assign_reg_475  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_13_write_assign_reg_485  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_14_write_assign_reg_495  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_1_write_assign_reg_365   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_2_write_assign_reg_375   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_3_write_assign_reg_385   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_4_write_assign_reg_395   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_5_write_assign_reg_405   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_6_write_assign_reg_415   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_7_write_assign_reg_425   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_8_write_assign_reg_435   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_9_write_assign_reg_445   |  32|   0|   32|          0|
    |data_0_read_4_reg_2208                            |  32|   0|   32|          0|
    |data_10_read_1_reg_2138                           |  32|   0|   32|          0|
    |data_11_read_1_reg_2131                           |  32|   0|   32|          0|
    |data_12_read_1_reg_2124                           |  32|   0|   32|          0|
    |data_13_read_1_reg_2117                           |  32|   0|   32|          0|
    |data_14_read_1_reg_2110                           |  32|   0|   32|          0|
    |data_1_read_4_reg_2201                            |  32|   0|   32|          0|
    |data_2_read_4_reg_2194                            |  32|   0|   32|          0|
    |data_3_read_4_reg_2187                            |  32|   0|   32|          0|
    |data_4_read_4_reg_2180                            |  32|   0|   32|          0|
    |data_5_read_3_reg_2173                            |  32|   0|   32|          0|
    |data_6_read_3_reg_2166                            |  32|   0|   32|          0|
    |data_7_read_3_reg_2159                            |  32|   0|   32|          0|
    |data_8_read_3_reg_2152                            |  32|   0|   32|          0|
    |data_9_read_3_reg_2145                            |  32|   0|   32|          0|
    |reg_835                                           |  32|   0|   32|          0|
    |reg_841                                           |  32|   0|   32|          0|
    |reg_847                                           |  32|   0|   32|          0|
    |reg_853                                           |  32|   0|   32|          0|
    |reg_859                                           |  32|   0|   32|          0|
    |reg_865                                           |  32|   0|   32|          0|
    |reg_871                                           |  32|   0|   32|          0|
    |reg_877                                           |  32|   0|   32|          0|
    |reg_883                                           |  32|   0|   32|          0|
    |reg_889                                           |  32|   0|   32|          0|
    |reg_895                                           |  32|   0|   32|          0|
    |reg_901                                           |  32|   0|   32|          0|
    |reg_907                                           |  32|   0|   32|          0|
    |reg_913                                           |  32|   0|   32|          0|
    |reg_919                                           |  32|   0|   32|          0|
    |select_ln780_10_reg_2400                          |  10|   0|   10|          0|
    |select_ln780_11_reg_2405                          |  10|   0|   10|          0|
    |select_ln780_12_reg_2410                          |  10|   0|   10|          0|
    |select_ln780_13_reg_2415                          |  10|   0|   10|          0|
    |select_ln780_14_reg_2420                          |  10|   0|   10|          0|
    |select_ln780_1_reg_2355                           |  10|   0|   10|          0|
    |select_ln780_2_reg_2360                           |  10|   0|   10|          0|
    |select_ln780_3_reg_2365                           |  10|   0|   10|          0|
    |select_ln780_4_reg_2370                           |  10|   0|   10|          0|
    |select_ln780_5_reg_2375                           |  10|   0|   10|          0|
    |select_ln780_6_reg_2380                           |  10|   0|   10|          0|
    |select_ln780_7_reg_2385                           |  10|   0|   10|          0|
    |select_ln780_8_reg_2390                           |  10|   0|   10|          0|
    |select_ln780_9_reg_2395                           |  10|   0|   10|          0|
    |select_ln780_reg_2350                             |  10|   0|   10|          0|
    |tmp_2_10_reg_2330                                 |  32|   0|   32|          0|
    |tmp_2_11_14_reg_2335                              |  32|   0|   32|          0|
    |tmp_2_12_reg_2340                                 |  32|   0|   32|          0|
    |tmp_2_13_reg_2345                                 |  32|   0|   32|          0|
    |tmp_2_1_reg_2280                                  |  32|   0|   32|          0|
    |tmp_2_2_reg_2285                                  |  32|   0|   32|          0|
    |tmp_2_3_reg_2290                                  |  32|   0|   32|          0|
    |tmp_2_4_reg_2295                                  |  32|   0|   32|          0|
    |tmp_2_5_reg_2300                                  |  32|   0|   32|          0|
    |tmp_2_6_reg_2305                                  |  32|   0|   32|          0|
    |tmp_2_7_reg_2310                                  |  32|   0|   32|          0|
    |tmp_2_8_reg_2315                                  |  32|   0|   32|          0|
    |tmp_2_9_reg_2320                                  |  32|   0|   32|          0|
    |tmp_2_reg_2275                                    |  32|   0|   32|          0|
    |tmp_2_s_reg_2325                                  |  32|   0|   32|          0|
    |and_ln776_23_reg_2219                             |  64|  32|    1|          0|
    |and_ln776_24_reg_2223                             |  64|  32|    1|          0|
    |and_ln776_25_reg_2227                             |  64|  32|    1|          0|
    |and_ln776_26_reg_2231                             |  64|  32|    1|          0|
    |and_ln776_27_reg_2235                             |  64|  32|    1|          0|
    |and_ln776_28_reg_2239                             |  64|  32|    1|          0|
    |and_ln776_29_reg_2243                             |  64|  32|    1|          0|
    |and_ln776_30_reg_2247                             |  64|  32|    1|          0|
    |and_ln776_31_reg_2251                             |  64|  32|    1|          0|
    |and_ln776_32_reg_2255                             |  64|  32|    1|          0|
    |and_ln776_33_reg_2259                             |  64|  32|    1|          0|
    |and_ln776_34_reg_2263                             |  64|  32|    1|          0|
    |and_ln776_35_reg_2267                             |  64|  32|    1|          0|
    |and_ln776_36_reg_2271                             |  64|  32|    1|          0|
    |and_ln776_reg_2215                                |  64|  32|    1|          0|
    |reg_835                                           |  64|  32|   32|          0|
    |reg_841                                           |  64|  32|   32|          0|
    |reg_847                                           |  64|  32|   32|          0|
    |reg_853                                           |  64|  32|   32|          0|
    |reg_859                                           |  64|  32|   32|          0|
    |reg_865                                           |  64|  32|   32|          0|
    |reg_871                                           |  64|  32|   32|          0|
    |reg_877                                           |  64|  32|   32|          0|
    |reg_883                                           |  64|  32|   32|          0|
    |reg_889                                           |  64|  32|   32|          0|
    |reg_895                                           |  64|  32|   32|          0|
    |reg_901                                           |  64|  32|   32|          0|
    |reg_907                                           |  64|  32|   32|          0|
    |reg_913                                           |  64|  32|   32|          0|
    |reg_919                                           |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |7855| 960| 6430|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_done       | out |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_0   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_1   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_2   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_3   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_4   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_5   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_6   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_7   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_8   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_9   | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_10  | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_11  | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_12  | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_13  | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|ap_return_14  | out |   32| ap_ctrl_hs | selu<float, float, relu6_config_struct> | return value |
|data_0_read   |  in |   32|   ap_none  |               data_0_read               |    scalar    |
|data_1_read   |  in |   32|   ap_none  |               data_1_read               |    scalar    |
|data_2_read   |  in |   32|   ap_none  |               data_2_read               |    scalar    |
|data_3_read   |  in |   32|   ap_none  |               data_3_read               |    scalar    |
|data_4_read   |  in |   32|   ap_none  |               data_4_read               |    scalar    |
|data_5_read   |  in |   32|   ap_none  |               data_5_read               |    scalar    |
|data_6_read   |  in |   32|   ap_none  |               data_6_read               |    scalar    |
|data_7_read   |  in |   32|   ap_none  |               data_7_read               |    scalar    |
|data_8_read   |  in |   32|   ap_none  |               data_8_read               |    scalar    |
|data_9_read   |  in |   32|   ap_none  |               data_9_read               |    scalar    |
|data_10_read  |  in |   32|   ap_none  |               data_10_read              |    scalar    |
|data_11_read  |  in |   32|   ap_none  |               data_11_read              |    scalar    |
|data_12_read  |  in |   32|   ap_none  |               data_12_read              |    scalar    |
|data_13_read  |  in |   32|   ap_none  |               data_13_read              |    scalar    |
|data_14_read  |  in |   32|   ap_none  |               data_14_read              |    scalar    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+

