

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:35:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_13 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     141|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|      68|     165|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     222|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     290|     406|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_33ns_32ns_64_1_1_U18  |mul_33ns_32ns_64_1_1  |        0|   4|   0|  21|    0|
    |mul_4ns_6ns_9_1_1_U25     |mul_4ns_6ns_9_1_1     |        0|   0|   0|  23|    0|
    |mux_3_2_32_1_1_U20        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U21        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U22        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U23        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_64_1_1_U26        |mux_3_2_64_1_1        |        0|   0|   0|  14|    0|
    |mux_4_2_32_1_1_U24        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |urem_4ns_3ns_2_8_1_U19    |urem_4ns_3ns_2_8_1    |        0|   0|  68|  31|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|   4|  68| 165|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_337_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln30_fu_415_p2     |         +|   0|  0|  71|          64|          64|
    |empty_fu_255_p2        |         -|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_243_p2    |      icmp|   0|  0|  12|           4|           4|
    |select_ln30_fu_404_p3  |    select|   0|  0|  32|           1|          33|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 141|          78|         108|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_1_fu_88                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |arr_1_addr_reg_468                |   2|   0|    2|          0|
    |arr_2_addr_reg_474                |   2|   0|    2|          0|
    |arr_addr_reg_462                  |   2|   0|    2|          0|
    |empty_34_reg_457                  |   1|   0|    1|          0|
    |i_1_fu_88                         |   4|   0|    4|          0|
    |i_reg_441                         |   4|   0|    4|          0|
    |tmp_reg_452                       |  32|   0|   32|          0|
    |zext_ln23_cast_reg_436            |  32|   0|   33|          1|
    |i_reg_441                         |  64|  32|    4|          0|
    |tmp_reg_452                       |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 222|  64|  131|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|arr_2_address0         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0               |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1               |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0               |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1               |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                 |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                 |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_0_01_reload     |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_1_04_reload     |   in|   32|     ap_none|                                arg1_r_1_04_reload|        scalar|
|arg1_r_2_07_reload     |   in|   32|     ap_none|                                arg1_r_2_07_reload|        scalar|
|arg1_r_0_1_010_reload  |   in|   32|     ap_none|                             arg1_r_0_1_010_reload|        scalar|
|arg1_r_1_1_011_reload  |   in|   32|     ap_none|                             arg1_r_1_1_011_reload|        scalar|
|arg1_r_2_1_012_reload  |   in|   32|     ap_none|                             arg1_r_2_1_012_reload|        scalar|
|arg1_r_0_2_013_reload  |   in|   32|     ap_none|                             arg1_r_0_2_013_reload|        scalar|
|arg1_r_1_2_014_reload  |   in|   32|     ap_none|                             arg1_r_1_2_014_reload|        scalar|
|arg1_r_2_2_015_reload  |   in|   32|     ap_none|                             arg1_r_2_2_015_reload|        scalar|
|arg1_r_0_3_016_reload  |   in|   32|     ap_none|                             arg1_r_0_3_016_reload|        scalar|
|arg1_r_1_3_017_reload  |   in|   32|     ap_none|                             arg1_r_1_3_017_reload|        scalar|
|arg1_r_2_3_018_reload  |   in|   32|     ap_none|                             arg1_r_2_3_018_reload|        scalar|
|mul16                  |   in|   32|     ap_none|                                             mul16|        scalar|
|zext_ln23              |   in|   32|     ap_none|                                         zext_ln23|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln23"   --->   Operation 12 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16"   --->   Operation 13 'read' 'mul16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_3_018_reload"   --->   Operation 14 'read' 'arg1_r_2_3_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_3_017_reload"   --->   Operation 15 'read' 'arg1_r_1_3_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 16 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_015_reload"   --->   Operation 17 'read' 'arg1_r_2_2_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 18 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 19 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_012_reload"   --->   Operation 20 'read' 'arg1_r_2_1_012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 21 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 22 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 23 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 24 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 25 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_cast = zext i32 %zext_ln23_read"   --->   Operation 26 'zext' 'zext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i4 %i_1"   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 30 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc25.split, void %VITIS_LOOP_34_3.exitStub" [d3.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [8/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 32 'urem' 'urem_ln22' <Predicate = (!icmp_ln23)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i"   --->   Operation 33 'sub' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:30]   --->   Operation 35 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 36 'mux' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_2_1_012_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 37 'mux' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_2_2_015_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 38 'mux' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_3_016_reload_read, i32 %arg1_r_1_3_017_reload_read, i32 %arg1_r_2_3_018_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 39 'mux' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tmp_7, i32 %tmp_s, i32 %tmp_2, i32 %tmp_3, i2 %trunc_ln26" [d3.cpp:30]   --->   Operation 40 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 1" [d3.cpp:23]   --->   Operation 41 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 42 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 44 [7/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 44 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 45 [6/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 45 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 46 [5/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 46 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 47 [4/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 47 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 48 [3/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 48 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %i" [d3.cpp:22]   --->   Operation 49 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.23ns)   --->   "%mul_ln22 = mul i9 %zext_ln22_1, i9 22" [d3.cpp:22]   --->   Operation 50 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22, i32 6, i32 8" [d3.cpp:22]   --->   Operation 51 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %tmp_4" [d3.cpp:22]   --->   Operation 52 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 53 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = trunc i4 %i"   --->   Operation 54 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 55 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 56 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 57 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 58 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 59 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 59 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 60 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 60 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.60>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 61 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d3.cpp:22]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 63 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i, i4 3" [d3.cpp:22]   --->   Operation 64 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %urem_ln22" [d3.cpp:22]   --->   Operation 65 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 66 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 67 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 68 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 68 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 69 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 69 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 70 [1/1] (0.47ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 70 'mux' 'tmp_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul16_read, i1 0" [d3.cpp:30]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!empty_34)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.43ns)   --->   "%select_ln30 = select i1 %empty_34, i33 %zext_ln23_cast, i33 %shl_ln" [d3.cpp:30]   --->   Operation 72 'select' 'select_ln30' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i33 %select_ln30" [d3.cpp:30]   --->   Operation 73 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.42ns)   --->   Input mux for Operation 74 '%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30'
ST_8 : Operation 74 [1/1] (2.98ns)   --->   "%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 74 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 75 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.73ns)   --->   "%switch_ln30 = switch i2 %trunc_ln22, void %arrayidx23.case.2, i2 0, void %arrayidx23.case.0, i2 1, void %arrayidx23.case.1" [d3.cpp:30]   --->   Operation 76 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.73>
ST_8 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 77 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 78 'br' 'br_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_addr" [d3.cpp:30]   --->   Operation 79 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 80 'br' 'br_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 81 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.exit" [d3.cpp:30]   --->   Operation 82 'br' 'br_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca           ) [ 010000000]
zext_ln23_read             (read             ) [ 000000000]
mul16_read                 (read             ) [ 011111111]
arg1_r_2_3_018_reload_read (read             ) [ 000000000]
arg1_r_1_3_017_reload_read (read             ) [ 000000000]
arg1_r_0_3_016_reload_read (read             ) [ 000000000]
arg1_r_2_2_015_reload_read (read             ) [ 000000000]
arg1_r_1_2_014_reload_read (read             ) [ 000000000]
arg1_r_0_2_013_reload_read (read             ) [ 000000000]
arg1_r_2_1_012_reload_read (read             ) [ 000000000]
arg1_r_1_1_011_reload_read (read             ) [ 000000000]
arg1_r_0_1_010_reload_read (read             ) [ 000000000]
arg1_r_2_07_reload_read    (read             ) [ 000000000]
arg1_r_1_04_reload_read    (read             ) [ 000000000]
arg1_r_0_01_reload_read    (read             ) [ 000000000]
zext_ln23_cast             (zext             ) [ 011111111]
store_ln0                  (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
i                          (load             ) [ 011111111]
icmp_ln23                  (icmp             ) [ 011111110]
br_ln23                    (br               ) [ 000000000]
empty                      (sub              ) [ 000000000]
trunc_ln26                 (trunc            ) [ 000000000]
trunc_ln4                  (partselect       ) [ 000000000]
tmp_7                      (mux              ) [ 000000000]
tmp_s                      (mux              ) [ 000000000]
tmp_2                      (mux              ) [ 000000000]
tmp_3                      (mux              ) [ 000000000]
tmp                        (mux              ) [ 011111111]
add_ln23                   (add              ) [ 000000000]
store_ln23                 (store            ) [ 000000000]
br_ln23                    (br               ) [ 000000000]
zext_ln22_1                (zext             ) [ 000000000]
mul_ln22                   (mul              ) [ 000000000]
tmp_4                      (partselect       ) [ 000000000]
zext_ln22                  (zext             ) [ 000000000]
empty_34                   (trunc            ) [ 010000001]
arr_addr                   (getelementptr    ) [ 010000001]
arr_1_addr                 (getelementptr    ) [ 010000001]
arr_2_addr                 (getelementptr    ) [ 010000001]
specpipeline_ln25          (specpipeline     ) [ 000000000]
speclooptripcount_ln22     (speclooptripcount) [ 000000000]
specloopname_ln23          (specloopname     ) [ 000000000]
urem_ln22                  (urem             ) [ 000000000]
trunc_ln22                 (trunc            ) [ 010000001]
zext_ln30                  (zext             ) [ 000000000]
arr_load                   (load             ) [ 000000000]
arr_1_load                 (load             ) [ 000000000]
arr_2_load                 (load             ) [ 000000000]
tmp_1                      (mux              ) [ 000000000]
shl_ln                     (bitconcatenate   ) [ 000000000]
select_ln30                (select           ) [ 000000000]
zext_ln30_1                (zext             ) [ 000000000]
mul_ln30                   (mul              ) [ 000000000]
add_ln30                   (add              ) [ 000000000]
switch_ln30                (switch           ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
br_ln30                    (br               ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
br_ln30                    (br               ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
br_ln30                    (br               ) [ 000000000]
ret_ln0                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_1_012_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_2_2_015_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_0_3_016_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_1_3_017_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_3_018_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="zext_ln23">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i64.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln23_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mul16_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul16_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_2_3_018_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_018_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_1_3_017_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_0_3_016_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_2_2_015_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_2_1_012_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_2_07_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_1_04_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_0_01_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arr_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="arr_1_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="205" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="215" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="225" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="mul_ln30_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="33" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln23_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="33" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln23_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln26_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="3" slack="0"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="32" slack="0"/>
<pin id="280" dir="0" index="4" bw="2" slack="0"/>
<pin id="281" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="0" index="4" bw="2" slack="0"/>
<pin id="293" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="0" index="3" bw="32" slack="0"/>
<pin id="304" dir="0" index="4" bw="2" slack="0"/>
<pin id="305" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="32" slack="0"/>
<pin id="316" dir="0" index="4" bw="2" slack="0"/>
<pin id="317" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="0" index="3" bw="32" slack="0"/>
<pin id="328" dir="0" index="4" bw="32" slack="0"/>
<pin id="329" dir="0" index="5" bw="2" slack="0"/>
<pin id="330" dir="1" index="6" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln23_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln23_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln22_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="6"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln22_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="0" index="3" bw="5" slack="0"/>
<pin id="362" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln22_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_34_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="6"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln22_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="7"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="64" slack="0"/>
<pin id="389" dir="0" index="3" bw="64" slack="0"/>
<pin id="390" dir="0" index="4" bw="2" slack="0"/>
<pin id="391" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="33" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="7"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln30_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="33" slack="7"/>
<pin id="407" dir="0" index="2" bw="33" slack="0"/>
<pin id="408" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln30_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="33" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln30_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="mul16_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="7"/>
<pin id="433" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul16_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln23_cast_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="33" slack="7"/>
<pin id="438" dir="1" index="1" bw="33" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln23_cast "/>
</bind>
</comp>

<comp id="441" class="1005" name="i_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln23_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="6"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="7"/>
<pin id="454" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="457" class="1005" name="empty_34_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="462" class="1005" name="arr_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="1"/>
<pin id="464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="arr_1_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="arr_2_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="1"/>
<pin id="476" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="176" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="216"><net_src comp="183" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="226"><net_src comp="190" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="234"><net_src comp="92" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="240" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="170" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="164" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="158" pin="2"/><net_sink comp="275" pin=3"/></net>

<net id="286"><net_src comp="265" pin="4"/><net_sink comp="275" pin=4"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="152" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="146" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="140" pin="2"/><net_sink comp="287" pin=3"/></net>

<net id="298"><net_src comp="265" pin="4"/><net_sink comp="287" pin=4"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="134" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="128" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="122" pin="2"/><net_sink comp="299" pin=3"/></net>

<net id="310"><net_src comp="265" pin="4"/><net_sink comp="299" pin=4"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="116" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="110" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="104" pin="2"/><net_sink comp="311" pin=3"/></net>

<net id="322"><net_src comp="265" pin="4"/><net_sink comp="311" pin=4"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="275" pin="5"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="287" pin="5"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="299" pin="5"/><net_sink comp="323" pin=3"/></net>

<net id="335"><net_src comp="311" pin="5"/><net_sink comp="323" pin=4"/></net>

<net id="336"><net_src comp="261" pin="1"/><net_sink comp="323" pin=5"/></net>

<net id="341"><net_src comp="240" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="380"><net_src comp="249" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="197" pin="7"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="207" pin="7"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="217" pin="7"/><net_sink comp="385" pin=3"/></net>

<net id="396"><net_src comp="377" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="402"><net_src comp="80" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="82" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="404" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="419"><net_src comp="385" pin="5"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="227" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="415" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="422"><net_src comp="415" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="427"><net_src comp="88" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="434"><net_src comp="98" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="439"><net_src comp="231" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="444"><net_src comp="240" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="451"><net_src comp="243" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="323" pin="6"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="460"><net_src comp="374" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="465"><net_src comp="176" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="471"><net_src comp="183" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="477"><net_src comp="190" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_2 | {8 }
	Port: arr_1 | {8 }
	Port: arr | {8 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_012_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_3_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_3_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_3_018_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : mul16 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln23 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		urem_ln22 : 2
		empty : 2
		trunc_ln26 : 3
		trunc_ln4 : 3
		tmp_7 : 4
		tmp_s : 4
		tmp_2 : 4
		tmp_3 : 4
		tmp : 5
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln22 : 1
		tmp_4 : 2
		zext_ln22 : 3
		arr_addr : 4
		arr_1_addr : 4
		arr_2_addr : 4
		arr_load : 5
		arr_1_load : 5
		arr_2_load : 5
	State 8
		trunc_ln22 : 1
		tmp_1 : 2
		select_ln30 : 1
		zext_ln30_1 : 2
		mul_ln30 : 3
		add_ln30 : 4
		switch_ln30 : 2
		store_ln30 : 5
		store_ln30 : 5
		store_ln30 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   urem   |               grp_fu_249               |    0    |    68   |    31   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_7_fu_275              |    0    |    0    |    14   |
|          |              tmp_s_fu_287              |    0    |    0    |    14   |
|    mux   |              tmp_2_fu_299              |    0    |    0    |    14   |
|          |              tmp_3_fu_311              |    0    |    0    |    14   |
|          |               tmp_fu_323               |    0    |    0    |    20   |
|          |              tmp_1_fu_385              |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             add_ln23_fu_337            |    0    |    0    |    12   |
|          |             add_ln30_fu_415            |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |             mul_ln30_fu_227            |    4    |    0    |    21   |
|          |             mul_ln22_fu_351            |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|
|  select  |           select_ln30_fu_404           |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln23_fu_243            |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_255              |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |        zext_ln23_read_read_fu_92       |    0    |    0    |    0    |
|          |          mul16_read_read_fu_98         |    0    |    0    |    0    |
|          | arg1_r_2_3_018_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | arg1_r_1_3_017_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | arg1_r_0_3_016_reload_read_read_fu_116 |    0    |    0    |    0    |
|          | arg1_r_2_2_015_reload_read_read_fu_122 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_014_reload_read_read_fu_128 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_2_1_012_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | arg1_r_1_1_011_reload_read_read_fu_146 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_152 |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_158  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_164  |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_170  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |          zext_ln23_cast_fu_231         |    0    |    0    |    0    |
|          |           zext_ln22_1_fu_348           |    0    |    0    |    0    |
|   zext   |            zext_ln22_fu_367            |    0    |    0    |    0    |
|          |            zext_ln30_fu_381            |    0    |    0    |    0    |
|          |           zext_ln30_1_fu_410           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln26_fu_261           |    0    |    0    |    0    |
|   trunc  |             empty_34_fu_374            |    0    |    0    |    0    |
|          |            trunc_ln22_fu_377           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|            trunc_ln4_fu_265            |    0    |    0    |    0    |
|          |              tmp_4_fu_357              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_397             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    4    |    68   |   304   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arr_1_addr_reg_468  |    2   |
|  arr_2_addr_reg_474  |    2   |
|   arr_addr_reg_462   |    2   |
|   empty_34_reg_457   |    1   |
|      i_1_reg_424     |    4   |
|       i_reg_441      |    4   |
|   icmp_ln23_reg_448  |    1   |
|  mul16_read_reg_431  |   32   |
|      tmp_reg_452     |   32   |
|zext_ln23_cast_reg_436|   33   |
+----------------------+--------+
|         Total        |   113  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_249    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   68   |   304  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   181  |   340  |
+-----------+--------+--------+--------+--------+
