E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/hamming13_encoder.v {1 {vlog -work work -stats=none E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/hamming13_encoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module hamming13_encoder

Top level modules:
	hamming13_encoder

} {} {}} E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/uart_rx_hamming13.v {1 {vlog -work work -stats=none E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/uart_rx_hamming13.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_rx_hamming13

Top level modules:
	uart_rx_hamming13

} {} {}} E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/hamming13_decoder.v {1 {vlog -work work -stats=none E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/hamming13_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module hamming13_decoder

Top level modules:
	hamming13_decoder

} {} {}} E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v {0 {vlog -work work -stats=none E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_full_system_13_safe
** Error: (vlog-13025) E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(127): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
** Error: E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(137): (vlog-2730) Undefined variable: 'do'.
** Error: (vlog-13069) E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(137): near "begin": syntax error, unexpected begin.
** Error: E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(139): 'While' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
** Error: (vlog-13025) E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(147): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
** Error: (vlog-13069) E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/tb_full_system_13.v(155): near "end": syntax error, unexpected end.

} {4.0 10.0} {}} E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/uart_tx_hamming13.v {1 {vlog -work work -stats=none E:/Nam4Ki1/Logic/BTL_LGS/BTL_UART_138/uart_tx_hamming13.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_tx_hamming13

Top level modules:
	uart_tx_hamming13

} {} {}}
