Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc4vlx80-12-ff1148

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 40
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "processing.v" in library work
Compiling verilog file "CLOCK_GEN.v" in library work
Module <processing> compiled
Compiling verilog file "ac97.v" in library work
Module <CLOCK_GEN> compiled
Module <audio> compiled
Module <ac97> compiled
Compiling verilog file "main.v" in library work
Module <ac97commands> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <CLOCK_GEN> in library <work>.

Analyzing hierarchy for module <audio> in library <work>.

Analyzing hierarchy for module <processing> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <CLOCK_GEN> in library <work>.
Module <CLOCK_GEN> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DSS_MODE =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "FACTORY_JF =  C080" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "INIT =  000F" for instance <RESET_SYSTEM_DCM> in unit <CLOCK_GEN>.
Analyzing module <audio> in library <work>.
Module <audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
Analyzing module <processing> in library <work>.
Module <processing> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <processing>.
    Related source file is "processing.v".
WARNING:Xst:1305 - Output <right_out> is never assigned. Tied to value 00000000000000000000.
WARNING:Xst:1305 - Output <left_out<19:16>> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <left_out<14:0>> is never assigned. Tied to value 000000000000000.
WARNING:Xst:647 - Input <right_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <left_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <left_out<15>>.
    Found 11-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <processing> synthesized.


Synthesizing Unit <ac97>.
    Related source file is "ac97.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 155.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 159.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 169.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 153.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0001> created at line 157.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0002> created at line 161.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0003> created at line 167.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 142.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0001> created at line 153.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0002> created at line 157.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0003> created at line 161.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0004> created at line 167.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 161.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 157.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 153.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 161.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 157.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 153.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 178.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 178.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 181.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 181.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "ac97.v".
WARNING:Xst:1780 - Signal <done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x24-bit ROM for signal <command$mux0000> created at line 215.
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 1-bit register for signal <old_ready>.
    Found 4-bit up counter for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <CLOCK_GEN>.
    Related source file is "CLOCK_GEN.v".
Unit <CLOCK_GEN> synthesized.


Synthesizing Unit <audio>.
    Related source file is "ac97.v".
    Found 1-bit register for signal <audio_reset_b>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <audio> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 3
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 16
 1-bit register                                        : 9
 20-bit register                                       : 6
 24-bit register                                       : 1
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <l_cmd_addr_0> in Unit <ac97> is equivalent to the following 15 FFs/Latches, which will be removed : <l_cmd_addr_1> <l_cmd_addr_2> <l_cmd_addr_3> <l_cmd_addr_4> <l_cmd_addr_5> <l_cmd_addr_6> <l_cmd_addr_7> <l_cmd_addr_8> <l_cmd_addr_9> <l_cmd_addr_10> <l_cmd_addr_11> <l_cmd_data_0> <l_cmd_data_1> <l_cmd_data_2> <l_cmd_data_3> 
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block cmds.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_right_data_19> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_16> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_15> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_14> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_13> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ac97commands>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_command_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ac97commands> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <l_right_data_0> in Unit <ac97> is equivalent to the following 19 FFs/Latches, which will be removed : <l_right_data_1> <l_right_data_2> <l_right_data_3> <l_right_data_4> <l_right_data_5> <l_right_data_6> <l_right_data_7> <l_right_data_8> <l_right_data_9> <l_right_data_10> <l_right_data_11> <l_right_data_12> <l_right_data_13> <l_right_data_14> <l_right_data_15> <l_right_data_16> <l_right_data_17> <l_right_data_18> <l_right_data_19> 
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CLOCK_GEN/SYSTEM_DCM in unit main of type DCM has been replaced by DCM_ADV
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_6> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_15> 
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following 3 FFs/Latches, which will be removed : <command_2> <command_9> <command_10> 

Optimizing unit <main> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...
WARNING:Xst:1710 - FF/Latch <audio0/ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <audio0/ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <audio0/ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <audio0/ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <audio0/ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <audio0/ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/right_in_data_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <audio0/ac97/left_in_data_0> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <audio0/ac97/l_cmd_data_12> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <audio0/ac97/l_cmd_data_4> 
INFO:Xst:2261 - The FF/Latch <audio0/ac97/l_cmd_data_14> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <audio0/ac97/l_cmd_data_13> <audio0/ac97/l_cmd_data_6> <audio0/ac97/l_cmd_data_5> 
INFO:Xst:2261 - The FF/Latch <audio0/ac97/l_cmd_data_16> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <audio0/ac97/l_cmd_data_8> 
INFO:Xst:2261 - The FF/Latch <audio0/ac97/l_cmd_data_19> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <audio0/ac97/l_cmd_data_10> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 187
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 26
#      LUT2                        : 32
#      LUT2_D                      : 1
#      LUT3                        : 17
#      LUT4                        : 29
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 26
#      MUXF5                       : 8
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 86
#      FD                          : 20
#      FDE                         : 37
#      FDR                         : 13
#      FDRE                        : 13
#      FDRS                        : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUFG                       : 1
#      OBUF                        : 3
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx80ff1148-12 

 Number of Slices:                       66  out of  35840     0%  
 Number of Slice Flip Flops:             86  out of  71680     0%  
 Number of 4 input LUTs:                119  out of  71680     0%  
    Number used as logic:               118
    Number used as Shift registers:       1
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    768     0%  
 Number of GCLKs:                         2  out of     32     6%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
SYSTEM_CLOCK                       | CLOCK_GEN/SYSTEM_DCM:CLK0| 42    |
ac97_bit_clock                     | BUFGP                    | 45    |
-----------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 3.792ns (Maximum Frequency: 263.720MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.806ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSTEM_CLOCK'
  Clock period: 2.362ns (frequency: 423.388MHz)
  Total number of paths / destination ports: 295 / 59
-------------------------------------------------------------------------
Delay:               2.362ns (Levels of Logic = 2)
  Source:            audio0/reset_count_4 (FF)
  Destination:       audio0/audio_reset_b (FF)
  Source Clock:      SYSTEM_CLOCK rising
  Destination Clock: SYSTEM_CLOCK rising

  Data Path: audio0/reset_count_4 to audio0/audio_reset_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.272   0.567  audio0/reset_count_4 (audio0/reset_count_4)
     LUT4_D:I0->O          1   0.147   0.554  audio0/audio_reset_b_cmp_eq000010 (audio0/audio_reset_b_cmp_eq000010)
     LUT4:I0->O            1   0.147   0.266  audio0/audio_reset_b_cmp_eq000017 (audio0/audio_reset_b_cmp_eq0000)
     FDRE:CE                   0.409          audio0/audio_reset_b
    ----------------------------------------
    Total                      2.362ns (0.975ns logic, 1.387ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 3.792ns (frequency: 263.720MHz)
  Total number of paths / destination ports: 869 / 68
-------------------------------------------------------------------------
Delay:               3.792ns (Levels of Logic = 7)
  Source:            audio0/ac97/bit_count_0 (FF)
  Destination:       audio0/ac97/ac97_sdata_out (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock rising

  Data Path: audio0/ac97/bit_count_0 to audio0/ac97/ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.272   0.370  audio0/ac97/bit_count_0 (audio0/ac97/bit_count_0)
     INV:I->O              4   0.269   0.276  audio0/ac97/Mcount_bit_count_lut<0>_INV_0 (audio0/ac97/Mcount_bit_count_lut<0>)
     MUXF5:S->O            1   0.401   0.000  audio0/ac97/Mmux__varindex0000_6_f5 (audio0/ac97/Mmux__varindex0000_6_f5)
     MUXF6:I1->O           2   0.300   0.401  audio0/ac97/Mmux__varindex0000_5_f6 (audio0/ac97/Mmux__varindex0000_5_f6)
     LUT3:I2->O            1   0.147   0.388  audio0/ac97/ac97_sdata_out_mux000047_SW0 (N5)
     LUT4_L:I3->LO         1   0.147   0.122  audio0/ac97/ac97_sdata_out_mux000047 (audio0/ac97/ac97_sdata_out_mux000047)
     LUT4:I3->O            1   0.147   0.388  audio0/ac97/ac97_sdata_out_mux0000153 (audio0/ac97/ac97_sdata_out_mux0000153)
     LUT4:I3->O            1   0.147   0.000  audio0/ac97/ac97_sdata_out_mux00002531 (audio0/ac97/ac97_sdata_out_mux0000253)
     FDRS:D                    0.017          audio0/ac97/ac97_sdata_out
    ----------------------------------------
    Total                      3.792ns (1.847ns logic, 1.945ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSTEM_CLOCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.793ns (Levels of Logic = 1)
  Source:            audio0/audio_reset_b (FF)
  Destination:       audio_reset_b (PAD)
  Source Clock:      SYSTEM_CLOCK rising

  Data Path: audio0/audio_reset_b to audio_reset_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.272   0.266  audio0/audio_reset_b (audio0/audio_reset_b)
     OBUF:I->O                 3.255          audio_reset_b_OBUF (audio_reset_b)
    ----------------------------------------
    Total                      3.793ns (3.527ns logic, 0.266ns route)
                                       (93.0% logic, 7.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.806ns (Levels of Logic = 1)
  Source:            audio0/ac97/ac97_synch (FF)
  Destination:       ac97_synch (PAD)
  Source Clock:      ac97_bit_clock rising

  Data Path: audio0/ac97/ac97_synch to ac97_synch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.272   0.279  audio0/ac97/ac97_synch (audio0/ac97/ac97_synch)
     OBUF:I->O                 3.255          ac97_synch_OBUF (ac97_synch)
    ----------------------------------------
    Total                      3.806ns (3.527ns logic, 0.279ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.64 secs
 
--> 

Total memory usage is 287504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :   18 (   0 filtered)

