0.6
2017.2
Jun 15 2017
18:52:51
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv,1512064149,systemVerilog,,,,Controller,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/controller_tb.sv,1512016561,systemVerilog,,,,controller_tb,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
