INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
