0.7
2020.2
Oct 13 2023
20:21:30
/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/BUFFER_FILLER_tb.sv,1743798220,systemVerilog,,,,tb_buffer_filler,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv,1744395742,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/BUFFER_FILLER_tb.sv,,buffer_filler,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
