

================================================================
== Vitis HLS Report for 'response'
================================================================
* Date:           Sun Nov 13 19:18:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.234 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2164|     2164|  12.984 us|  12.984 us|  2164|  2164|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76  |response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2  |     2158|     2158|  12.948 us|  12.948 us|  2158|  2158|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    405|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   88|   10958|   2111|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    105|    -|
|Register         |        -|    -|     391|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   88|   11349|   2621|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   40|      10|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |ashr_54ns_32ns_54_2_1_U85                                      |ashr_54ns_32ns_54_2_1                                |        0|   0|    214|   209|    0|
    |grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76  |response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2  |        0|  88|  10744|  1902|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                          |                                                     |        0|  88|  10958|  2111|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |sub30_i_i_fu_164_p2      |         +|   0|  0|  12|          12|           6|
    |man_V_1_fu_151_p2        |         -|   0|  0|  61|           1|          54|
    |sub31_i_i_fu_169_p2      |         -|   0|  0|  12|           5|          12|
    |sub_i_i_fu_128_p2        |         -|   0|  0|  12|          11|          12|
    |cmp29_i_i_fu_134_p2      |      icmp|   0|  0|  12|          12|           5|
    |cmp32_i_i_fu_181_p2      |      icmp|   0|  0|  12|          12|           5|
    |cmp40_i_i_fu_199_p2      |      icmp|   0|  0|  12|          12|           6|
    |cmp54_i_i_fu_190_p2      |      icmp|   0|  0|  12|          12|           5|
    |cmp_i_i_fu_122_p2        |      icmp|   0|  0|  28|          63|           1|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |brmerge_i_fu_254_p2      |        or|   0|  0|   2|           1|           1|
    |cond_i_i_fu_174_p3       |    select|   0|  0|  12|           1|          12|
    |man_V_2_fu_157_p3        |    select|   0|  0|  54|           1|          54|
    |p_cast_cast_i_fu_239_p3  |    select|   0|  0|   2|           1|           2|
    |p_mux_i_fu_258_p3        |    select|   0|  0|  21|           1|           1|
    |r_V_fu_270_p3            |    select|   0|  0|  21|           1|          21|
    |ref_tmp61_0_i_fu_247_p3  |    select|   0|  0|  21|           1|          21|
    |ref_tmp61_1_i_fu_222_p3  |    select|   0|  0|  21|           1|          21|
    |spec_select_i_fu_264_p3  |    select|   0|  0|  21|           1|          21|
    |shl_i_i_fu_217_p2        |       shl|   0|  0|  55|          21|          21|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 405|         171|         282|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |RStream_write   |   9|          2|    1|          2|
    |SxxStream_read  |   9|          2|    1|          2|
    |SxyStream_read  |   9|          2|    1|          2|
    |SyyStream_read  |   9|          2|    1|          2|
    |alpha_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm       |  42|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 105|         22|    8|         22|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |alpha_read_reg_279                                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                                                   |   7|   0|    7|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |cmp29_i_i_reg_312                                                           |   1|   0|    1|          0|
    |cmp32_i_i_reg_329                                                           |   1|   0|    1|          0|
    |cmp40_i_i_reg_345                                                           |   1|   0|    1|          0|
    |cmp54_i_i_reg_340                                                           |   1|   0|    1|          0|
    |cmp_i_i_reg_299                                                             |   1|   0|    1|          0|
    |cond_i_i_reg_323                                                            |  12|   0|   12|          0|
    |empty_37_reg_334                                                            |  21|   0|   21|          0|
    |grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |ireg_reg_284                                                                |  64|   0|   64|          0|
    |man_V_2_reg_318                                                             |  54|   0|   54|          0|
    |r_V_reg_365                                                                 |  21|   0|   21|          0|
    |ref_tmp61_1_i_reg_355                                                       |  21|   0|   21|          0|
    |shr_i_i_reg_360                                                             |  54|   0|   54|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |sub_i_i_reg_305                                                             |  12|   0|   12|          0|
    |tmp_reg_289                                                                 |   1|   0|    1|          0|
    |trunc_ln600_reg_294                                                         |  52|   0|   52|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 391|   0|  391|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+--------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_none|      response|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_none|      response|  return value|
|ap_start                  |   in|    1|  ap_ctrl_none|      response|  return value|
|start_full_n              |   in|    1|  ap_ctrl_none|      response|  return value|
|ap_done                   |  out|    1|  ap_ctrl_none|      response|  return value|
|ap_continue               |   in|    1|  ap_ctrl_none|      response|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_none|      response|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_none|      response|  return value|
|start_out                 |  out|    1|  ap_ctrl_none|      response|  return value|
|start_write               |  out|    1|  ap_ctrl_none|      response|  return value|
|alpha_dout                |   in|   64|       ap_fifo|         alpha|       pointer|
|alpha_num_data_valid      |   in|    4|       ap_fifo|         alpha|       pointer|
|alpha_fifo_cap            |   in|    4|       ap_fifo|         alpha|       pointer|
|alpha_empty_n             |   in|    1|       ap_fifo|         alpha|       pointer|
|alpha_read                |  out|    1|       ap_fifo|         alpha|       pointer|
|SxxStream_dout            |   in|  256|       ap_fifo|     SxxStream|       pointer|
|SxxStream_num_data_valid  |   in|    5|       ap_fifo|     SxxStream|       pointer|
|SxxStream_fifo_cap        |   in|    5|       ap_fifo|     SxxStream|       pointer|
|SxxStream_empty_n         |   in|    1|       ap_fifo|     SxxStream|       pointer|
|SxxStream_read            |  out|    1|       ap_fifo|     SxxStream|       pointer|
|SyyStream_dout            |   in|  256|       ap_fifo|     SyyStream|       pointer|
|SyyStream_num_data_valid  |   in|    5|       ap_fifo|     SyyStream|       pointer|
|SyyStream_fifo_cap        |   in|    5|       ap_fifo|     SyyStream|       pointer|
|SyyStream_empty_n         |   in|    1|       ap_fifo|     SyyStream|       pointer|
|SyyStream_read            |  out|    1|       ap_fifo|     SyyStream|       pointer|
|SxyStream_dout            |   in|  256|       ap_fifo|     SxyStream|       pointer|
|SxyStream_num_data_valid  |   in|    5|       ap_fifo|     SxyStream|       pointer|
|SxyStream_fifo_cap        |   in|    5|       ap_fifo|     SxyStream|       pointer|
|SxyStream_empty_n         |   in|    1|       ap_fifo|     SxyStream|       pointer|
|SxyStream_read            |  out|    1|       ap_fifo|     SxyStream|       pointer|
|RStream_din               |  out|  256|       ap_fifo|       RStream|       pointer|
|RStream_num_data_valid    |   in|    5|       ap_fifo|       RStream|       pointer|
|RStream_fifo_cap          |   in|    5|       ap_fifo|       RStream|       pointer|
|RStream_full_n            |   in|    1|       ap_fifo|       RStream|       pointer|
|RStream_write             |  out|    1|       ap_fifo|       RStream|       pointer|
+--------------------------+-----+-----+--------------+--------------+--------------+

