<script language="javascript">

myreg=new RegExp("lycos\.co.uk","i");
if ( !myreg.test("'"+top.location+"'") ) {
	nwreg=new RegExp ("http://([^/]+)?(/([a-z0-9A-Z\-\_]+)?[^']+)","i");
	rn=nwreg.exec("'"+self.location+"'");
	if (parent.frames.length==2) { top.location="http://" + rn[1] + rn[2]; }
	else { top.location="http://" + rn[1] + "/" + rn[3]; }
}

if(window == window.top) {
        var address=window.location;
        var s='<html><head><title>'+'</title></head>'+
        '<frameset cols="*,140" frameborder="0" border="0" framespacing="0" onload="return true;" onunload="return true;">'+
        '<frame src="'+address+'?" name="memberPage" marginwidth="0" marginheight="0" scrolling="auto" noresize>'+
		'<frame src="http://ads.tripod.lycos.co.uk/ad/google/frame.php?_url='+escape(address)+'&gg_bg=&gg_template=&mkw=&cat=memberpages.other" name="LycosAdFrame"  marginwidth="0" marginheight="0" scrolling="auto" noresize>'+
        '</frameset>'+
        '</html>';

        document.write(s);      
}
</script>
<HTML>
<HEAD>
<TITLE>
  Single board computer - GAL logic equations file.
</TITLE>
<META name="description" content=" Single board 6502 computer.">
</HEAD>
<BODY BACKGROUND="../../back.png" LINK="#0000EE" VLINK="#0000CC">
<TABLE BORDER=0 WIDTH=100% CELLSPACING=0 CELLPADDING=0>
<TR><TD WIDTH=20%><A HREF="index.html#links">
  <IMG SRC="../../up.gif" BORDER=0 ALT="Up one"></A></TD>
<TD WIDTH=60% ALIGN=CENTER>
<B><FONT SIZE=+1>GAL logic equations file. </FONT></B>
<FONT SIZE=-1>By Lee Davison.</FONT>
</TD><TD WIDTH=20%><A HREF="../../index.html">
 <IMG SRC="../../epc.png" ALIGN=RIGHT BORDER=0 ALT="Up to top"></A>
</TD></TR></TABLE>
<HR>
<A HREF="sbc_pld.zip">Download this file <IMG SRC="../../zip_sm.png" ALT="[Download]"
 BORDER=0>
</A>
<PRE>
Name     sbc ;
PartNo   00 ;
Date     01/08/00 ;
Revision 01 ;
Designer Lee ;
Company  ;
Assembly None ;
Location  ;
Device   g16v8as ;

/* This GAL is the random glue for the sbc board	*/

/* Logic minimisations			None				*/
/* Optimizations			None				*/
/* Download				JEDEC/POF/PRG			*/
/* Doc File Options			fuse plot, equations		*/
/* Output				None				*/

/* *************** INPUT PINS *********************/

PIN	1 = A15		;			/* address bus		*/ 
PIN	2 = A14		;			/* address bus		*/ 
PIN	3 = A13		;			/* address bus		*/ 
PIN	4 = A12		;			/* address bus		*/ 
PIN	5 = A11		;			/* address bus		*/ 
PIN	6 = A10		;			/* address bus		*/ 
PIN	7 = A9		;			/* address bus		*/ 
PIN	8 = A8		;			/* address bus		*/ 
PIN	9 = RW		;			/* read write		*/ 
PIN	11 = p02	;			/* phase 2 clock	*/ 

/* *************** OUTPUT PINS *********************/

PIN  19 = ROM		;			/* 32K ROM		*/ 
PIN  18 = port0		;			/* port