#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe5c0a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9d690 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xe5a160 .functor NOT 1, L_0xedd990, C4<0>, C4<0>, C4<0>;
L_0xe5b100 .functor XOR 4, L_0xedd430, L_0xedd710, C4<0000>, C4<0000>;
L_0xe80600 .functor XOR 4, L_0xe5b100, L_0xedd850, C4<0000>, C4<0000>;
v0xecabc0_0 .net *"_ivl_10", 3 0, L_0xedd850;  1 drivers
v0xecacc0_0 .net *"_ivl_12", 3 0, L_0xe80600;  1 drivers
v0xecada0_0 .net *"_ivl_2", 3 0, L_0xedd390;  1 drivers
v0xecae60_0 .net *"_ivl_4", 3 0, L_0xedd430;  1 drivers
v0xecaf40_0 .net *"_ivl_6", 3 0, L_0xedd710;  1 drivers
v0xecb070_0 .net *"_ivl_8", 3 0, L_0xe5b100;  1 drivers
v0xecb150_0 .net "aaah_dut", 0 0, v0xec9e10_0;  1 drivers
v0xecb1f0_0 .net "aaah_ref", 0 0, L_0xe5a600;  1 drivers
v0xecb290_0 .net "areset", 0 0, L_0xe5a3a0;  1 drivers
v0xecb3c0_0 .net "bump_left", 0 0, v0xec9150_0;  1 drivers
v0xecb460_0 .net "bump_right", 0 0, v0xec91f0_0;  1 drivers
v0xecb500_0 .var "clk", 0 0;
v0xecb5a0_0 .net "dig", 0 0, v0xec9420_0;  1 drivers
v0xecb640_0 .net "digging_dut", 0 0, v0xeca3f0_0;  1 drivers
v0xecb6e0_0 .net "digging_ref", 0 0, L_0xe5ac00;  1 drivers
v0xecb780_0 .net "ground", 0 0, v0xec94f0_0;  1 drivers
v0xecb820_0 .var/2u "stats1", 351 0;
v0xecb9d0_0 .var/2u "strobe", 0 0;
v0xecba70_0 .net "tb_match", 0 0, L_0xedd990;  1 drivers
v0xecbb10_0 .net "tb_mismatch", 0 0, L_0xe5a160;  1 drivers
v0xecbbb0_0 .net "walk_left_dut", 0 0, v0xeca6d0_0;  1 drivers
v0xecbc50_0 .net "walk_left_ref", 0 0, L_0xedc280;  1 drivers
v0xecbd20_0 .net "walk_right_dut", 0 0, v0xeca790_0;  1 drivers
v0xecbdf0_0 .net "walk_right_ref", 0 0, L_0xedc5a0;  1 drivers
v0xecbec0_0 .net "wavedrom_enable", 0 0, v0xec9700_0;  1 drivers
v0xecbf90_0 .net "wavedrom_title", 511 0, v0xec97a0_0;  1 drivers
L_0xedd390 .concat [ 1 1 1 1], L_0xe5ac00, L_0xe5a600, L_0xedc5a0, L_0xedc280;
L_0xedd430 .concat [ 1 1 1 1], L_0xe5ac00, L_0xe5a600, L_0xedc5a0, L_0xedc280;
L_0xedd710 .concat [ 1 1 1 1], v0xeca3f0_0, v0xec9e10_0, v0xeca790_0, v0xeca6d0_0;
L_0xedd850 .concat [ 1 1 1 1], L_0xe5ac00, L_0xe5a600, L_0xedc5a0, L_0xedc280;
L_0xedd990 .cmp/eeq 4, L_0xedd390, L_0xe80600;
S_0xe74d50 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xe9d690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xe74ee0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xe74f20 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xe74f60 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xe74fa0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xe74fe0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xe75020 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xe5a600 .functor OR 1, L_0xedc850, L_0xedcb90, C4<0>, C4<0>;
L_0xe5ac00 .functor OR 1, L_0xedceb0, L_0xedd0f0, C4<0>, C4<0>;
v0xe5e390_0 .net *"_ivl_0", 31 0, L_0xedc0d0;  1 drivers
L_0x7fdd884370f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe5e5c0_0 .net *"_ivl_11", 28 0, L_0x7fdd884370f0;  1 drivers
L_0x7fdd88437138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe5a1d0_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd88437138;  1 drivers
v0xe5a410_0 .net *"_ivl_16", 31 0, L_0xedc760;  1 drivers
L_0x7fdd88437180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe5a670_0 .net *"_ivl_19", 28 0, L_0x7fdd88437180;  1 drivers
L_0x7fdd884371c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xe5ad50_0 .net/2u *"_ivl_20", 31 0, L_0x7fdd884371c8;  1 drivers
v0xe5b210_0 .net *"_ivl_22", 0 0, L_0xedc850;  1 drivers
v0xec6820_0 .net *"_ivl_24", 31 0, L_0xedc9d0;  1 drivers
L_0x7fdd88437210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xec6900_0 .net *"_ivl_27", 28 0, L_0x7fdd88437210;  1 drivers
L_0x7fdd88437258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xec69e0_0 .net/2u *"_ivl_28", 31 0, L_0x7fdd88437258;  1 drivers
L_0x7fdd88437060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xec6ac0_0 .net *"_ivl_3", 28 0, L_0x7fdd88437060;  1 drivers
v0xec6ba0_0 .net *"_ivl_30", 0 0, L_0xedcb90;  1 drivers
v0xec6c60_0 .net *"_ivl_34", 31 0, L_0xedcdc0;  1 drivers
L_0x7fdd884372a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xec6d40_0 .net *"_ivl_37", 28 0, L_0x7fdd884372a0;  1 drivers
L_0x7fdd884372e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xec6e20_0 .net/2u *"_ivl_38", 31 0, L_0x7fdd884372e8;  1 drivers
L_0x7fdd884370a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xec6f00_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd884370a8;  1 drivers
v0xec6fe0_0 .net *"_ivl_40", 0 0, L_0xedceb0;  1 drivers
v0xec70a0_0 .net *"_ivl_42", 31 0, L_0xedd050;  1 drivers
L_0x7fdd88437330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xec7180_0 .net *"_ivl_45", 28 0, L_0x7fdd88437330;  1 drivers
L_0x7fdd88437378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xec7260_0 .net/2u *"_ivl_46", 31 0, L_0x7fdd88437378;  1 drivers
v0xec7340_0 .net *"_ivl_48", 0 0, L_0xedd0f0;  1 drivers
v0xec7400_0 .net *"_ivl_8", 31 0, L_0xedc410;  1 drivers
v0xec74e0_0 .net "aaah", 0 0, L_0xe5a600;  alias, 1 drivers
v0xec75a0_0 .net "areset", 0 0, L_0xe5a3a0;  alias, 1 drivers
v0xec7660_0 .net "bump_left", 0 0, v0xec9150_0;  alias, 1 drivers
v0xec7720_0 .net "bump_right", 0 0, v0xec91f0_0;  alias, 1 drivers
v0xec77e0_0 .net "clk", 0 0, v0xecb500_0;  1 drivers
v0xec78a0_0 .net "dig", 0 0, v0xec9420_0;  alias, 1 drivers
v0xec7960_0 .net "digging", 0 0, L_0xe5ac00;  alias, 1 drivers
v0xec7a20_0 .net "ground", 0 0, v0xec94f0_0;  alias, 1 drivers
v0xec7ae0_0 .var "next", 2 0;
v0xec7bc0_0 .var "state", 2 0;
v0xec7ca0_0 .net "walk_left", 0 0, L_0xedc280;  alias, 1 drivers
v0xec7f70_0 .net "walk_right", 0 0, L_0xedc5a0;  alias, 1 drivers
E_0xe70340 .event posedge, v0xec75a0_0, v0xec77e0_0;
E_0xe6ef80/0 .event anyedge, v0xec7bc0_0, v0xec7a20_0, v0xec78a0_0, v0xec7660_0;
E_0xe6ef80/1 .event anyedge, v0xec7720_0;
E_0xe6ef80 .event/or E_0xe6ef80/0, E_0xe6ef80/1;
L_0xedc0d0 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd88437060;
L_0xedc280 .cmp/eq 32, L_0xedc0d0, L_0x7fdd884370a8;
L_0xedc410 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd884370f0;
L_0xedc5a0 .cmp/eq 32, L_0xedc410, L_0x7fdd88437138;
L_0xedc760 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd88437180;
L_0xedc850 .cmp/eq 32, L_0xedc760, L_0x7fdd884371c8;
L_0xedc9d0 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd88437210;
L_0xedcb90 .cmp/eq 32, L_0xedc9d0, L_0x7fdd88437258;
L_0xedcdc0 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd884372a0;
L_0xedceb0 .cmp/eq 32, L_0xedcdc0, L_0x7fdd884372e8;
L_0xedd050 .concat [ 3 29 0 0], v0xec7bc0_0, L_0x7fdd88437330;
L_0xedd0f0 .cmp/eq 32, L_0xedd050, L_0x7fdd88437378;
S_0xec8170 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xe9d690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xe5a3a0 .functor BUFZ 1, v0xec95c0_0, C4<0>, C4<0>, C4<0>;
v0xec9090_0 .net "areset", 0 0, L_0xe5a3a0;  alias, 1 drivers
v0xec9150_0 .var "bump_left", 0 0;
v0xec91f0_0 .var "bump_right", 0 0;
v0xec9290_0 .net "clk", 0 0, v0xecb500_0;  alias, 1 drivers
L_0x7fdd88437018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xec9330_0 .net "d", 55 0, L_0x7fdd88437018;  1 drivers
v0xec9420_0 .var "dig", 0 0;
v0xec94f0_0 .var "ground", 0 0;
v0xec95c0_0 .var "reset", 0 0;
v0xec9660_0 .net "tb_match", 0 0, L_0xedd990;  alias, 1 drivers
v0xec9700_0 .var "wavedrom_enable", 0 0;
v0xec97a0_0 .var "wavedrom_title", 511 0;
E_0xe6f1d0/0 .event negedge, v0xec77e0_0;
E_0xe6f1d0/1 .event posedge, v0xec77e0_0;
E_0xe6f1d0 .event/or E_0xe6f1d0/0, E_0xe6f1d0/1;
S_0xec8390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xec8170;
 .timescale -12 -12;
v0xec85d0_0 .var/2s "i", 31 0;
E_0xe4e9f0 .event posedge, v0xec77e0_0;
S_0xec86d0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xec8170;
 .timescale -12 -12;
v0xec88f0_0 .var/2u "arfail", 0 0;
v0xec89d0_0 .var "async", 0 0;
v0xec8a90_0 .var/2u "datafail", 0 0;
v0xec8b30_0 .var/2u "srfail", 0 0;
E_0xea9ac0 .event negedge, v0xec77e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe4e9f0;
    %wait E_0xe4e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4e9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xea9ac0;
    %load/vec4 v0xec9660_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xec8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %wait E_0xe4e9f0;
    %load/vec4 v0xec9660_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xec88f0_0, 0, 1;
    %wait E_0xe4e9f0;
    %load/vec4 v0xec9660_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xec8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %load/vec4 v0xec8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xec88f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xec89d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xec8a90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xec89d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xec8bf0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xec8170;
 .timescale -12 -12;
v0xec8dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xec8eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xec8170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xec9940 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xe9d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xe9ddf0 .param/l "DIG" 0 4 19, C4<100>;
P_0xe9de30 .param/l "FALL" 0 4 18, C4<011>;
P_0xe9de70 .param/l "WALK_LEFT" 0 4 16, C4<001>;
P_0xe9deb0 .param/l "WALK_RIGHT" 0 4 17, C4<010>;
v0xec9e10_0 .var "aaah", 0 0;
v0xec9ed0_0 .net "areset", 0 0, L_0xe5a3a0;  alias, 1 drivers
v0xec9fe0_0 .net "bump_left", 0 0, v0xec9150_0;  alias, 1 drivers
v0xeca0d0_0 .net "bump_right", 0 0, v0xec91f0_0;  alias, 1 drivers
v0xeca1c0_0 .net "clk", 0 0, v0xecb500_0;  alias, 1 drivers
v0xeca300_0 .net "dig", 0 0, v0xec9420_0;  alias, 1 drivers
v0xeca3f0_0 .var "digging", 0 0;
v0xeca490_0 .net "ground", 0 0, v0xec94f0_0;  alias, 1 drivers
v0xeca580_0 .var "state", 2 0;
v0xeca6d0_0 .var "walk_left", 0 0;
v0xeca790_0 .var "walk_right", 0 0;
S_0xeca9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xe9d690;
 .timescale -12 -12;
E_0xea9de0 .event anyedge, v0xecb9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xecb9d0_0;
    %nor/r;
    %assign/vec4 v0xecb9d0_0, 0;
    %wait E_0xea9de0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xec8170;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xec9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec94f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec91f0_0, 0;
    %assign/vec4 v0xec9150_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xec89d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xec86d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %wait E_0xe4e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec95c0_0, 0;
    %wait E_0xea9ac0;
    %fork t_1, S_0xec8390;
    %jmp t_0;
    .scope S_0xec8390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xec85d0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xec85d0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xe4e9f0;
    %load/vec4 v0xec9330_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xec85d0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xec9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec94f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec91f0_0, 0;
    %assign/vec4 v0xec9150_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec85d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xec85d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xec8170;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xec8eb0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe6f1d0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xec9150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec91f0_0, 0;
    %assign/vec4 v0xec9420_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xec94f0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xec95c0_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe74d50;
T_5 ;
Ewait_0 .event/or E_0xe6ef80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xec7bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xec7a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xec78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xec7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xec7a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xec78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xec7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xec7a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xec7a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xec7a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xec7a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xec7ae0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xe74d50;
T_6 ;
    %wait E_0xe70340;
    %load/vec4 v0xec75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xec7bc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xec7ae0_0;
    %assign/vec4 v0xec7bc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xec9940;
T_7 ;
    %wait E_0xe70340;
    %load/vec4 v0xec9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca3f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xeca580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca3f0_0, 0;
    %load/vec4 v0xeca0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xeca490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0xeca300_0;
    %nor/r;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0xeca300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0xeca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
T_7.15 ;
T_7.12 ;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeca790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca3f0_0, 0;
    %load/vec4 v0xec9fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0xeca490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0xeca300_0;
    %nor/r;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0xeca300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v0xeca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
T_7.24 ;
T_7.21 ;
T_7.19 ;
T_7.17 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca3f0_0, 0;
    %load/vec4 v0xeca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0xeca580_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0xeca580_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
T_7.29 ;
T_7.28 ;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0xeca300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0xeca0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0xec9fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
T_7.35 ;
T_7.34 ;
T_7.31 ;
T_7.26 ;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeca790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeca3f0_0, 0;
    %load/vec4 v0xeca490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xeca580_0, 0;
T_7.37 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe9d690;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecb500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecb9d0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xe9d690;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xecb500_0;
    %inv;
    %store/vec4 v0xecb500_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xe9d690;
T_10 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xec9290_0, v0xecbb10_0, v0xecb500_0, v0xecb290_0, v0xecb3c0_0, v0xecb460_0, v0xecb780_0, v0xecb5a0_0, v0xecbc50_0, v0xecbbb0_0, v0xecbdf0_0, v0xecbd20_0, v0xecb1f0_0, v0xecb150_0, v0xecb6e0_0, v0xecb640_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xe9d690;
T_11 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_11.7 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xecb820_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xe9d690;
T_12 ;
    %wait E_0xe6f1d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xecb820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
    %load/vec4 v0xecba70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xecb820_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xecbc50_0;
    %load/vec4 v0xecbc50_0;
    %load/vec4 v0xecbbb0_0;
    %xor;
    %load/vec4 v0xecbc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xecbdf0_0;
    %load/vec4 v0xecbdf0_0;
    %load/vec4 v0xecbd20_0;
    %xor;
    %load/vec4 v0xecbdf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.8 ;
    %load/vec4 v0xecb1f0_0;
    %load/vec4 v0xecb1f0_0;
    %load/vec4 v0xecb150_0;
    %xor;
    %load/vec4 v0xecb1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.14 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.12 ;
    %load/vec4 v0xecb6e0_0;
    %load/vec4 v0xecb6e0_0;
    %load/vec4 v0xecb640_0;
    %xor;
    %load/vec4 v0xecb6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.16, 6;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.18 ;
    %load/vec4 v0xecb820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecb820_0, 4, 32;
T_12.16 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/lemmings3/iter2/response4/top_module.sv";
