Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/juan/Documentos/Electronica DIgital/S1b/S1b/asdfgh_isim_beh.exe -prj /home/juan/Documentos/Electronica DIgital/S1b/S1b/asdfgh_beh.prj work.asdfgh work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/juan/Documentos/Electronica DIgital/S1b/S1b/S1b.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/juan/Documentos/Electronica DIgital/S1b/S1b/asdfgh.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83648 KB
Fuse CPU Usage: 1240 ms
Compiling module glbl
Compiling module S1b
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity asdfgh
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/juan/Documentos/Electronica DIgital/S1b/S1b/asdfgh_isim_beh.exe
Fuse Memory Usage: 653652 KB
Fuse CPU Usage: 1280 ms
GCC CPU Usage: 310 ms
