
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _32042_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32730_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86    0.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01    0.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21    2.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    2.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00    2.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03    3.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04    3.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38    4.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.82 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.12 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.37 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.11    0.00    5.37 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.59 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.27    5.87 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.87 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.17 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.45 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.46 ^ clkbuf_6_38_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28    6.73 ^ clkbuf_6_38_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_38_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.74 ^ clkbuf_7_76_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.58    0.52    7.26 ^ clkbuf_7_76_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_76_0_clock_ctrl.core_clk (net)
                  0.58    0.01    7.26 ^ clkbuf_leaf_881_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    7.56 ^ clkbuf_leaf_881_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_881_clock_ctrl.core_clk (net)
                  0.10    0.00    7.56 ^ _32042_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.32    0.78    8.34 v _32042_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.03                           soc.core.mgmtsoc_master_phyconfig_storage[19] (net)
                  0.32    0.00    8.34 v _25037_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.21    0.25    8.59 ^ _25037_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _11846_ (net)
                  0.21    0.00    8.59 ^ _25038_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.14    0.12    8.71 v _25038_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _03850_ (net)
                  0.14    0.00    8.71 v _32730_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.17    1.09    1.09 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.17    0.01    1.10 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.31    2.41 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.47 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.28    2.75 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.57    0.00    2.75 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.20    3.95 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    4.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.41    5.13 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.22    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.10 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.35 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.35 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.66 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.66 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    7.00 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    7.00 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.30 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.30 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.59 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.59 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.05    0.84    8.43 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.51                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.05    0.01    8.44 ^ clkbuf_leaf_874_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.37    8.81 ^ clkbuf_leaf_874_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_874_clock_ctrl.core_clk (net)
                  0.11    0.00    8.81 ^ _32730_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.91   clock uncertainty
                         -0.60    8.31   clock reconvergence pessimism
                          0.08    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _31745_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33002_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86    0.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01    0.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21    2.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    2.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00    2.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03    3.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04    3.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.90 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.15 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.15 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35    4.49 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    4.51 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.80 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.10 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.10 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    5.36 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.36 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.58 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.58 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.87 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.87 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.18 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.45 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.46 ^ clkbuf_6_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.72 ^ clkbuf_6_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_11_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.72 ^ clkbuf_7_23_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.48    7.20 ^ clkbuf_7_23_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_23_0_clock_ctrl.core_clk (net)
                  0.50    0.00    7.20 ^ clkbuf_leaf_451_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.28    7.48 ^ clkbuf_leaf_451_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_451_clock_ctrl.core_clk (net)
                  0.09    0.00    7.49 ^ _31745_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.22    0.71    8.19 v _31745_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02                           soc.core.mgmtsoc_vexriscv_i_cmd_payload_data[11] (net)
                  0.22    0.00    8.19 v _25531_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.11    0.35    8.54 v _25531_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00                           _04004_ (net)
                  0.11    0.00    8.54 v _33002_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.17    1.09    1.09 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.17    0.01    1.10 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.31    2.41 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.47 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.28    2.75 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.57    0.00    2.75 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.20    3.95 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    4.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.72 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.72 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37    5.09 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    5.11 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    5.42 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.42 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.75 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.22    0.00    5.75 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.04 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.04 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.28 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.28 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.59 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.60 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    6.93 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.94 ^ clkbuf_5_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.24 ^ clkbuf_5_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.24 ^ clkbuf_6_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    7.55 ^ clkbuf_6_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_24_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.55 ^ clkbuf_7_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.84    0.72    8.26 ^ clkbuf_7_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.40                           clknet_7_49_0_clock_ctrl.core_clk (net)
                  0.84    0.01    8.27 ^ clkbuf_leaf_452_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.36    8.62 ^ clkbuf_leaf_452_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_452_clock_ctrl.core_clk (net)
                  0.11    0.00    8.62 ^ _33002_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.72   clock uncertainty
                         -0.60    8.13   clock reconvergence pessimism
                          0.09    8.21   library hold time
                                  8.21   data required time
-----------------------------------------------------------------------------
                                  8.21   data required time
                                 -8.54   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _31672_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32684_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86    0.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01    0.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21    2.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    2.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00    2.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03    3.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04    3.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38    4.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.82 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.12 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    5.39 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.39 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.61 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.61 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    5.90 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.90 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.21 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.21 ^ clkbuf_5_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.49 ^ clkbuf_5_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.49 ^ clkbuf_6_45_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.76 ^ clkbuf_6_45_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_45_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.76 ^ clkbuf_7_90_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49    7.25 ^ clkbuf_7_90_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25                           clknet_7_90_0_clock_ctrl.core_clk (net)
                  0.53    0.01    7.26 ^ clkbuf_leaf_1038_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    7.54 ^ clkbuf_leaf_1038_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_1038_clock_ctrl.core_clk (net)
                  0.10    0.00    7.55 ^ _31672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.33    0.78    8.33 v _31672_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.03                           soc.core.mgmtsoc_scratch_storage[5] (net)
                  0.33    0.00    8.33 v _24934_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.22    0.20    8.53 ^ _24934_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _11789_ (net)
                  0.22    0.00    8.53 ^ _24935_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.14    0.12    8.65 v _24935_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03804_ (net)
                  0.14    0.00    8.65 v _32684_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.17    1.09    1.09 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.17    0.01    1.10 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.31    2.41 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.47 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.28    2.75 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.57    0.00    2.75 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.20    3.95 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    4.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.41    5.13 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.22    0.00    5.80 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    6.09 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.09 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.34 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.34 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.64 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.64 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.97 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.98 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.28 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.28 ^ clkbuf_6_56_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    7.58 ^ clkbuf_6_56_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_56_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.59 ^ clkbuf_7_112_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.90    0.75    8.34 ^ clkbuf_7_112_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.43                           clknet_7_112_0_clock_ctrl.core_clk (net)
                  0.90    0.01    8.35 ^ clkbuf_leaf_797_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.36    8.71 ^ clkbuf_leaf_797_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_797_clock_ctrl.core_clk (net)
                  0.11    0.00    8.71 ^ _32684_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.81   clock uncertainty
                         -0.60    8.21   clock reconvergence pessimism
                          0.08    8.28   library hold time
                                  8.28   data required time
-----------------------------------------------------------------------------
                                  8.28   data required time
                                 -8.65   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _34092_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32114_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86    0.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01    0.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21    2.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    2.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00    2.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03    3.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04    3.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38    4.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.82 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.12 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.37 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.11    0.00    5.37 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.59 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.27    5.87 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.87 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.17 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.45 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.46 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.72 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.72 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.60    0.53    7.25 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.28                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.60    0.00    7.25 ^ clkbuf_leaf_956_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    7.55 ^ clkbuf_leaf_956_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_956_clock_ctrl.core_clk (net)
                  0.10    0.00    7.55 ^ _34092_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.37    0.86    8.41 v _34092_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[22] (net)
                  0.37    0.00    8.41 v _23256_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.19    0.26    8.67 ^ _23256_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10681_ (net)
                  0.19    0.00    8.67 ^ _23257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.12    0.10    8.78 v _23257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03234_ (net)
                  0.12    0.00    8.78 v _32114_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.17    1.09    1.09 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.17    0.01    1.10 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.31    2.41 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.47 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.28    2.75 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.57    0.00    2.75 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.20    3.95 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    4.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.41    5.13 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.22    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.10 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.35 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.35 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.66 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.66 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    7.00 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    7.00 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.30 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.30 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.59 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.59 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.05    0.84    8.43 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.51                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.05    0.01    8.44 ^ clkbuf_leaf_874_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.37    8.81 ^ clkbuf_leaf_874_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_874_clock_ctrl.core_clk (net)
                  0.11    0.00    8.81 ^ _32114_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.91   clock uncertainty
                         -0.60    8.31   clock reconvergence pessimism
                          0.09    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                 -8.78   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _34091_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32113_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86    0.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01    0.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21    2.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    2.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00    2.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03    3.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04    3.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38    4.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.82 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.12 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.37 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.11    0.00    5.37 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.59 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.27    5.87 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.87 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.17 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.45 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.46 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.72 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.72 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.60    0.53    7.25 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.28                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.60    0.00    7.25 ^ clkbuf_leaf_951_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.29    7.55 ^ clkbuf_leaf_951_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_951_clock_ctrl.core_clk (net)
                  0.09    0.00    7.55 ^ _34091_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.38    0.87    8.42 v _34091_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[21] (net)
                  0.38    0.00    8.42 v _23254_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.19    0.26    8.68 ^ _23254_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10680_ (net)
                  0.19    0.00    8.68 ^ _23255_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.12    0.11    8.79 v _23255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03233_ (net)
                  0.12    0.00    8.79 v _32113_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.17    1.09    1.09 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.17    0.01    1.10 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.31    2.41 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06    2.47 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.28    2.75 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.57    0.00    2.75 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.20    3.95 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    4.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.41    5.13 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.22    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.10 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.35 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.35 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.66 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.66 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    7.00 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    7.00 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.30 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.30 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.59 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.59 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.05    0.84    8.43 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.51                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.05    0.01    8.44 ^ clkbuf_leaf_873_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    8.82 ^ clkbuf_leaf_873_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_873_clock_ctrl.core_clk (net)
                  0.12    0.00    8.82 ^ _32113_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.92   clock uncertainty
                         -0.60    8.32   clock reconvergence pessimism
                          0.09    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                 -8.79   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _34128_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34129_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1557/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.46    0.50    0.50 ^ fanout1557/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.05                           net1557 (net)
                  0.46    0.00    0.50 ^ _34128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.12    0.73    1.23 v _34128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01                           gpio_control_bidir_1[0].shift_register[8] (net)
                  0.12    0.00    1.23 v hold383/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.39    1.50    2.74 v hold383/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2446 (net)
                  0.39    0.00    2.74 v _34129_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.74   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.00    0.86 ^ _34129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.96   clock uncertainty
                          0.00    0.96   clock reconvergence pessimism
                          0.21    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: _34353_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34354_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.79    0.79 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.81 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47    1.27 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.27 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.62 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.63 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    1.97 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.98 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    2.32 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.64 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.64 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.42    3.07 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.10 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.48 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34    3.82 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    3.82 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.18 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.19 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.52 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.53 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.87 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.00    4.87 ^ _34353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    5.54 v _34353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[3].shift_register[2] (net)
                  0.10    0.00    5.54 v hold264/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    7.02 v hold264/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2327 (net)
                  0.36    0.00    7.02 v _34354_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.02   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.51 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.85 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.85 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.46    3.31 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.34 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    3.74 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.75 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    4.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    4.12 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.51 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.52 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.88 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.89 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    5.25 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.00    5.25 ^ _34354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    5.35   clock uncertainty
                         -0.38    4.97   clock reconvergence pessimism
                          0.11    5.09   library hold time
                                  5.09   data required time
-----------------------------------------------------------------------------
                                  5.09   data required time
                                 -7.02   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34357_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34358_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.79    0.79 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.81 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47    1.27 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.27 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.62 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.63 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    1.97 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.98 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    2.32 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.64 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.64 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.42    3.07 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.10 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.48 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34    3.82 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    3.82 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.18 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.19 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.52 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.53 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.87 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.88 ^ _34357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    5.55 v _34357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[3].shift_register[6] (net)
                  0.10    0.00    5.55 v hold260/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    7.02 v hold260/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2323 (net)
                  0.36    0.00    7.02 v _34358_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.02   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.51 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.85 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.85 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.46    3.31 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.34 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    3.74 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.75 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    4.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    4.12 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.51 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.52 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.88 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.89 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    5.25 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    5.25 ^ _34358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    5.35   clock uncertainty
                         -0.38    4.98   clock reconvergence pessimism
                          0.11    5.09   library hold time
                                  5.09   data required time
-----------------------------------------------------------------------------
                                  5.09   data required time
                                 -7.02   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34443_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34444_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.79    0.79 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.81 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47    1.27 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.27 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.62 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.63 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    1.97 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.98 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    2.32 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.64 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.64 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.42    3.07 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.10 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.48 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34    3.82 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    3.82 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.18 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.19 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.52 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.53 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.87 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.88 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.36    5.24 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.01    5.25 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.37    5.62 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.27    0.01    5.62 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    5.96 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.96 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.36    6.33 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[6].serial_clock_out (net)
                  0.29    0.01    6.34 ^ _34443_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.68    7.02 v _34443_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[7].shift_register[8] (net)
                  0.10    0.00    7.02 v hold183/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.37    1.48    8.50 v hold183/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2246 (net)
                  0.37    0.00    8.50 v _34444_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.50   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.51 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.85 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.85 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.46    3.31 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03    3.34 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    3.74 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01    3.75 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    4.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01    4.12 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.51 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.52 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.88 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.89 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    5.25 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    5.26 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.39    5.65 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.01    5.66 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    6.05 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.27    0.01    6.06 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    6.43 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    6.43 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.39    6.82 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[6].serial_clock_out (net)
                  0.29    0.01    6.83 ^ _34444_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.93   clock uncertainty
                         -0.49    6.44   clock reconvergence pessimism
                          0.12    6.56   library hold time
                                  6.56   data required time
-----------------------------------------------------------------------------
                                  6.56   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _34233_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34234_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.79    0.79 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.81 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47    1.27 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.27 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.62 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.63 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    1.97 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.98 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    2.32 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.64 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.64 ^ _34233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    3.31 v _34233_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[3].shift_register[8] (net)
                  0.10    0.00    3.31 v hold343/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.48    4.78 v hold343/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2406 (net)
                  0.36    0.00    4.78 v _34234_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.78   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.51 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.85 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.85 ^ _34234_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    2.95   clock uncertainty
                         -0.21    2.74   clock reconvergence pessimism
                          0.11    2.85   library hold time
                                  2.85   data required time
-----------------------------------------------------------------------------
                                  2.85   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


