// Fusion Compiler Version U-2022.12-SP6 Verilog Writer
// Generated on 10/18/2023 at 14:57:59
// Library Name: saed32.ndm
// Block Name: serv_top
// User Label: 
// Write Command: write_verilog -hierarchy all -split_bus -exclude { pg_objects unconnected_ports } initial_map.v
module FADDX1_HVT ( A , B , CI , CO , S ) ;
input  A ;
input  B ;
input  CI ;
output CO ;
output S ;
endmodule


module NOR2X0_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module MUX41X1_HVT ( A1 , A3 , A2 , A4 , S0 , S1 , Y ) ;
input  A1 ;
input  A3 ;
input  A2 ;
input  A4 ;
input  S0 ;
input  S1 ;
output Y ;
endmodule


module NAND3X0_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module OAI22X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module AOI222X1_HVT ( A1 , A2 , A3 , A4 , A5 , A6 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
input  A6 ;
output Y ;
endmodule


module NOR4X0_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module AOI21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module AND3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module XNOR2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module OAI221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module OAI21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module OR4X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OA222X1_HVT ( A1 , A2 , A3 , A4 , A5 , A6 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
input  A6 ;
output Y ;
endmodule


module AO222X1_HVT ( A1 , A2 , A3 , A4 , A5 , A6 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
input  A6 ;
output Y ;
endmodule


module CGLPPRX2_HVT ( SE , EN , CLK , GCLK ) ;
input  SE ;
input  EN ;
input  CLK ;
output GCLK ;
endmodule


module DFFX1_HVT ( D , CLK , Q , QN ) ;
input  D ;
input  CLK ;
output Q ;
output QN ;
endmodule


module AND4X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OR3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module OA21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module SDFFSSRX2_HVT ( RSTB , SETB , D , SI , SE , CLK , Q , QN ) ;
input  RSTB ;
input  SETB ;
input  D ;
input  SI ;
input  SE ;
input  CLK ;
output Q ;
output QN ;
endmodule


module NAND2X0_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AND2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AO221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module INVX0_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module NOR3X0_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module AO21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module OA22X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module MUX21X1_HVT ( A1 , A2 , S0 , Y ) ;
input  A1 ;
input  A2 ;
input  S0 ;
output Y ;
endmodule


module OR2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AO22X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OA221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module SDFFARX1_HVT ( D , SI , SE , CLK , RSTB , Q , QN ) ;
input  D ;
input  SI ;
input  SE ;
input  CLK ;
input  RSTB ;
output Q ;
output QN ;
endmodule


module serv_top ( clk , i_rst , i_timer_irq , o_rf_rreq , o_rf_wreq , 
    i_rf_ready , \o_wreg0[5] , \o_wreg0[4] , \o_wreg0[3] , \o_wreg0[2] , 
    \o_wreg0[1] , \o_wreg0[0] , \o_wreg1[5] , \o_wreg1[4] , \o_wreg1[3] , 
    \o_wreg1[2] , \o_wreg1[1] , \o_wreg1[0] , o_wen0 , o_wen1 , o_wdata0 , 
    o_wdata1 , \o_rreg0[5] , \o_rreg0[4] , \o_rreg0[3] , \o_rreg0[2] , 
    \o_rreg0[1] , \o_rreg0[0] , \o_rreg1[5] , \o_rreg1[4] , \o_rreg1[3] , 
    \o_rreg1[2] , \o_rreg1[1] , \o_rreg1[0] , i_rdata0 , i_rdata1 , 
    \o_ibus_adr[31] , \o_ibus_adr[30] , \o_ibus_adr[29] , \o_ibus_adr[28] , 
    \o_ibus_adr[27] , \o_ibus_adr[26] , \o_ibus_adr[25] , \o_ibus_adr[24] , 
    \o_ibus_adr[23] , \o_ibus_adr[22] , \o_ibus_adr[21] , \o_ibus_adr[20] , 
    \o_ibus_adr[19] , \o_ibus_adr[18] , \o_ibus_adr[17] , \o_ibus_adr[16] , 
    \o_ibus_adr[15] , \o_ibus_adr[14] , \o_ibus_adr[13] , \o_ibus_adr[12] , 
    \o_ibus_adr[11] , \o_ibus_adr[10] , \o_ibus_adr[9] , \o_ibus_adr[8] , 
    \o_ibus_adr[7] , \o_ibus_adr[6] , \o_ibus_adr[5] , \o_ibus_adr[4] , 
    \o_ibus_adr[3] , \o_ibus_adr[2] , \o_ibus_adr[1] , \o_ibus_adr[0] , 
    o_ibus_cyc , \i_ibus_rdt[31] , \i_ibus_rdt[30] , \i_ibus_rdt[29] , 
    \i_ibus_rdt[28] , \i_ibus_rdt[27] , \i_ibus_rdt[26] , \i_ibus_rdt[25] , 
    \i_ibus_rdt[24] , \i_ibus_rdt[23] , \i_ibus_rdt[22] , \i_ibus_rdt[21] , 
    \i_ibus_rdt[20] , \i_ibus_rdt[19] , \i_ibus_rdt[18] , \i_ibus_rdt[17] , 
    \i_ibus_rdt[16] , \i_ibus_rdt[15] , \i_ibus_rdt[14] , \i_ibus_rdt[13] , 
    \i_ibus_rdt[12] , \i_ibus_rdt[11] , \i_ibus_rdt[10] , \i_ibus_rdt[9] , 
    \i_ibus_rdt[8] , \i_ibus_rdt[7] , \i_ibus_rdt[6] , \i_ibus_rdt[5] , 
    \i_ibus_rdt[4] , \i_ibus_rdt[3] , \i_ibus_rdt[2] , \i_ibus_rdt[1] , 
    \i_ibus_rdt[0] , i_ibus_ack , \o_dbus_adr[31] , \o_dbus_adr[30] , 
    \o_dbus_adr[29] , \o_dbus_adr[28] , \o_dbus_adr[27] , \o_dbus_adr[26] , 
    \o_dbus_adr[25] , \o_dbus_adr[24] , \o_dbus_adr[23] , \o_dbus_adr[22] , 
    \o_dbus_adr[21] , \o_dbus_adr[20] , \o_dbus_adr[19] , \o_dbus_adr[18] , 
    \o_dbus_adr[17] , \o_dbus_adr[16] , \o_dbus_adr[15] , \o_dbus_adr[14] , 
    \o_dbus_adr[13] , \o_dbus_adr[12] , \o_dbus_adr[11] , \o_dbus_adr[10] , 
    \o_dbus_adr[9] , \o_dbus_adr[8] , \o_dbus_adr[7] , \o_dbus_adr[6] , 
    \o_dbus_adr[5] , \o_dbus_adr[4] , \o_dbus_adr[3] , \o_dbus_adr[2] , 
    \o_dbus_adr[1] , \o_dbus_adr[0] , \o_dbus_dat[31] , \o_dbus_dat[30] , 
    \o_dbus_dat[29] , \o_dbus_dat[28] , \o_dbus_dat[27] , \o_dbus_dat[26] , 
    \o_dbus_dat[25] , \o_dbus_dat[24] , \o_dbus_dat[23] , \o_dbus_dat[22] , 
    \o_dbus_dat[21] , \o_dbus_dat[20] , \o_dbus_dat[19] , \o_dbus_dat[18] , 
    \o_dbus_dat[17] , \o_dbus_dat[16] , \o_dbus_dat[15] , \o_dbus_dat[14] , 
    \o_dbus_dat[13] , \o_dbus_dat[12] , \o_dbus_dat[11] , \o_dbus_dat[10] , 
    \o_dbus_dat[9] , \o_dbus_dat[8] , \o_dbus_dat[7] , \o_dbus_dat[6] , 
    \o_dbus_dat[5] , \o_dbus_dat[4] , \o_dbus_dat[3] , \o_dbus_dat[2] , 
    \o_dbus_dat[1] , \o_dbus_dat[0] , \o_dbus_sel[3] , \o_dbus_sel[2] , 
    \o_dbus_sel[1] , \o_dbus_sel[0] , o_dbus_we , o_dbus_cyc , 
    \i_dbus_rdt[31] , \i_dbus_rdt[30] , \i_dbus_rdt[29] , \i_dbus_rdt[28] , 
    \i_dbus_rdt[27] , \i_dbus_rdt[26] , \i_dbus_rdt[25] , \i_dbus_rdt[24] , 
    \i_dbus_rdt[23] , \i_dbus_rdt[22] , \i_dbus_rdt[21] , \i_dbus_rdt[20] , 
    \i_dbus_rdt[19] , \i_dbus_rdt[18] , \i_dbus_rdt[17] , \i_dbus_rdt[16] , 
    \i_dbus_rdt[15] , \i_dbus_rdt[14] , \i_dbus_rdt[13] , \i_dbus_rdt[12] , 
    \i_dbus_rdt[11] , \i_dbus_rdt[10] , \i_dbus_rdt[9] , \i_dbus_rdt[8] , 
    \i_dbus_rdt[7] , \i_dbus_rdt[6] , \i_dbus_rdt[5] , \i_dbus_rdt[4] , 
    \i_dbus_rdt[3] , \i_dbus_rdt[2] , \i_dbus_rdt[1] , \i_dbus_rdt[0] , 
    i_dbus_ack , \o_ext_funct3[2] , \o_ext_funct3[1] , \o_ext_funct3[0] , 
    i_ext_ready , \i_ext_rd[31] , \i_ext_rd[30] , \i_ext_rd[29] , 
    \i_ext_rd[28] , \i_ext_rd[27] , \i_ext_rd[26] , \i_ext_rd[25] , 
    \i_ext_rd[24] , \i_ext_rd[23] , \i_ext_rd[22] , \i_ext_rd[21] , 
    \i_ext_rd[20] , \i_ext_rd[19] , \i_ext_rd[18] , \i_ext_rd[17] , 
    \i_ext_rd[16] , \i_ext_rd[15] , \i_ext_rd[14] , \i_ext_rd[13] , 
    \i_ext_rd[12] , \i_ext_rd[11] , \i_ext_rd[10] , \i_ext_rd[9] , 
    \i_ext_rd[8] , \i_ext_rd[7] , \i_ext_rd[6] , \i_ext_rd[5] , \i_ext_rd[4] , 
    \i_ext_rd[3] , \i_ext_rd[2] , \i_ext_rd[1] , \i_ext_rd[0] , 
    \o_ext_rs1[31] , \o_ext_rs1[30] , \o_ext_rs1[29] , \o_ext_rs1[28] , 
    \o_ext_rs1[27] , \o_ext_rs1[26] , \o_ext_rs1[25] , \o_ext_rs1[24] , 
    \o_ext_rs1[23] , \o_ext_rs1[22] , \o_ext_rs1[21] , \o_ext_rs1[20] , 
    \o_ext_rs1[19] , \o_ext_rs1[18] , \o_ext_rs1[17] , \o_ext_rs1[16] , 
    \o_ext_rs1[15] , \o_ext_rs1[14] , \o_ext_rs1[13] , \o_ext_rs1[12] , 
    \o_ext_rs1[11] , \o_ext_rs1[10] , \o_ext_rs1[9] , \o_ext_rs1[8] , 
    \o_ext_rs1[7] , \o_ext_rs1[6] , \o_ext_rs1[5] , \o_ext_rs1[4] , 
    \o_ext_rs1[3] , \o_ext_rs1[2] , \o_ext_rs1[1] , \o_ext_rs1[0] , 
    \o_ext_rs2[31] , \o_ext_rs2[30] , \o_ext_rs2[29] , \o_ext_rs2[28] , 
    \o_ext_rs2[27] , \o_ext_rs2[26] , \o_ext_rs2[25] , \o_ext_rs2[24] , 
    \o_ext_rs2[23] , \o_ext_rs2[22] , \o_ext_rs2[21] , \o_ext_rs2[20] , 
    \o_ext_rs2[19] , \o_ext_rs2[18] , \o_ext_rs2[17] , \o_ext_rs2[16] , 
    \o_ext_rs2[15] , \o_ext_rs2[14] , \o_ext_rs2[13] , \o_ext_rs2[12] , 
    \o_ext_rs2[11] , \o_ext_rs2[10] , \o_ext_rs2[9] , \o_ext_rs2[8] , 
    \o_ext_rs2[7] , \o_ext_rs2[6] , \o_ext_rs2[5] , \o_ext_rs2[4] , 
    \o_ext_rs2[3] , \o_ext_rs2[2] , \o_ext_rs2[1] , \o_ext_rs2[0] , 
    o_mdu_valid ) ;
input  clk ;
input  i_rst ;
input  i_timer_irq ;
output o_rf_rreq ;
output o_rf_wreq ;
input  i_rf_ready ;
output \o_wreg0[5] ;
output \o_wreg0[4] ;
output \o_wreg0[3] ;
output \o_wreg0[2] ;
output \o_wreg0[1] ;
output \o_wreg0[0] ;
output \o_wreg1[5] ;
output \o_wreg1[4] ;
output \o_wreg1[3] ;
output \o_wreg1[2] ;
output \o_wreg1[1] ;
output \o_wreg1[0] ;
output o_wen0 ;
output o_wen1 ;
output o_wdata0 ;
output o_wdata1 ;
output \o_rreg0[5] ;
output \o_rreg0[4] ;
output \o_rreg0[3] ;
output \o_rreg0[2] ;
output \o_rreg0[1] ;
output \o_rreg0[0] ;
output \o_rreg1[5] ;
output \o_rreg1[4] ;
output \o_rreg1[3] ;
output \o_rreg1[2] ;
output \o_rreg1[1] ;
output \o_rreg1[0] ;
input  i_rdata0 ;
input  i_rdata1 ;
output \o_ibus_adr[31] ;
output \o_ibus_adr[30] ;
output \o_ibus_adr[29] ;
output \o_ibus_adr[28] ;
output \o_ibus_adr[27] ;
output \o_ibus_adr[26] ;
output \o_ibus_adr[25] ;
output \o_ibus_adr[24] ;
output \o_ibus_adr[23] ;
output \o_ibus_adr[22] ;
output \o_ibus_adr[21] ;
output \o_ibus_adr[20] ;
output \o_ibus_adr[19] ;
output \o_ibus_adr[18] ;
output \o_ibus_adr[17] ;
output \o_ibus_adr[16] ;
output \o_ibus_adr[15] ;
output \o_ibus_adr[14] ;
output \o_ibus_adr[13] ;
output \o_ibus_adr[12] ;
output \o_ibus_adr[11] ;
output \o_ibus_adr[10] ;
output \o_ibus_adr[9] ;
output \o_ibus_adr[8] ;
output \o_ibus_adr[7] ;
output \o_ibus_adr[6] ;
output \o_ibus_adr[5] ;
output \o_ibus_adr[4] ;
output \o_ibus_adr[3] ;
output \o_ibus_adr[2] ;
output \o_ibus_adr[1] ;
output \o_ibus_adr[0] ;
output o_ibus_cyc ;
input  \i_ibus_rdt[31] ;
input  \i_ibus_rdt[30] ;
input  \i_ibus_rdt[29] ;
input  \i_ibus_rdt[28] ;
input  \i_ibus_rdt[27] ;
input  \i_ibus_rdt[26] ;
input  \i_ibus_rdt[25] ;
input  \i_ibus_rdt[24] ;
input  \i_ibus_rdt[23] ;
input  \i_ibus_rdt[22] ;
input  \i_ibus_rdt[21] ;
input  \i_ibus_rdt[20] ;
input  \i_ibus_rdt[19] ;
input  \i_ibus_rdt[18] ;
input  \i_ibus_rdt[17] ;
input  \i_ibus_rdt[16] ;
input  \i_ibus_rdt[15] ;
input  \i_ibus_rdt[14] ;
input  \i_ibus_rdt[13] ;
input  \i_ibus_rdt[12] ;
input  \i_ibus_rdt[11] ;
input  \i_ibus_rdt[10] ;
input  \i_ibus_rdt[9] ;
input  \i_ibus_rdt[8] ;
input  \i_ibus_rdt[7] ;
input  \i_ibus_rdt[6] ;
input  \i_ibus_rdt[5] ;
input  \i_ibus_rdt[4] ;
input  \i_ibus_rdt[3] ;
input  \i_ibus_rdt[2] ;
input  \i_ibus_rdt[1] ;
input  \i_ibus_rdt[0] ;
input  i_ibus_ack ;
output \o_dbus_adr[31] ;
output \o_dbus_adr[30] ;
output \o_dbus_adr[29] ;
output \o_dbus_adr[28] ;
output \o_dbus_adr[27] ;
output \o_dbus_adr[26] ;
output \o_dbus_adr[25] ;
output \o_dbus_adr[24] ;
output \o_dbus_adr[23] ;
output \o_dbus_adr[22] ;
output \o_dbus_adr[21] ;
output \o_dbus_adr[20] ;
output \o_dbus_adr[19] ;
output \o_dbus_adr[18] ;
output \o_dbus_adr[17] ;
output \o_dbus_adr[16] ;
output \o_dbus_adr[15] ;
output \o_dbus_adr[14] ;
output \o_dbus_adr[13] ;
output \o_dbus_adr[12] ;
output \o_dbus_adr[11] ;
output \o_dbus_adr[10] ;
output \o_dbus_adr[9] ;
output \o_dbus_adr[8] ;
output \o_dbus_adr[7] ;
output \o_dbus_adr[6] ;
output \o_dbus_adr[5] ;
output \o_dbus_adr[4] ;
output \o_dbus_adr[3] ;
output \o_dbus_adr[2] ;
output \o_dbus_adr[1] ;
output \o_dbus_adr[0] ;
output \o_dbus_dat[31] ;
output \o_dbus_dat[30] ;
output \o_dbus_dat[29] ;
output \o_dbus_dat[28] ;
output \o_dbus_dat[27] ;
output \o_dbus_dat[26] ;
output \o_dbus_dat[25] ;
output \o_dbus_dat[24] ;
output \o_dbus_dat[23] ;
output \o_dbus_dat[22] ;
output \o_dbus_dat[21] ;
output \o_dbus_dat[20] ;
output \o_dbus_dat[19] ;
output \o_dbus_dat[18] ;
output \o_dbus_dat[17] ;
output \o_dbus_dat[16] ;
output \o_dbus_dat[15] ;
output \o_dbus_dat[14] ;
output \o_dbus_dat[13] ;
output \o_dbus_dat[12] ;
output \o_dbus_dat[11] ;
output \o_dbus_dat[10] ;
output \o_dbus_dat[9] ;
output \o_dbus_dat[8] ;
output \o_dbus_dat[7] ;
output \o_dbus_dat[6] ;
output \o_dbus_dat[5] ;
output \o_dbus_dat[4] ;
output \o_dbus_dat[3] ;
output \o_dbus_dat[2] ;
output \o_dbus_dat[1] ;
output \o_dbus_dat[0] ;
output \o_dbus_sel[3] ;
output \o_dbus_sel[2] ;
output \o_dbus_sel[1] ;
output \o_dbus_sel[0] ;
output o_dbus_we ;
output o_dbus_cyc ;
input  \i_dbus_rdt[31] ;
input  \i_dbus_rdt[30] ;
input  \i_dbus_rdt[29] ;
input  \i_dbus_rdt[28] ;
input  \i_dbus_rdt[27] ;
input  \i_dbus_rdt[26] ;
input  \i_dbus_rdt[25] ;
input  \i_dbus_rdt[24] ;
input  \i_dbus_rdt[23] ;
input  \i_dbus_rdt[22] ;
input  \i_dbus_rdt[21] ;
input  \i_dbus_rdt[20] ;
input  \i_dbus_rdt[19] ;
input  \i_dbus_rdt[18] ;
input  \i_dbus_rdt[17] ;
input  \i_dbus_rdt[16] ;
input  \i_dbus_rdt[15] ;
input  \i_dbus_rdt[14] ;
input  \i_dbus_rdt[13] ;
input  \i_dbus_rdt[12] ;
input  \i_dbus_rdt[11] ;
input  \i_dbus_rdt[10] ;
input  \i_dbus_rdt[9] ;
input  \i_dbus_rdt[8] ;
input  \i_dbus_rdt[7] ;
input  \i_dbus_rdt[6] ;
input  \i_dbus_rdt[5] ;
input  \i_dbus_rdt[4] ;
input  \i_dbus_rdt[3] ;
input  \i_dbus_rdt[2] ;
input  \i_dbus_rdt[1] ;
input  \i_dbus_rdt[0] ;
input  i_dbus_ack ;
output \o_ext_funct3[2] ;
output \o_ext_funct3[1] ;
output \o_ext_funct3[0] ;
input  i_ext_ready ;
input  \i_ext_rd[31] ;
input  \i_ext_rd[30] ;
input  \i_ext_rd[29] ;
input  \i_ext_rd[28] ;
input  \i_ext_rd[27] ;
input  \i_ext_rd[26] ;
input  \i_ext_rd[25] ;
input  \i_ext_rd[24] ;
input  \i_ext_rd[23] ;
input  \i_ext_rd[22] ;
input  \i_ext_rd[21] ;
input  \i_ext_rd[20] ;
input  \i_ext_rd[19] ;
input  \i_ext_rd[18] ;
input  \i_ext_rd[17] ;
input  \i_ext_rd[16] ;
input  \i_ext_rd[15] ;
input  \i_ext_rd[14] ;
input  \i_ext_rd[13] ;
input  \i_ext_rd[12] ;
input  \i_ext_rd[11] ;
input  \i_ext_rd[10] ;
input  \i_ext_rd[9] ;
input  \i_ext_rd[8] ;
input  \i_ext_rd[7] ;
input  \i_ext_rd[6] ;
input  \i_ext_rd[5] ;
input  \i_ext_rd[4] ;
input  \i_ext_rd[3] ;
input  \i_ext_rd[2] ;
input  \i_ext_rd[1] ;
input  \i_ext_rd[0] ;
output \o_ext_rs1[31] ;
output \o_ext_rs1[30] ;
output \o_ext_rs1[29] ;
output \o_ext_rs1[28] ;
output \o_ext_rs1[27] ;
output \o_ext_rs1[26] ;
output \o_ext_rs1[25] ;
output \o_ext_rs1[24] ;
output \o_ext_rs1[23] ;
output \o_ext_rs1[22] ;
output \o_ext_rs1[21] ;
output \o_ext_rs1[20] ;
output \o_ext_rs1[19] ;
output \o_ext_rs1[18] ;
output \o_ext_rs1[17] ;
output \o_ext_rs1[16] ;
output \o_ext_rs1[15] ;
output \o_ext_rs1[14] ;
output \o_ext_rs1[13] ;
output \o_ext_rs1[12] ;
output \o_ext_rs1[11] ;
output \o_ext_rs1[10] ;
output \o_ext_rs1[9] ;
output \o_ext_rs1[8] ;
output \o_ext_rs1[7] ;
output \o_ext_rs1[6] ;
output \o_ext_rs1[5] ;
output \o_ext_rs1[4] ;
output \o_ext_rs1[3] ;
output \o_ext_rs1[2] ;
output \o_ext_rs1[1] ;
output \o_ext_rs1[0] ;
output \o_ext_rs2[31] ;
output \o_ext_rs2[30] ;
output \o_ext_rs2[29] ;
output \o_ext_rs2[28] ;
output \o_ext_rs2[27] ;
output \o_ext_rs2[26] ;
output \o_ext_rs2[25] ;
output \o_ext_rs2[24] ;
output \o_ext_rs2[23] ;
output \o_ext_rs2[22] ;
output \o_ext_rs2[21] ;
output \o_ext_rs2[20] ;
output \o_ext_rs2[19] ;
output \o_ext_rs2[18] ;
output \o_ext_rs2[17] ;
output \o_ext_rs2[16] ;
output \o_ext_rs2[15] ;
output \o_ext_rs2[14] ;
output \o_ext_rs2[13] ;
output \o_ext_rs2[12] ;
output \o_ext_rs2[11] ;
output \o_ext_rs2[10] ;
output \o_ext_rs2[9] ;
output \o_ext_rs2[8] ;
output \o_ext_rs2[7] ;
output \o_ext_rs2[6] ;
output \o_ext_rs2[5] ;
output \o_ext_rs2[4] ;
output \o_ext_rs2[3] ;
output \o_ext_rs2[2] ;
output \o_ext_rs2[1] ;
output \o_ext_rs2[0] ;
output o_mdu_valid ;

wire ctmn_3088 ;
wire ctmn_2702 ;
wire ctmn_2703 ;
wire ctmn_3089 ;
wire ctmn_3090 ;
wire \clk_clock_gate_bufreg2/dat_reg ;
wire ctmn_3091 ;
wire \bufreg/N2 ;
wire ctmn_3092 ;
wire \bufreg/c_r ;
wire ctmn_3093 ;
wire ctmn_3094 ;
wire ctmn_3095 ;
wire ctmn_3096 ;
wire ctmn_3097 ;
wire \clk_clock_gate_decode/opcode_reg ;
wire ctmn_3098 ;
wire \csr/N0 ;
wire \csr/N1 ;
wire \csr/mcause3_0[3] ;
wire \csr/N2 ;
wire \csr/mcause3_0[2] ;
wire \csr/N3 ;
wire \csr/mcause3_0[1] ;
wire \csr/N4 ;
wire \csr/mcause3_0[0] ;
wire ctmn_3099 ;
wire ctmn_3100 ;
wire \csr/timer_irq_r ;
wire ctmn_2704 ;
wire ctmn_2705 ;
wire \wb_ibus_adr[31] ;
wire \wb_ibus_adr[30] ;
wire \wb_ibus_adr[29] ;
wire \wb_ibus_adr[28] ;
wire \wb_ibus_adr[27] ;
wire \wb_ibus_adr[26] ;
wire \wb_ibus_adr[25] ;
wire \wb_ibus_adr[24] ;
wire \wb_ibus_adr[23] ;
wire \wb_ibus_adr[22] ;
wire \wb_ibus_adr[21] ;
wire \wb_ibus_adr[20] ;
wire \wb_ibus_adr[19] ;
wire \wb_ibus_adr[18] ;
wire \wb_ibus_adr[17] ;
wire \wb_ibus_adr[16] ;
wire \wb_ibus_adr[15] ;
wire \wb_ibus_adr[14] ;
wire \wb_ibus_adr[13] ;
wire \wb_ibus_adr[12] ;
wire \wb_ibus_adr[11] ;
wire \wb_ibus_adr[10] ;
wire \wb_ibus_adr[9] ;
wire \wb_ibus_adr[8] ;
wire \wb_ibus_adr[7] ;
wire \wb_ibus_adr[6] ;
wire \wb_ibus_adr[5] ;
wire \wb_ibus_adr[4] ;
wire \wb_ibus_adr[3] ;
wire \wb_ibus_adr[2] ;
wire ctmn_3101 ;
wire ctmn_2706 ;
wire ctmn_3102 ;
wire ctmn_2707 ;
wire ctmn_2708 ;
wire ctmn_2709 ;
wire ctmn_2718 ;
wire ctmn_2719 ;
wire ctmn_2720 ;
wire ctmn_2721 ;
wire ctmn_2791 ;
wire ctmn_2792 ;
wire ctmn_2793 ;
wire ctmn_2729 ;
wire ctmn_2730 ;
wire ctmn_2731 ;
wire ctmn_3103 ;
wire ctmn_3104 ;
wire ctmn_3105 ;
wire ctmn_3106 ;
wire ctmn_3107 ;
wire ctmn_3108 ;
wire ctmn_2739 ;
wire ctmn_3109 ;
wire ctmn_3110 ;
wire ctmn_2736 ;
wire ctmn_2740 ;
wire ctmn_2737 ;
wire ctmn_2738 ;
wire ctmn_2741 ;
wire ctmn_2742 ;
wire ctmn_2743 ;
wire ctmn_2765 ;
wire wb_ibus_ack ;
wire \i_wb_rdt[31] ;
wire ctmn_3111 ;
wire ctmn_2744 ;
wire ctmn_2745 ;
wire ctmn_2746 ;
wire ctmn_2747 ;
wire ctmn_2748 ;
wire ctmn_2749 ;
wire ctmn_2750 ;
wire ctmn_3112 ;
wire ctmn_2751 ;
wire ctmn_2752 ;
wire ctmn_2753 ;
wire ctmn_2766 ;
wire ctmn_3113 ;
wire ctmn_3114 ;
wire ctmn_3115 ;
wire ctmn_3116 ;
wire ctmn_3117 ;
wire ctmn_3053 ;
wire ctmn_3054 ;
wire ctmn_3055 ;
wire ctmn_2767 ;
wire ctmn_3118 ;
wire ctmn_3119 ;
wire \i_wb_rdt[6] ;
wire \i_wb_rdt[5] ;
wire \i_wb_rdt[4] ;
wire \i_wb_rdt[3] ;
wire \i_wb_rdt[2] ;
wire ctmn_2768 ;
wire ctmn_2769 ;
wire iscomp ;
wire new_irq ;
wire ctmn_3120 ;
wire ctmn_3056 ;
wire ctmn_3057 ;
wire ctmn_3121 ;
wire ctmn_3122 ;
wire ctmn_3123 ;
wire ctmn_3124 ;
wire ctmn_3125 ;
wire ctmn_3126 ;
wire ctmn_3058 ;
wire cnt_done ;
wire bufreg_en ;
wire ctmn_3059 ;
wire jump ;
wire ctmn_3060 ;
wire \csr/mie_mtie ;
wire ctmn_3061 ;
wire ctmn_3062 ;
wire \mem_bytecnt[1] ;
wire \mem_bytecnt[0] ;
wire ctmn_3063 ;
wire ctmn_3064 ;
wire ctmn_3065 ;
wire ctmn_3066 ;
wire ctmn_3067 ;
wire \decode/op26 ;
wire ctmn_3068 ;
wire \decode/opcode[2] ;
wire ctmn_2777 ;
wire ctmn_2778 ;
wire N1465 ;
wire ctmn_2785 ;
wire ebreak ;
wire ctmn_2872 ;
wire ctmn_2873 ;
wire ctmn_2950 ;
wire bufreg_sh_signed ;
wire \decode/opcode[1] ;
wire ctmn_2874 ;
wire ctmn_2875 ;
wire ctmn_2789 ;
wire ctmn_2790 ;
wire ctmn_2794 ;
wire \decode/opcode[0] ;
wire \decode/op21 ;
wire ctmn_2795 ;
wire ctmn_2796 ;
wire \decode/op22 ;
wire ctmn_2797 ;
wire ctmn_2798 ;
wire ctmn_2799 ;
wire ctmn_2800 ;
wire ctmn_2801 ;
wire ctmn_2802 ;
wire ctmn_2803 ;
wire ctmn_2804 ;
wire ctmn_3078 ;
wire ctmn_3076 ;
wire ctmn_3074 ;
wire ctmn_3075 ;
wire ctmn_3071 ;
wire ctmn_3072 ;
wire ctmn_3069 ;
wire mtval_pc ;
wire ctmn_3070 ;
wire ctmn_3073 ;
wire ctmn_3077 ;
wire ctmn_3079 ;
wire ctmn_3080 ;
wire ctmn_3081 ;
wire ctmn_3082 ;
wire ctmn_3083 ;
wire \clk_clock_gate_align/lower_hw_reg ;
wire ctmn_3084 ;
wire ctmn_3085 ;
wire \rd_addr[4] ;
wire \rd_addr[3] ;
wire \rd_addr[2] ;
wire \rd_addr[1] ;
wire \rd_addr[0] ;
wire ctmn_3026 ;
wire ctmn_3027 ;
wire ctmn_3028 ;
wire ctmn_3029 ;
wire \rs2_addr[4] ;
wire \rs2_addr[3] ;
wire \rs2_addr[2] ;
wire \rs2_addr[1] ;
wire \rs2_addr[0] ;
wire ctmn_3030 ;
wire ctmn_3031 ;
wire ctmn_3086 ;
wire ctmn_3087 ;
wire ctmn_3032 ;
wire ctmn_2805 ;
wire ctmn_2806 ;
wire ctmn_2807 ;
wire ctmn_2808 ;
wire ctmn_2809 ;
wire ctmn_2810 ;
wire ctmn_2811 ;
wire ctmn_2812 ;
wire ctmn_2813 ;
wire ctmn_2814 ;
wire ctmn_2815 ;
wire ctmn_2816 ;
wire ctmn_2949 ;
wire ctmn_2817 ;
wire ctmn_2818 ;
wire ctmn_2819 ;
wire ctmn_2820 ;
wire ctmn_2821 ;
wire ctmn_2822 ;
wire ctmn_2870 ;
wire ctmn_2871 ;
wire ctmn_3036 ;
wire ctmn_2890 ;
wire ctmn_2910 ;
wire ctmn_3051 ;
wire ctmn_2911 ;
wire ctmn_2929 ;
wire ctmn_2891 ;
wire ctmn_2892 ;
wire ctmn_2893 ;
wire ctmn_2876 ;
wire ctmn_2877 ;
wire ctmn_2878 ;
wire ctmn_2879 ;
wire ctmn_2880 ;
wire ctmn_3033 ;
wire ctmn_3034 ;
wire ctmn_3035 ;
wire ctmn_3037 ;
wire ctmn_3038 ;
wire ctmn_3044 ;
wire ctmn_3052 ;
wire ctmn_3039 ;
wire ctmn_3040 ;
wire ctmn_3041 ;
wire ctmn_3042 ;
wire ctmn_3043 ;
wire ctmn_3045 ;
wire ctmn_3046 ;
wire \mem_if/signbit ;
wire ctmn_3047 ;
wire ctmn_3048 ;
wire ctmn_3049 ;
wire ctmn_3050 ;
wire ctmn_2930 ;
wire ctmn_2931 ;
wire ctmn_2932 ;
wire ctmn_2933 ;
wire ctmn_2934 ;
wire ctmn_2935 ;
wire ctmn_2936 ;
wire ctmn_2903 ;
wire ctmn_2894 ;
wire ctmn_2895 ;
wire ctmn_2896 ;
wire ctmn_2904 ;
wire ctmn_2905 ;
wire ctmn_2906 ;
wire ctmn_2907 ;
wire ctmn_2908 ;
wire ctmn_2909 ;
wire ctmn_2912 ;
wire ctmn_2913 ;
wire ctmn_2914 ;
wire ctmn_2915 ;
wire \alu/N0 ;
wire \alu/add_cy_r ;
wire \alu/cmp_r ;
wire ctmn_2937 ;
wire ctmn_2938 ;
wire ctmn_2939 ;
wire ctmn_2916 ;
wire ctmn_2917 ;
wire ctmn_2918 ;
wire ctmn_2919 ;
wire ctmn_2920 ;
wire ctmn_2921 ;
wire ctmn_2922 ;
wire ctmn_2923 ;
wire ctmn_2924 ;
wire ctmn_2925 ;
wire ctmn_2926 ;
wire ctmn_2940 ;
wire ctmn_2941 ;
wire ctmn_2942 ;
wire ctmn_2927 ;
wire ctmn_2943 ;
wire ctmn_2928 ;
wire ctmn_2944 ;
wire ctmn_2945 ;
wire ctmn_2946 ;
wire ctmn_2947 ;
wire ctmn_2948 ;
wire \csr/mstatus_mie ;
wire \csr/mstatus_mpie ;
wire ctmn_2951 ;
wire ctmn_2952 ;
wire ctmn_2953 ;
wire ctmn_2954 ;
wire \csr/mcause31 ;
wire ctmn_2955 ;
wire ctmn_2956 ;
wire ctmn_2957 ;
wire ctmn_2958 ;
wire ctmn_2959 ;
wire ctmn_2960 ;
wire ctmn_2961 ;
wire ctmn_2962 ;
wire ctmn_2963 ;
wire ctmn_2964 ;
wire ctmn_2965 ;
wire ctmn_2966 ;
wire ctmn_2967 ;
wire ctmn_2968 ;
wire ctmn_2969 ;
wire ctmn_2970 ;
wire ctmn_2971 ;
wire ctmn_2972 ;
wire ctmn_2973 ;
wire ctmn_2974 ;
wire ctmn_2975 ;
wire ctmn_2976 ;
wire ctmn_2977 ;
wire ctmn_2978 ;
wire ctmn_2979 ;
wire ctmn_2980 ;
wire ctmn_2981 ;
wire ctmn_2982 ;
wire ctmn_2983 ;
wire ctmn_2984 ;
wire ctmn_2985 ;
wire \immdec/imm31 ;
wire \immdec/N0 ;
wire \immdec/N1 ;
wire \immdec/N2 ;
wire \immdec/N3 ;
wire \immdec/N4 ;
wire \immdec/N5 ;
wire \immdec/N6 ;
wire \immdec/imm19_12_20[3] ;
wire \immdec/N7 ;
wire \immdec/imm19_12_20[2] ;
wire \immdec/N8 ;
wire \immdec/imm19_12_20[1] ;
wire \immdec/N9 ;
wire \immdec/imm19_12_20[0] ;
wire \immdec/N10 ;
wire \immdec/N11 ;
wire \immdec/N12 ;
wire \immdec/N13 ;
wire \immdec/N14 ;
wire \immdec/N15 ;
wire ctmn_2986 ;
wire ctmn_2987 ;
wire \immdec/imm7 ;
wire \immdec/N18 ;
wire \immdec/N19 ;
wire \immdec/N20 ;
wire \immdec/N21 ;
wire \immdec/N22 ;
wire \immdec/N23 ;
wire \immdec/N24 ;
wire \immdec/N25 ;
wire \immdec/imm30_25[5] ;
wire \immdec/N26 ;
wire \immdec/imm30_25[4] ;
wire \immdec/N27 ;
wire \immdec/imm30_25[3] ;
wire \immdec/N28 ;
wire \immdec/imm30_25[2] ;
wire \immdec/N29 ;
wire \immdec/imm30_25[1] ;
wire \immdec/N30 ;
wire \immdec/imm30_25[0] ;
wire ctmn_2988 ;
wire ctmn_2989 ;
wire ctmn_2990 ;
wire ctmn_2991 ;
wire ctmn_2992 ;
wire ctmn_2993 ;
wire ctmn_2994 ;
wire ctmn_2995 ;
wire ctmn_2996 ;
wire ctmn_2997 ;
wire ctmn_2998 ;
wire ctmn_2999 ;
wire ctmn_3011 ;
wire ctmn_3012 ;
wire ctmn_3013 ;
wire ctmn_3014 ;
wire ctmn_3015 ;
wire ctmn_3016 ;
wire ctmn_3017 ;
wire ctmn_3018 ;
wire ctmn_3019 ;
wire ctmn_3020 ;
wire ctmn_3021 ;
wire ctmn_3022 ;
wire ctmn_3023 ;
wire ctmn_3024 ;
wire ctmn_3025 ;
wire ctmn_3000 ;
wire ctmn_3001 ;
wire ctmn_3002 ;
wire ctmn_3003 ;
wire ctmn_3004 ;
wire ctmn_2732 ;
wire ctmn_2733 ;
wire ctmn_2734 ;
wire ctmn_2823 ;
wire \clk_clock_gate_bufreg/data_reg ;
wire ctmn_2824 ;
wire ctmn_2897 ;
wire ctmn_2898 ;
wire ctmn_2899 ;
wire ctmn_3005 ;
wire ctmn_3006 ;
wire ctmn_3007 ;
wire ctmn_3008 ;
wire ctmn_3009 ;
wire ctmn_3010 ;
wire N2398 ;
wire N2400 ;
wire ctmn_2735 ;
wire ctmn_2754 ;
wire ctmn_2755 ;
wire ctmn_2756 ;
wire ctmn_2757 ;
wire ctmn_2758 ;
wire ctmn_2759 ;
wire ctmn_2825 ;
wire ctmn_2826 ;
wire ctmn_2827 ;
wire ctmn_2828 ;
wire ctmn_2829 ;
wire ctmn_2830 ;
wire ctmn_2900 ;
wire ctmn_2901 ;
wire ctmn_2902 ;
wire ctmn_2710 ;
wire \state/ibus_cyc ;
wire \state/N3 ;
wire \state/N4 ;
wire \state/N5 ;
wire \state/init_done ;
wire ctmn_2711 ;
wire \state/N6 ;
wire \state/o_cnt_r[3] ;
wire \state/o_cnt_r[2] ;
wire \state/o_cnt_r[1] ;
wire \state/o_cnt_r[0] ;
wire \state/N10 ;
wire \state/stage_two_req ;
wire \state/N12 ;
wire \state/N13 ;
wire ctmn_2712 ;
wire \state/o_cnt[2] ;
wire ctmn_2713 ;
wire \state/N16 ;
wire \state/misalign_trap_sync_r ;
wire ctmn_2714 ;
wire ctmn_2715 ;
wire ctmn_2716 ;
wire ctmn_2717 ;
wire ctmn_2722 ;
wire ctmn_2723 ;
wire ctmn_2724 ;
wire ctmn_2725 ;
wire ctmn_2726 ;
wire ctmn_2727 ;
wire ctmn_2728 ;
wire ctmn_2760 ;
wire ctmn_2761 ;
wire ctmn_2762 ;
wire ctmn_2831 ;
wire ctmn_2770 ;
wire ctmn_2771 ;
wire ctmn_2772 ;
wire ctmn_2773 ;
wire ctmn_2774 ;
wire ctmn_2775 ;
wire ctmn_2776 ;
wire ctmn_2779 ;
wire ctmn_2780 ;
wire ctmn_2781 ;
wire ctmn_2782 ;
wire ctmn_2783 ;
wire ctmn_2784 ;
wire ctmn_2786 ;
wire ctmn_2787 ;
wire ctmn_2788 ;
wire ctmn_2832 ;
wire ctmn_2833 ;
wire ctmn_2834 ;
wire ctmn_2881 ;
wire ctmn_2836 ;
wire ctmn_2837 ;
wire ctmn_2838 ;
wire ctmn_2839 ;
wire ctmn_2840 ;
wire ctmn_2841 ;
wire ctmn_2842 ;
wire ctmn_2843 ;
wire ctmn_2844 ;
wire ctmn_2845 ;
wire ctmn_2846 ;
wire ctmn_2847 ;
wire ctmn_2848 ;
wire ctmn_2849 ;
wire ctmn_2850 ;
wire ctmn_2851 ;
wire ctmn_2852 ;
wire ctmn_2853 ;
wire ctmn_2854 ;
wire ctmn_2855 ;
wire ctmn_2856 ;
wire ctmn_2857 ;
wire ctmn_2858 ;
wire \ctrl/pc_plus_4_cy_r ;
wire \ctrl/N1 ;
wire \ctrl/pc_plus_offset_cy_r ;
wire \ctrl/N2 ;
wire \ctrl/N3 ;
wire ctmn_2859 ;
wire ctmn_2860 ;
wire ctmn_2861 ;
wire ctmn_2862 ;
wire ctmn_2863 ;
wire ctmn_2864 ;
wire ctmn_2865 ;
wire ctmn_2866 ;
wire ctmn_2867 ;
wire ctmn_2868 ;
wire ctmn_2869 ;
wire ctmn_2882 ;
wire ctmn_2883 ;
wire ctmn_2884 ;
wire \bufreg2/N0 ;
wire \bufreg2/N1 ;
wire \bufreg2/N2 ;
wire \bufreg2/N3 ;
wire \bufreg2/N4 ;
wire \bufreg2/N5 ;
wire \bufreg2/N6 ;
wire \bufreg2/N7 ;
wire \bufreg2/N8 ;
wire \bufreg2/N9 ;
wire \bufreg2/N10 ;
wire \bufreg2/N11 ;
wire \bufreg2/N12 ;
wire \bufreg2/N13 ;
wire \bufreg2/N14 ;
wire \bufreg2/N15 ;
wire \bufreg2/N16 ;
wire \bufreg2/N17 ;
wire \bufreg2/N18 ;
wire \bufreg2/N19 ;
wire \bufreg2/N20 ;
wire \bufreg2/N21 ;
wire \bufreg2/N22 ;
wire \bufreg2/N23 ;
wire \bufreg2/N24 ;
wire \bufreg2/N25 ;
wire \bufreg2/N26 ;
wire \bufreg2/N27 ;
wire \bufreg2/N28 ;
wire \bufreg2/N29 ;
wire \bufreg2/N30 ;
wire \bufreg2/N31 ;
wire \bufreg2/N32 ;
wire ctmn_2886 ;
wire ctmn_2887 ;
wire ctmn_2888 ;
wire ctmn_2889 ;
wire \clk_clock_gate_state/o_cnt_reg ;
wire clkgt_enable_net_244 ;
wire clkgt_nextstate_net_247 ;
wire SEQMAP_NET_1190 ;
wire SEQMAP_NET_1194 ;
wire SEQMAP_NET_1198 ;
wire SEQMAP_NET_1202 ;
wire SEQMAP_NET_1206 ;
wire SEQMAP_NET_1210 ;
wire SEQMAP_NET_1214 ;
wire SEQMAP_NET_1218 ;
wire SEQMAP_NET_1222 ;
wire SEQMAP_NET_1226 ;
wire SEQMAP_NET_1230 ;
wire SEQMAP_NET_1234 ;
wire SEQMAP_NET_1238 ;
wire \align/lower_hw[15] ;
wire \align/lower_hw[14] ;
wire \align/lower_hw[13] ;
wire \align/lower_hw[12] ;
wire \align/lower_hw[11] ;
wire \align/lower_hw[10] ;
wire \align/lower_hw[9] ;
wire \align/lower_hw[8] ;
wire \align/lower_hw[7] ;
wire \align/lower_hw[6] ;
wire \align/lower_hw[5] ;
wire \align/lower_hw[4] ;
wire \align/lower_hw[3] ;
wire \align/lower_hw[2] ;
wire \align/lower_hw[1] ;
wire \align/lower_hw[0] ;
wire \align/ctrl_misal ;
wire \compdec/N0 ;
wire \clk_clock_gate_csr/mcause3_0_reg ;
wire \clk_clock_gate_ctrl/o_ibus_adr_reg ;
wire \clk_clock_gate_immdec/imm11_7_reg ;
wire \clk_clock_gate_immdec/imm19_12_20_reg ;
wire \clk_clock_gate_immdec/imm24_20_reg ;
wire \clk_clock_gate_immdec/imm30_25_reg ;
wire \clk_clock_gate_csr/o_new_irq_reg ;
wire N419 ;
wire N429 ;
wire N439 ;

assign \o_wreg1[5] = 1'b1 ;
assign \o_wreg1[4] = 1'b0 ;
assign \o_wreg1[3] = 1'b0 ;
assign \o_wreg1[2] = 1'b0 ;
assign \o_rreg0[5] = 1'b0 ;
assign \o_dbus_adr[1] = 1'b0 ;
assign \o_dbus_adr[0] = 1'b0 ;
assign \o_ext_rs1[31] = \o_dbus_adr[31] ;
assign \o_ext_rs1[30] = \o_dbus_adr[30] ;
assign \o_ext_rs1[29] = \o_dbus_adr[29] ;
assign \o_ext_rs1[28] = \o_dbus_adr[28] ;
assign \o_ext_rs1[27] = \o_dbus_adr[27] ;
assign \o_ext_rs1[26] = \o_dbus_adr[26] ;
assign \o_ext_rs1[25] = \o_dbus_adr[25] ;
assign \o_ext_rs1[24] = \o_dbus_adr[24] ;
assign \o_ext_rs1[23] = \o_dbus_adr[23] ;
assign \o_ext_rs1[22] = \o_dbus_adr[22] ;
assign \o_ext_rs1[21] = \o_dbus_adr[21] ;
assign \o_ext_rs1[20] = \o_dbus_adr[20] ;
assign \o_ext_rs1[19] = \o_dbus_adr[19] ;
assign \o_ext_rs1[18] = \o_dbus_adr[18] ;
assign \o_ext_rs1[17] = \o_dbus_adr[17] ;
assign \o_ext_rs1[16] = \o_dbus_adr[16] ;
assign \o_ext_rs1[15] = \o_dbus_adr[15] ;
assign \o_ext_rs1[14] = \o_dbus_adr[14] ;
assign \o_ext_rs1[13] = \o_dbus_adr[13] ;
assign \o_ext_rs1[12] = \o_dbus_adr[12] ;
assign \o_ext_rs1[11] = \o_dbus_adr[11] ;
assign \o_ext_rs1[10] = \o_dbus_adr[10] ;
assign \o_ext_rs1[9] = \o_dbus_adr[9] ;
assign \o_ext_rs1[8] = \o_dbus_adr[8] ;
assign \o_ext_rs1[7] = \o_dbus_adr[7] ;
assign \o_ext_rs1[6] = \o_dbus_adr[6] ;
assign \o_ext_rs1[5] = \o_dbus_adr[5] ;
assign \o_ext_rs1[4] = \o_dbus_adr[4] ;
assign \o_ext_rs1[3] = \o_dbus_adr[3] ;
assign \o_ext_rs1[2] = \o_dbus_adr[2] ;
assign \o_ext_rs2[31] = \o_dbus_dat[31] ;
assign \o_ext_rs2[30] = \o_dbus_dat[30] ;
assign \o_ext_rs2[29] = \o_dbus_dat[29] ;
assign \o_ext_rs2[28] = \o_dbus_dat[28] ;
assign \o_ext_rs2[27] = \o_dbus_dat[27] ;
assign \o_ext_rs2[26] = \o_dbus_dat[26] ;
assign \o_ext_rs2[25] = \o_dbus_dat[25] ;
assign \o_ext_rs2[24] = \o_dbus_dat[24] ;
assign \o_ext_rs2[23] = \o_dbus_dat[23] ;
assign \o_ext_rs2[22] = \o_dbus_dat[22] ;
assign \o_ext_rs2[21] = \o_dbus_dat[21] ;
assign \o_ext_rs2[20] = \o_dbus_dat[20] ;
assign \o_ext_rs2[19] = \o_dbus_dat[19] ;
assign \o_ext_rs2[18] = \o_dbus_dat[18] ;
assign \o_ext_rs2[17] = \o_dbus_dat[17] ;
assign \o_ext_rs2[16] = \o_dbus_dat[16] ;
assign \o_ext_rs2[15] = \o_dbus_dat[15] ;
assign \o_ext_rs2[14] = \o_dbus_dat[14] ;
assign \o_ext_rs2[13] = \o_dbus_dat[13] ;
assign \o_ext_rs2[12] = \o_dbus_dat[12] ;
assign \o_ext_rs2[11] = \o_dbus_dat[11] ;
assign \o_ext_rs2[10] = \o_dbus_dat[10] ;
assign \o_ext_rs2[9] = \o_dbus_dat[9] ;
assign \o_ext_rs2[8] = \o_dbus_dat[8] ;
assign \o_ext_rs2[7] = \o_dbus_dat[7] ;
assign \o_ext_rs2[6] = \o_dbus_dat[6] ;
assign \o_ext_rs2[5] = \o_dbus_dat[5] ;
assign \o_ext_rs2[4] = \o_dbus_dat[4] ;
assign \o_ext_rs2[3] = \o_dbus_dat[3] ;
assign \o_ext_rs2[2] = \o_dbus_dat[2] ;
assign \o_ext_rs2[1] = \o_dbus_dat[1] ;
assign \o_ext_rs2[0] = \o_dbus_dat[0] ;
assign o_mdu_valid = 1'b0 ;

SDFFARX1_HVT \immdec/imm19_12_20_reg[8] ( .D ( \immdec/N1 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \o_rreg0[4] ) ) ;
SDFFARX1_HVT \immdec/imm31_reg ( .D ( \i_wb_rdt[31] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm31 ) ) ;
SDFFARX1_HVT \state/misalign_trap_sync_r_reg ( .D ( \state/N16 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/o_new_irq_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \state/misalign_trap_sync_r ) , .QN ( ctmn_3014 ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[15] ( .D ( \i_ibus_rdt[31] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[15] ) ) ;
SDFFARX1_HVT \csr/mcause3_0_reg[2] ( .D ( \csr/N2 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/mcause3_0_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/mcause3_0[2] ) ) ;
OA221X1_HVT ctmi_3009 ( .A1 ( ctmn_2776 ) , .A2 ( ctmn_2715 ) , 
    .A3 ( ctmn_2776 ) , .A4 ( \csr/mstatus_mpie ) , .A5 ( ctmn_3088 ) , 
    .Y ( ctmn_3089 ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[30] ( .D ( \bufreg2/N2 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[30] ) ) ;
AO22X1_HVT ctmi_3008 ( .A1 ( ctmn_2718 ) , .A2 ( ctmn_3089 ) , 
    .A3 ( \csr/mstatus_mie ) , .A4 ( ctmn_3092 ) , .Y ( SEQMAP_NET_1206 ) ) ;
OR2X1_HVT ctmi_3015 ( .A1 ( new_irq ) , .A2 ( ctmn_3093 ) , .Y ( ctmn_3094 ) ) ;
MUX21X1_HVT ctmi_3066 ( .A1 ( \o_ext_rs1[0] ) , .A2 ( \o_ext_rs1[1] ) , 
    .S0 ( ctmn_3126 ) , .Y ( SEQMAP_NET_1194 ) ) ;
SDFFARX1_HVT \state/o_cnt_done_reg ( .D ( \state/N10 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( cnt_done ) , 
    .QN ( ctmn_2752 ) ) ;
SDFFARX1_HVT \decode/imm30_reg ( .D ( ctmn_3031 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( bufreg_sh_signed ) ) ;
SDFFARX1_HVT \compdec/o_iscomp_reg ( .D ( \compdec/N0 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( iscomp ) , .QN ( ctmn_2784 ) ) ;
SDFFARX1_HVT \decode/op26_reg ( .D ( ctmn_3035 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/op26 ) ) ;
SDFFARX1_HVT \bufreg/data_reg[31] ( .D ( \bufreg/N2 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg/data_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_adr[31] ) ) ;
OA22X1_HVT ctmi_3067 ( .A1 ( ctmn_3090 ) , .A2 ( \csr/mstatus_mie ) , 
    .A3 ( ctmn_3091 ) , .A4 ( \csr/mstatus_mpie ) , .Y ( SEQMAP_NET_1238 ) ) ;
SDFFARX1_HVT \decode/funct3_reg[2] ( .D ( N419 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( ctmn_2711 ) , .QN ( \o_ext_funct3[2] ) ) ;
AO21X1_HVT ctmi_2708 ( .A1 ( ctmn_2878 ) , .A2 ( ctmn_2818 ) , 
    .A3 ( ctmn_2906 ) , .Y ( ctmn_2920 ) ) ;
SDFFARX1_HVT \alu/add_cy_r_reg ( .D ( \alu/N0 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \alu/add_cy_r ) , 
    .QN ( ctmn_2930 ) ) ;
SDFFARX1_HVT \decode/funct3_reg[1] ( .D ( N429 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( ctmn_2710 ) , .QN ( \o_ext_funct3[1] ) ) ;
SDFFARX1_HVT \decode/funct3_reg[0] ( .D ( N439 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( ctmn_2709 ) , .QN ( \o_ext_funct3[0] ) ) ;
SDFFARX1_HVT \decode/opcode_reg[4] ( .D ( \i_wb_rdt[6] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( mtval_pc ) , .QN ( ctmn_2705 ) ) ;
SDFFARX1_HVT \decode/opcode_reg[3] ( .D ( \i_wb_rdt[5] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( o_dbus_we ) , .QN ( ctmn_2724 ) ) ;
OR2X1_HVT ctmi_3010 ( .A1 ( ctmn_2735 ) , .A2 ( ctmn_2772 ) , 
    .Y ( ctmn_3088 ) ) ;
NOR3X0_HVT ctmi_3011 ( .A1 ( ctmn_2735 ) , .A2 ( ctmn_3091 ) , 
    .A3 ( ctmn_2772 ) , .Y ( ctmn_3092 ) ) ;
OR2X1_HVT ctmi_3012 ( .A1 ( ctmn_2718 ) , .A2 ( ctmn_2752 ) , 
    .Y ( ctmn_3090 ) ) ;
INVX0_HVT ctmi_3013 ( .A ( ctmn_3090 ) , .Y ( ctmn_3091 ) ) ;
AO221X1_HVT ctmi_2442 ( .A1 ( \o_ext_rs1[1] ) , .A2 ( \o_ext_rs1[0] ) , 
    .A3 ( \o_ext_rs1[1] ) , .A4 ( \o_ext_funct3[0] ) , 
    .A5 ( \o_ext_funct3[1] ) , .Y ( \o_dbus_sel[3] ) ) ;
OR2X1_HVT ctmi_2445 ( .A1 ( \state/misalign_trap_sync_r ) , 
    .A2 ( ctmn_2717 ) , .Y ( \o_wreg0[5] ) ) ;
AO21X1_HVT ctmi_2443 ( .A1 ( \o_ext_rs1[1] ) , .A2 ( ctmn_2702 ) , 
    .A3 ( \o_ext_funct3[1] ) , .Y ( \o_dbus_sel[2] ) ) ;
AO221X1_HVT ctmi_2444 ( .A1 ( ctmn_2703 ) , .A2 ( \o_ext_rs1[0] ) , 
    .A3 ( ctmn_2703 ) , .A4 ( \o_ext_funct3[0] ) , .A5 ( \o_ext_funct3[1] ) , 
    .Y ( \o_dbus_sel[1] ) ) ;
OR2X1_HVT ctmi_2446 ( .A1 ( new_irq ) , .A2 ( ctmn_2716 ) , .Y ( ctmn_2717 ) ) ;
OA22X1_HVT ctmi_3007 ( .A1 ( ctmn_2728 ) , .A2 ( \alu/cmp_r ) , 
    .A3 ( ctmn_2789 ) , .A4 ( ctmn_2946 ) , .Y ( SEQMAP_NET_1202 ) ) ;
AND2X1_HVT ctmi_2447 ( .A1 ( ctmn_2704 ) , .A2 ( ctmn_2715 ) , 
    .Y ( ctmn_2716 ) ) ;
NAND2X0_HVT ctmi_2449 ( .A1 ( ctmn_2708 ) , .A2 ( ctmn_2713 ) , 
    .Y ( ctmn_2714 ) ) ;
OR2X1_HVT ctmi_2450 ( .A1 ( ctmn_2705 ) , .A2 ( ctmn_2706 ) , 
    .Y ( ctmn_2707 ) ) ;
SDFFARX1_HVT \decode/opcode_reg[2] ( .D ( \i_wb_rdt[4] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/opcode[2] ) , .QN ( ctmn_2706 ) ) ;
SDFFARX1_HVT \decode/opcode_reg[1] ( .D ( \i_wb_rdt[3] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/opcode[1] ) , .QN ( ctmn_2739 ) ) ;
SDFFARX1_HVT \decode/opcode_reg[0] ( .D ( \i_wb_rdt[2] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/opcode[0] ) , .QN ( ctmn_2723 ) ) ;
SDFFARX1_HVT \state/o_cnt_r_reg[3] ( .D ( \state/N6 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \state/o_cnt_r[3] ) , 
    .QN ( ctmn_2770 ) ) ;
SDFFSSRX2_HVT \state/o_cnt_r_reg[2] ( .RSTB ( 1'b1 ) , 
    .SETB ( \state/o_cnt_r[1] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( clk ) , .QN ( \state/o_cnt_r[2] ) ) ;
SDFFSSRX2_HVT \state/o_cnt_r_reg[1] ( .RSTB ( 1'b1 ) , 
    .SETB ( \state/o_cnt_r[0] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( clk ) , .QN ( \state/o_cnt_r[1] ) ) ;
OR2X1_HVT ctmi_2461 ( .A1 ( \rd_addr[1] ) , .A2 ( \o_wreg0[5] ) , 
    .Y ( \o_wreg0[1] ) ) ;
AND2X1_HVT ctmi_2462 ( .A1 ( \rd_addr[2] ) , .A2 ( ctmn_2718 ) , 
    .Y ( \o_wreg0[2] ) ) ;
INVX0_HVT ctmi_2463 ( .A ( \o_wreg0[5] ) , .Y ( ctmn_2718 ) ) ;
AND2X1_HVT ctmi_2464 ( .A1 ( \rd_addr[3] ) , .A2 ( ctmn_2718 ) , 
    .Y ( \o_wreg0[3] ) ) ;
OA21X1_HVT ctmi_2465 ( .A1 ( ctmn_2726 ) , .A2 ( \o_wreg0[5] ) , 
    .A3 ( ctmn_2728 ) , .Y ( o_wen0 ) ) ;
OA221X1_HVT ctmi_2466 ( .A1 ( ctmn_2721 ) , .A2 ( ctmn_2721 ) , 
    .A3 ( \rd_addr[0] ) , .A4 ( ctmn_2722 ) , .A5 ( ctmn_2725 ) , 
    .Y ( ctmn_2726 ) ) ;
SDFFSSRX2_HVT \state/o_cnt_r_reg[0] ( .RSTB ( 1'b1 ) , .SETB ( ctmn_2949 ) , 
    .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( clk ) , 
    .QN ( \state/o_cnt_r[0] ) ) ;
OR3X1_HVT ctmi_2710 ( .A1 ( ctmn_2922 ) , .A2 ( ctmn_2790 ) , 
    .A3 ( ctmn_2923 ) , .Y ( ctmn_2924 ) ) ;
SDFFSSRX2_HVT \decode/op20_reg ( .RSTB ( 1'b1 ) , .SETB ( ctmn_2877 ) , 
    .D ( ctmn_2884 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_decode/opcode_reg ) , .Q ( ebreak ) ) ;
SDFFARX1_HVT \state/o_cnt_reg[4] ( .D ( \state/N12 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_state/o_cnt_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \mem_bytecnt[1] ) , .QN ( ctmn_2777 ) ) ;
SDFFARX1_HVT \state/o_cnt_reg[3] ( .D ( \state/N13 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_state/o_cnt_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \mem_bytecnt[0] ) , .QN ( ctmn_2778 ) ) ;
SDFFARX1_HVT \state/o_cnt_reg[2] ( .D ( clkgt_nextstate_net_247 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_state/o_cnt_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \state/o_cnt[2] ) , .QN ( ctmn_2800 ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[30] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[31] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[30] ) ) ;
AND4X1_HVT ctmi_2558 ( .A1 ( ctmn_2791 ) , .A2 ( \state/init_done ) , 
    .A3 ( ctmn_2789 ) , .A4 ( ctmn_2792 ) , .Y ( o_dbus_cyc ) ) ;
AO221X1_HVT ctmi_2559 ( .A1 ( ctmn_2710 ) , .A2 ( ctmn_2709 ) , 
    .A3 ( ctmn_2710 ) , .A4 ( ctmn_2702 ) , .A5 ( \o_dbus_sel[0] ) , 
    .Y ( ctmn_2791 ) ) ;
AND2X1_HVT ctmi_2560 ( .A1 ( ctmn_2705 ) , .A2 ( ctmn_2706 ) , 
    .Y ( ctmn_2792 ) ) ;
AND2X1_HVT ctmi_2476 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2734 ) , .Y ( o_wen1 ) ) ;
OR2X1_HVT ctmi_2477 ( .A1 ( ctmn_2733 ) , .A2 ( \o_wreg0[5] ) , 
    .Y ( ctmn_2734 ) ) ;
OA21X1_HVT ctmi_2478 ( .A1 ( ebreak ) , .A2 ( ctmn_2730 ) , 
    .A3 ( ctmn_2732 ) , .Y ( ctmn_2733 ) ) ;
MUX21X1_HVT ctmi_3018 ( .A1 ( ctmn_3096 ) , .A2 ( \csr/timer_irq_r ) , 
    .S0 ( ctmn_3097 ) , .Y ( SEQMAP_NET_1226 ) ) ;
INVX0_HVT ctmi_3019 ( .A ( ctmn_3051 ) , .Y ( ctmn_3096 ) ) ;
OR2X1_HVT ctmi_3020 ( .A1 ( ctmn_2756 ) , .A2 ( ctmn_2752 ) , 
    .Y ( ctmn_3097 ) ) ;
OA22X1_HVT ctmi_3021 ( .A1 ( wb_ibus_ack ) , .A2 ( \rd_addr[4] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3098 ) , .Y ( \immdec/N20 ) ) ;
AO221X1_HVT ctmi_2492 ( .A1 ( ctmn_2729 ) , .A2 ( ctmn_2733 ) , 
    .A3 ( \rs2_addr[0] ) , .A4 ( ctmn_2736 ) , .A5 ( \o_wreg0[5] ) , 
    .Y ( \o_rreg1[0] ) ) ;
OR2X1_HVT ctmi_2483 ( .A1 ( ctmn_2735 ) , .A2 ( ctmn_2734 ) , 
    .Y ( \o_rreg1[5] ) ) ;
MUX21X1_HVT ctmi_3014 ( .A1 ( \csr/mcause31 ) , .A2 ( ctmn_3094 ) , 
    .S0 ( ctmn_3095 ) , .Y ( SEQMAP_NET_1210 ) ) ;
AND2X1_HVT ctmi_2485 ( .A1 ( \rs2_addr[4] ) , .A2 ( ctmn_2736 ) , 
    .Y ( \o_rreg1[4] ) ) ;
INVX0_HVT ctmi_2486 ( .A ( \o_rreg1[5] ) , .Y ( ctmn_2736 ) ) ;
AND2X1_HVT ctmi_2487 ( .A1 ( \rs2_addr[3] ) , .A2 ( ctmn_2736 ) , 
    .Y ( \o_rreg1[3] ) ) ;
AND2X1_HVT ctmi_2488 ( .A1 ( \rs2_addr[2] ) , .A2 ( ctmn_2736 ) , 
    .Y ( \o_rreg1[2] ) ) ;
AO221X1_HVT ctmi_2489 ( .A1 ( \rs2_addr[1] ) , .A2 ( ctmn_2737 ) , 
    .A3 ( ctmn_2732 ) , .A4 ( ctmn_2738 ) , .A5 ( ctmn_2735 ) , 
    .Y ( \o_rreg1[1] ) ) ;
AND2X1_HVT ctmi_2493 ( .A1 ( \rd_addr[4] ) , .A2 ( ctmn_2718 ) , 
    .Y ( \o_wreg0[4] ) ) ;
AO22X1_HVT ctmi_2523 ( .A1 ( cnt_done ) , .A2 ( \o_wreg0[5] ) , 
    .A3 ( ctmn_2747 ) , .A4 ( ctmn_2766 ) , .Y ( \csr/N0 ) ) ;
NAND2X0_HVT ctmi_2495 ( .A1 ( \bufreg/c_r ) , .A2 ( ctmn_2742 ) , 
    .Y ( ctmn_2743 ) ) ;
OA21X1_HVT ctmi_2496 ( .A1 ( ctmn_2705 ) , .A2 ( ctmn_2741 ) , 
    .A3 ( i_rdata0 ) , .Y ( ctmn_2742 ) ) ;
AND2X1_HVT ctmi_2497 ( .A1 ( ctmn_2739 ) , .A2 ( ctmn_2740 ) , 
    .Y ( ctmn_2741 ) ) ;
OR2X1_HVT ctmi_2499 ( .A1 ( \decode/opcode[0] ) , .A2 ( ctmn_2705 ) , 
    .Y ( ctmn_2740 ) ) ;
NAND2X0_HVT ctmi_2500 ( .A1 ( ctmn_2744 ) , .A2 ( ctmn_2754 ) , 
    .Y ( ctmn_2755 ) ) ;
OA21X1_HVT ctmi_2501 ( .A1 ( \bufreg/c_r ) , .A2 ( ctmn_2742 ) , 
    .A3 ( ctmn_2743 ) , .Y ( ctmn_2744 ) ) ;
SDFFARX1_HVT \decode/op21_reg ( .D ( ctmn_3041 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/op21 ) , .QN ( ctmn_2704 ) ) ;
SDFFARX1_HVT \decode/op22_reg ( .D ( ctmn_3039 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_decode/opcode_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \decode/op22 ) ) ;
SDFFSSRX2_HVT \ctrl/pc_plus_4_cy_r_reg ( .RSTB ( ctmn_2794 ) , 
    .SETB ( 1'b1 ) , .D ( N2400 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( clk ) , .Q ( \ctrl/pc_plus_4_cy_r ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[29] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[30] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[29] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[28] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[29] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[28] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[27] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[28] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[27] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[26] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[27] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[26] ) ) ;
SDFFSSRX2_HVT \state/stage_two_req_reg ( .RSTB ( \state/N5 ) , 
    .SETB ( 1'b1 ) , .D ( cnt_done ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( clk ) , .Q ( \state/stage_two_req ) , .QN ( ctmn_2759 ) ) ;
SDFFSSRX2_HVT \bufreg/c_r_reg ( .RSTB ( ctmn_2755 ) , .SETB ( bufreg_en ) , 
    .D ( ctmn_2743 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( clk ) , 
    .QN ( \bufreg/c_r ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[25] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[26] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[25] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[24] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[25] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[24] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[23] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[24] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[23] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[0] ( .D ( \bufreg2/N32 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[0] ) , .QN ( ctmn_3076 ) ) ;
AND2X1_HVT ctmi_2521 ( .A1 ( ctmn_2729 ) , .A2 ( ctmn_2718 ) , 
    .Y ( \o_wreg1[0] ) ) ;
SDFFARX1_HVT \align/ctrl_misal_reg ( .D ( SEQMAP_NET_1218 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \align/ctrl_misal ) , 
    .QN ( ctmn_2812 ) ) ;
SDFFARX1_HVT \bufreg/lsb_reg[1] ( .D ( SEQMAP_NET_1190 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg/data_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_ext_rs1[1] ) , .QN ( ctmn_2703 ) ) ;
AND2X1_HVT ctmi_3016 ( .A1 ( ctmn_2718 ) , .A2 ( ctmn_2776 ) , 
    .Y ( ctmn_3093 ) ) ;
AO21X1_HVT ctmi_3017 ( .A1 ( cnt_done ) , .A2 ( ctmn_2765 ) , 
    .A3 ( \o_wreg0[5] ) , .Y ( ctmn_3095 ) ) ;
AO221X1_HVT ctmi_3022 ( .A1 ( ctmn_2891 ) , .A2 ( ctmn_2891 ) , 
    .A3 ( ctmn_2856 ) , .A4 ( ctmn_2889 ) , .A5 ( ctmn_2820 ) , 
    .Y ( ctmn_3098 ) ) ;
OA22X1_HVT ctmi_3023 ( .A1 ( wb_ibus_ack ) , .A2 ( \rd_addr[3] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3102 ) , .Y ( \immdec/N21 ) ) ;
AO21X1_HVT ctmi_2522 ( .A1 ( \decode/op26 ) , .A2 ( ebreak ) , 
    .A3 ( \o_wreg0[5] ) , .Y ( \o_wreg1[1] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[22] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[23] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[22] ) ) ;
SDFFARX1_HVT \bufreg/lsb_reg[0] ( .D ( SEQMAP_NET_1194 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg/data_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_ext_rs1[0] ) , .QN ( ctmn_2702 ) ) ;
DFFX1_HVT \bufreg/data_reg[29] ( .D ( \o_dbus_adr[30] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[29] ) ) ;
DFFX1_HVT \bufreg/data_reg[28] ( .D ( \o_dbus_adr[29] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[28] ) ) ;
DFFX1_HVT \bufreg/data_reg[27] ( .D ( \o_dbus_adr[28] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[27] ) ) ;
DFFX1_HVT \bufreg/data_reg[26] ( .D ( \o_dbus_adr[27] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[26] ) ) ;
DFFX1_HVT \bufreg/data_reg[25] ( .D ( \o_dbus_adr[26] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[25] ) ) ;
DFFX1_HVT \bufreg/data_reg[24] ( .D ( \o_dbus_adr[25] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[24] ) ) ;
DFFX1_HVT \bufreg/data_reg[23] ( .D ( \o_dbus_adr[24] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[23] ) ) ;
DFFX1_HVT \bufreg/data_reg[22] ( .D ( \o_dbus_adr[23] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[22] ) ) ;
DFFX1_HVT \bufreg/data_reg[21] ( .D ( \o_dbus_adr[22] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[21] ) ) ;
DFFX1_HVT \bufreg/data_reg[20] ( .D ( \o_dbus_adr[21] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[20] ) ) ;
DFFX1_HVT \bufreg/data_reg[19] ( .D ( \o_dbus_adr[20] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[19] ) ) ;
DFFX1_HVT \bufreg/data_reg[18] ( .D ( \o_dbus_adr[19] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[18] ) ) ;
DFFX1_HVT \bufreg/data_reg[17] ( .D ( \o_dbus_adr[18] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[17] ) ) ;
DFFX1_HVT \bufreg/data_reg[16] ( .D ( \o_dbus_adr[17] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[16] ) ) ;
DFFX1_HVT \bufreg/data_reg[15] ( .D ( \o_dbus_adr[16] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[15] ) ) ;
DFFX1_HVT \bufreg/data_reg[14] ( .D ( \o_dbus_adr[15] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[14] ) ) ;
DFFX1_HVT \bufreg/data_reg[13] ( .D ( \o_dbus_adr[14] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[13] ) ) ;
DFFX1_HVT \bufreg/data_reg[12] ( .D ( \o_dbus_adr[13] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[12] ) ) ;
DFFX1_HVT \bufreg/data_reg[11] ( .D ( \o_dbus_adr[12] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[11] ) ) ;
DFFX1_HVT \bufreg/data_reg[10] ( .D ( \o_dbus_adr[11] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[10] ) ) ;
DFFX1_HVT \bufreg/data_reg[9] ( .D ( \o_dbus_adr[10] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[9] ) ) ;
DFFX1_HVT \bufreg/data_reg[8] ( .D ( \o_dbus_adr[9] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[8] ) ) ;
DFFX1_HVT \bufreg/data_reg[7] ( .D ( \o_dbus_adr[8] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[7] ) ) ;
DFFX1_HVT \bufreg/data_reg[6] ( .D ( \o_dbus_adr[7] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[6] ) ) ;
DFFX1_HVT \bufreg/data_reg[5] ( .D ( \o_dbus_adr[6] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[5] ) ) ;
DFFX1_HVT \bufreg/data_reg[4] ( .D ( \o_dbus_adr[5] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[4] ) ) ;
DFFX1_HVT \bufreg/data_reg[3] ( .D ( \o_dbus_adr[4] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[3] ) ) ;
DFFX1_HVT \bufreg/data_reg[2] ( .D ( \o_dbus_adr[3] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[2] ) ) ;
SDFFARX1_HVT \csr/mcause3_0_reg[3] ( .D ( \csr/N1 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/mcause3_0_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/mcause3_0[3] ) ) ;
AO22X1_HVT ctmi_2924 ( .A1 ( ctmn_2716 ) , .A2 ( ctmn_2795 ) , 
    .A3 ( ctmn_2718 ) , .A4 ( ctmn_2776 ) , .Y ( \csr/N1 ) ) ;
AO221X1_HVT ctmi_2925 ( .A1 ( new_irq ) , .A2 ( new_irq ) , 
    .A3 ( \csr/mcause3_0[3] ) , .A4 ( ctmn_2718 ) , .A5 ( ctmn_2705 ) , 
    .Y ( \csr/N2 ) ) ;
AND2X1_HVT ctmi_2524 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2765 ) , 
    .Y ( ctmn_2766 ) ) ;
DFFX1_HVT \bufreg/data_reg[30] ( .D ( \o_dbus_adr[31] ) , 
    .CLK ( \clk_clock_gate_bufreg/data_reg ) , .Q ( \o_dbus_adr[30] ) ) ;
CGLPPRX2_HVT \clock_gate_bufreg2/dat_reg ( .SE ( 1'b0 ) , 
    .EN ( \bufreg2/N0 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_bufreg2/dat_reg ) ) ;
NOR3X0_HVT ctmi_2525 ( .A1 ( ctmn_2704 ) , .A2 ( ctmn_2731 ) , 
    .A3 ( ebreak ) , .Y ( ctmn_2765 ) ) ;
OA22X1_HVT ctmi_2526 ( .A1 ( \o_wreg0[5] ) , .A2 ( ctmn_2776 ) , 
    .A3 ( ctmn_2718 ) , .A4 ( \o_ibus_adr[0] ) , .Y ( o_wdata1 ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[21] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[22] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[21] ) ) ;
AO222X1_HVT ctmi_3024 ( .A1 ( ctmn_2842 ) , .A2 ( ctmn_3099 ) , 
    .A3 ( ctmn_2855 ) , .A4 ( ctmn_3100 ) , .A5 ( ctmn_2845 ) , 
    .A6 ( ctmn_3101 ) , .Y ( ctmn_3102 ) ) ;
OA222X1_HVT ctmi_2527 ( .A1 ( ctmn_2709 ) , .A2 ( ctmn_2768 ) , 
    .A3 ( ctmn_2769 ) , .A4 ( ctmn_2767 ) , .A5 ( ctmn_2774 ) , 
    .A6 ( ctmn_2775 ) , .Y ( ctmn_2776 ) ) ;
NAND2X0_HVT ctmi_2528 ( .A1 ( \o_ext_funct3[1] ) , .A2 ( ctmn_2767 ) , 
    .Y ( ctmn_2768 ) ) ;
OR2X1_HVT ctmi_3025 ( .A1 ( ctmn_2866 ) , .A2 ( ctmn_2820 ) , 
    .Y ( ctmn_3099 ) ) ;
CGLPPRX2_HVT \clock_gate_decode/opcode_reg ( .SE ( 1'b0 ) , 
    .EN ( wb_ibus_ack ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_decode/opcode_reg ) ) ;
AO221X1_HVT ctmi_2926 ( .A1 ( o_dbus_we ) , .A2 ( ctmn_2705 ) , 
    .A3 ( ctmn_3014 ) , .A4 ( \csr/mcause3_0[2] ) , .A5 ( ctmn_2717 ) , 
    .Y ( \csr/N3 ) ) ;
OR2X1_HVT ctmi_3026 ( .A1 ( ctmn_2891 ) , .A2 ( ctmn_2888 ) , 
    .Y ( ctmn_3100 ) ) ;
AND2X1_HVT ctmi_3027 ( .A1 ( ctmn_2819 ) , .A2 ( ctmn_2878 ) , 
    .Y ( ctmn_3101 ) ) ;
SDFFARX1_HVT \csr/mcause3_0_reg[0] ( .D ( \csr/N4 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/mcause3_0_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/mcause3_0[0] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[4] ( .D ( \immdec/N5 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \o_rreg0[0] ) ) ;
SDFFARX1_HVT \csr/o_new_irq_reg ( .D ( SEQMAP_NET_1230 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/o_new_irq_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( new_irq ) ) ;
SDFFARX1_HVT \csr/mstatus_mpie_reg ( .D ( SEQMAP_NET_1238 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/mcause3_0_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/mstatus_mpie ) ) ;
SDFFARX1_HVT \csr/mie_mtie_reg ( .D ( SEQMAP_NET_1234 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_state/o_cnt_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \csr/mie_mtie ) ) ;
OR2X1_HVT ctmi_2712 ( .A1 ( ctmn_2831 ) , .A2 ( ctmn_2897 ) , 
    .Y ( ctmn_2923 ) ) ;
OR2X1_HVT ctmi_2715 ( .A1 ( ctmn_2922 ) , .A2 ( ctmn_2790 ) , 
    .Y ( ctmn_2926 ) ) ;
OA22X1_HVT ctmi_3028 ( .A1 ( wb_ibus_ack ) , .A2 ( \rd_addr[2] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3103 ) , .Y ( \immdec/N22 ) ) ;
AO22X1_HVT ctmi_3029 ( .A1 ( ctmn_2843 ) , .A2 ( ctmn_3099 ) , 
    .A3 ( ctmn_2859 ) , .A4 ( ctmn_2852 ) , .Y ( ctmn_3103 ) ) ;
OA22X1_HVT ctmi_3030 ( .A1 ( wb_ibus_ack ) , .A2 ( \rs2_addr[4] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3108 ) , .Y ( \immdec/N12 ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[7] ( .D ( \immdec/N2 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \o_rreg0[3] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[6] ( .D ( \immdec/N3 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \o_rreg0[2] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[5] ( .D ( \immdec/N4 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \o_rreg0[1] ) ) ;
OR4X1_HVT ctmi_3031 ( .A1 ( ctmn_3026 ) , .A2 ( ctmn_2900 ) , 
    .A3 ( ctmn_3104 ) , .A4 ( ctmn_3107 ) , .Y ( ctmn_3108 ) ) ;
AO22X1_HVT ctmi_3032 ( .A1 ( \i_ibus_rdt[7] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[23] ) , .A4 ( ctmn_2881 ) , .Y ( ctmn_3104 ) ) ;
SDFFARX1_HVT \state/o_ctrl_jump_reg ( .D ( \state/N4 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/o_new_irq_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( jump ) ) ;
AO221X1_HVT ctmi_3033 ( .A1 ( ctmn_2844 ) , .A2 ( ctmn_3105 ) , 
    .A3 ( ctmn_2856 ) , .A4 ( ctmn_3106 ) , .A5 ( ctmn_3101 ) , 
    .Y ( ctmn_3107 ) ) ;
AO21X1_HVT ctmi_2927 ( .A1 ( ctmn_3014 ) , .A2 ( \csr/mcause3_0[1] ) , 
    .A3 ( ctmn_2717 ) , .Y ( \csr/N4 ) ) ;
OR3X1_HVT ctmi_2928 ( .A1 ( ctmn_3029 ) , .A2 ( ctmn_2922 ) , 
    .A3 ( ctmn_3053 ) , .Y ( \i_wb_rdt[31] ) ) ;
AO22X1_HVT ctmi_2929 ( .A1 ( \i_ibus_rdt[15] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[31] ) , .A4 ( ctmn_2881 ) , .Y ( ctmn_3053 ) ) ;
AO221X1_HVT ctmi_2930 ( .A1 ( ctmn_2864 ) , .A2 ( ctmn_2864 ) , 
    .A3 ( ctmn_2845 ) , .A4 ( ctmn_2836 ) , .A5 ( ctmn_3054 ) , 
    .Y ( \i_wb_rdt[6] ) ) ;
OR2X1_HVT ctmi_2931 ( .A1 ( ctmn_2866 ) , .A2 ( ctmn_2826 ) , 
    .Y ( ctmn_3054 ) ) ;
OR3X1_HVT ctmi_2932 ( .A1 ( ctmn_3026 ) , .A2 ( ctmn_2875 ) , 
    .A3 ( ctmn_3056 ) , .Y ( \i_wb_rdt[5] ) ) ;
AO22X1_HVT ctmi_2933 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2844 ) , 
    .A3 ( ctmn_2841 ) , .A4 ( ctmn_3055 ) , .Y ( ctmn_3056 ) ) ;
OA22X1_HVT ctmi_2537 ( .A1 ( \mem_if/signbit ) , .A2 ( ctmn_2779 ) , 
    .A3 ( ctmn_2782 ) , .A4 ( ctmn_2783 ) , .Y ( SEQMAP_NET_1198 ) ) ;
AO221X1_HVT ctmi_2538 ( .A1 ( ctmn_2777 ) , .A2 ( ctmn_2778 ) , 
    .A3 ( ctmn_2777 ) , .A4 ( \o_ext_funct3[0] ) , .A5 ( \o_ext_funct3[1] ) , 
    .Y ( ctmn_2779 ) ) ;
OR2X1_HVT ctmi_3034 ( .A1 ( ctmn_2895 ) , .A2 ( ctmn_2907 ) , 
    .Y ( ctmn_3105 ) ) ;
AND2X1_HVT ctmi_3035 ( .A1 ( ctmn_2821 ) , .A2 ( ctmn_2820 ) , 
    .Y ( ctmn_3106 ) ) ;
OA22X1_HVT ctmi_3036 ( .A1 ( wb_ibus_ack ) , .A2 ( \rs2_addr[3] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3039 ) , .Y ( \immdec/N13 ) ) ;
OA22X1_HVT ctmi_3037 ( .A1 ( wb_ibus_ack ) , .A2 ( \rs2_addr[2] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3041 ) , .Y ( \immdec/N14 ) ) ;
OA22X1_HVT ctmi_3038 ( .A1 ( ctmn_2790 ) , .A2 ( ctmn_3031 ) , 
    .A3 ( wb_ibus_ack ) , .A4 ( ctmn_3112 ) , .Y ( \immdec/N25 ) ) ;
AO221X1_HVT ctmi_3039 ( .A1 ( ctmn_2749 ) , .A2 ( ctmn_3109 ) , 
    .A3 ( \immdec/imm7 ) , .A4 ( ctmn_3110 ) , .A5 ( ctmn_3111 ) , 
    .Y ( ctmn_3112 ) ) ;
AO222X1_HVT ctmi_3043 ( .A1 ( wb_ibus_ack ) , .A2 ( ctmn_3029 ) , 
    .A3 ( wb_ibus_ack ) , .A4 ( ctmn_3113 ) , .A5 ( ctmn_2790 ) , 
    .A6 ( \immdec/imm30_25[5] ) , .Y ( \immdec/N26 ) ) ;
AND2X1_HVT ctmi_3040 ( .A1 ( ctmn_2787 ) , .A2 ( ctmn_2741 ) , 
    .Y ( ctmn_3109 ) ) ;
INVX0_HVT ctmi_3041 ( .A ( ctmn_2740 ) , .Y ( ctmn_3110 ) ) ;
MUX21X1_HVT ctmi_3063 ( .A1 ( \o_ext_rs1[1] ) , .A2 ( ctmn_3125 ) , 
    .S0 ( ctmn_3126 ) , .Y ( SEQMAP_NET_1190 ) ) ;
OA221X1_HVT ctmi_3042 ( .A1 ( ctmn_2740 ) , .A2 ( ctmn_2740 ) , 
    .A3 ( \decode/opcode[1] ) , .A4 ( ctmn_2788 ) , 
    .A5 ( \immdec/imm19_12_20[0] ) , .Y ( ctmn_3111 ) ) ;
AO222X1_HVT ctmi_3044 ( .A1 ( \i_ibus_rdt[13] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( ctmn_2856 ) , .A4 ( ctmn_2907 ) , .A5 ( \i_ibus_rdt[29] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_3113 ) ) ;
OA22X1_HVT ctmi_3045 ( .A1 ( wb_ibus_ack ) , .A2 ( \immdec/imm30_25[3] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3116 ) , .Y ( \immdec/N28 ) ) ;
AO221X1_HVT ctmi_3046 ( .A1 ( ctmn_2905 ) , .A2 ( ctmn_2905 ) , 
    .A3 ( ctmn_2843 ) , .A4 ( ctmn_2923 ) , .A5 ( ctmn_3115 ) , 
    .Y ( ctmn_3116 ) ) ;
AO221X1_HVT ctmi_3047 ( .A1 ( \i_ibus_rdt[11] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[27] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_3114 ) , 
    .Y ( ctmn_3115 ) ) ;
AO22X1_HVT ctmi_3048 ( .A1 ( ctmn_2845 ) , .A2 ( ctmn_3054 ) , 
    .A3 ( ctmn_2859 ) , .A4 ( ctmn_2920 ) , .Y ( ctmn_3114 ) ) ;
OA22X1_HVT ctmi_3049 ( .A1 ( wb_ibus_ack ) , .A2 ( \immdec/imm30_25[2] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3035 ) , .Y ( \immdec/N29 ) ) ;
OA22X1_HVT ctmi_3050 ( .A1 ( wb_ibus_ack ) , .A2 ( \immdec/imm30_25[1] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3120 ) , .Y ( \immdec/N30 ) ) ;
AO221X1_HVT ctmi_3051 ( .A1 ( \i_ibus_rdt[9] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[25] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_3119 ) , 
    .Y ( ctmn_3120 ) ) ;
AO222X1_HVT ctmi_3052 ( .A1 ( ctmn_2813 ) , .A2 ( ctmn_3054 ) , 
    .A3 ( ctmn_2813 ) , .A4 ( ctmn_2897 ) , .A5 ( ctmn_2853 ) , 
    .A6 ( ctmn_3118 ) , .Y ( ctmn_3119 ) ) ;
OR3X1_HVT ctmi_3053 ( .A1 ( ctmn_2820 ) , .A2 ( ctmn_3046 ) , 
    .A3 ( ctmn_3117 ) , .Y ( ctmn_3118 ) ) ;
OR2X1_HVT ctmi_3054 ( .A1 ( ctmn_2875 ) , .A2 ( ctmn_2904 ) , 
    .Y ( ctmn_3117 ) ) ;
OA22X1_HVT ctmi_3055 ( .A1 ( wb_ibus_ack ) , .A2 ( \o_rreg0[0] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3121 ) , .Y ( \immdec/N6 ) ) ;
INVX0_HVT ctmi_3056 ( .A ( N419 ) , .Y ( ctmn_3121 ) ) ;
OA22X1_HVT ctmi_3057 ( .A1 ( wb_ibus_ack ) , .A2 ( \immdec/imm19_12_20[3] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3122 ) , .Y ( \immdec/N7 ) ) ;
INVX0_HVT ctmi_3058 ( .A ( N429 ) , .Y ( ctmn_3122 ) ) ;
OA221X1_HVT ctmi_2545 ( .A1 ( ctmn_2784 ) , .A2 ( \state/o_cnt_r[1] ) , 
    .A3 ( iscomp ) , .A4 ( \state/o_cnt_r[2] ) , .A5 ( ctmn_2747 ) , 
    .Y ( N1465 ) ) ;
OA22X1_HVT ctmi_3059 ( .A1 ( wb_ibus_ack ) , .A2 ( \immdec/imm19_12_20[2] ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_3123 ) , .Y ( \immdec/N8 ) ) ;
INVX0_HVT ctmi_3060 ( .A ( N439 ) , .Y ( ctmn_3123 ) ) ;
OA21X1_HVT ctmi_2547 ( .A1 ( ctmn_2785 ) , .A2 ( \align/ctrl_misal ) , 
    .A3 ( i_ibus_ack ) , .Y ( wb_ibus_ack ) ) ;
OA222X1_HVT ctmi_3061 ( .A1 ( \mem_bytecnt[1] ) , .A2 ( ctmn_3124 ) , 
    .A3 ( \mem_bytecnt[1] ) , .A4 ( ctmn_2948 ) , .A5 ( ctmn_2777 ) , 
    .A6 ( ctmn_2929 ) , .Y ( \state/N12 ) ) ;
AO221X1_HVT ctmi_2648 ( .A1 ( ctmn_2872 ) , .A2 ( ctmn_2794 ) , 
    .A3 ( ctmn_2873 ) , .A4 ( \state/ibus_cyc ) , .A5 ( i_rst ) , 
    .Y ( SEQMAP_NET_1222 ) ) ;
OR2X1_HVT ctmi_2649 ( .A1 ( cnt_done ) , .A2 ( wb_ibus_ack ) , 
    .Y ( ctmn_2872 ) ) ;
AO221X1_HVT ctmi_2549 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2786 ) , 
    .A3 ( ctmn_2728 ) , .A4 ( ctmn_2788 ) , .A5 ( wb_ibus_ack ) , 
    .Y ( \immdec/N0 ) ) ;
AO221X1_HVT ctmi_2553 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2725 ) , 
    .A3 ( ctmn_2728 ) , .A4 ( o_dbus_we ) , .A5 ( wb_ibus_ack ) , 
    .Y ( \immdec/N24 ) ) ;
AO221X1_HVT ctmi_2554 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2750 ) , 
    .A3 ( ctmn_2728 ) , .A4 ( ctmn_2708 ) , .A5 ( wb_ibus_ack ) , 
    .Y ( \immdec/N10 ) ) ;
OAI21X1_HVT ctmi_2555 ( .A1 ( ctmn_2725 ) , .A2 ( ctmn_2789 ) , 
    .A3 ( ctmn_2790 ) , .Y ( \immdec/N18 ) ) ;
INVX0_HVT ctmi_2556 ( .A ( ctmn_2728 ) , .Y ( ctmn_2789 ) ) ;
INVX0_HVT ctmi_2557 ( .A ( wb_ibus_ack ) , .Y ( ctmn_2790 ) ) ;
AO21X1_HVT ctmi_2561 ( .A1 ( \state/misalign_trap_sync_r ) , 
    .A2 ( \state/stage_two_req ) , .A3 ( wb_ibus_ack ) , .Y ( o_rf_rreq ) ) ;
AND2X1_HVT ctmi_2562 ( .A1 ( ctmn_2793 ) , .A2 ( \state/ibus_cyc ) , 
    .Y ( o_ibus_cyc ) ) ;
INVX0_HVT ctmi_2563 ( .A ( i_rst ) , .Y ( ctmn_2793 ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[3] ( .D ( \immdec/N6 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm19_12_20[3] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[2] ( .D ( \immdec/N7 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm19_12_20[2] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[1] ( .D ( \immdec/N8 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm19_12_20[1] ) ) ;
SDFFARX1_HVT \immdec/imm19_12_20_reg[0] ( .D ( \immdec/N9 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm19_12_20[0] ) ) ;
SDFFARX1_HVT \csr/timer_irq_r_reg ( .D ( SEQMAP_NET_1226 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/o_new_irq_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/timer_irq_r ) ) ;
SDFFARX1_HVT \immdec/imm24_20_reg[3] ( .D ( \immdec/N12 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm24_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rs2_addr[3] ) ) ;
SDFFARX1_HVT \immdec/imm24_20_reg[2] ( .D ( \immdec/N13 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm24_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rs2_addr[2] ) ) ;
SDFFARX1_HVT \immdec/imm24_20_reg[1] ( .D ( \immdec/N14 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm24_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rs2_addr[1] ) ) ;
SDFFARX1_HVT \immdec/imm24_20_reg[0] ( .D ( \immdec/N15 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm24_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rs2_addr[0] ) ) ;
SDFFARX1_HVT \immdec/imm11_7_reg[4] ( .D ( \immdec/N19 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm11_7_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rd_addr[4] ) ) ;
AO222X1_HVT ctmi_2961 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[16] ) , 
    .A3 ( \o_dbus_dat[17] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[16] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N16 ) ) ;
SDFFARX1_HVT \immdec/imm11_7_reg[3] ( .D ( \immdec/N20 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm11_7_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rd_addr[3] ) ) ;
SDFFARX1_HVT \immdec/imm11_7_reg[2] ( .D ( \immdec/N21 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm11_7_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rd_addr[2] ) ) ;
SDFFARX1_HVT \immdec/imm11_7_reg[1] ( .D ( \immdec/N22 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm11_7_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rd_addr[1] ) ) ;
SDFFARX1_HVT \immdec/imm11_7_reg[0] ( .D ( \immdec/N23 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm11_7_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rd_addr[0] ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[5] ( .D ( \immdec/N25 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[5] ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[4] ( .D ( \immdec/N26 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[4] ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[3] ( .D ( \immdec/N27 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[3] ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[2] ( .D ( \immdec/N28 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[2] ) ) ;
SDFFARX1_HVT \ctrl/pc_plus_offset_cy_r_reg ( .D ( \ctrl/N1 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , 
    .Q ( \ctrl/pc_plus_offset_cy_r ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[0] ( .D ( \immdec/N30 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[0] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[20] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[21] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[20] ) ) ;
AND2X1_HVT ctmi_2565 ( .A1 ( ctmn_2721 ) , .A2 ( ctmn_2728 ) , 
    .Y ( ctmn_2794 ) ) ;
OA221X1_HVT ctmi_2566 ( .A1 ( ctmn_2799 ) , .A2 ( ctmn_2799 ) , 
    .A3 ( ctmn_2805 ) , .A4 ( ctmn_2807 ) , .A5 ( ctmn_2794 ) , 
    .Y ( \ctrl/N1 ) ) ;
OR2X1_HVT ctmi_2567 ( .A1 ( \ctrl/pc_plus_offset_cy_r ) , .A2 ( ctmn_2798 ) , 
    .Y ( ctmn_2799 ) ) ;
OA221X1_HVT ctmi_2568 ( .A1 ( ctmn_2796 ) , .A2 ( ctmn_2739 ) , 
    .A3 ( ctmn_2796 ) , .A4 ( ctmn_2797 ) , .A5 ( \o_ibus_adr[0] ) , 
    .Y ( ctmn_2798 ) ) ;
OAI221X1_HVT ctmi_2569 ( .A1 ( ctmn_2723 ) , .A2 ( ctmn_2739 ) , 
    .A3 ( o_dbus_we ) , .A4 ( mtval_pc ) , .A5 ( ctmn_2795 ) , 
    .Y ( ctmn_2796 ) ) ;
NAND2X0_HVT ctmi_2570 ( .A1 ( ctmn_2708 ) , .A2 ( ebreak ) , 
    .Y ( ctmn_2795 ) ) ;
AND2X1_HVT ctmi_3062 ( .A1 ( ctmn_2793 ) , .A2 ( \state/o_cnt_r[3] ) , 
    .Y ( ctmn_3124 ) ) ;
AO21X1_HVT ctmi_3064 ( .A1 ( \o_dbus_adr[2] ) , .A2 ( ctmn_2721 ) , 
    .A3 ( ctmn_3052 ) , .Y ( ctmn_3125 ) ) ;
SDFFARX1_HVT \immdec/imm24_20_reg[4] ( .D ( \immdec/N11 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm24_20_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \rs2_addr[4] ) ) ;
SDFFARX1_HVT \immdec/imm30_25_reg[1] ( .D ( \immdec/N29 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_immdec/imm30_25_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \immdec/imm30_25[1] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[19] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[20] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[19] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[18] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[19] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[18] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[17] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[18] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[17] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[16] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[17] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[16] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[15] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[16] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[15] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[14] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[15] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[14] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[13] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[14] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[13] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[12] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[13] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[12] ) ) ;
AO221X1_HVT ctmi_3065 ( .A1 ( ctmn_2794 ) , .A2 ( ctmn_2794 ) , 
    .A3 ( ctmn_2747 ) , .A4 ( ctmn_2727 ) , .A5 ( ctmn_2762 ) , 
    .Y ( ctmn_3126 ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[11] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[12] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[11] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[10] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[11] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[10] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[9] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[10] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[9] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[8] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[9] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[8] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[7] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[8] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[7] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[6] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[7] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[6] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[5] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[6] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[5] ) ) ;
XNOR2X1_HVT ctmi_2992 ( .A1 ( \wb_ibus_adr[31] ) , .A2 ( ctmn_3010 ) , 
    .Y ( \o_ibus_adr[31] ) ) ;
AO221X1_HVT ctmi_2989 ( .A1 ( ctmn_3076 ) , .A2 ( ctmn_3066 ) , 
    .A3 ( \o_dbus_dat[1] ) , .A4 ( ctmn_3067 ) , .A5 ( ctmn_3077 ) , 
    .Y ( \bufreg2/N32 ) ) ;
AO221X1_HVT ctmi_2986 ( .A1 ( ctmn_3074 ) , .A2 ( ctmn_3066 ) , 
    .A3 ( \o_dbus_dat[2] ) , .A4 ( ctmn_3067 ) , .A5 ( ctmn_3075 ) , 
    .Y ( \bufreg2/N31 ) ) ;
AO221X1_HVT ctmi_2982 ( .A1 ( ctmn_3072 ) , .A2 ( ctmn_3066 ) , 
    .A3 ( \o_dbus_dat[3] ) , .A4 ( ctmn_3067 ) , .A5 ( ctmn_3073 ) , 
    .Y ( \bufreg2/N30 ) ) ;
AO221X1_HVT ctmi_2979 ( .A1 ( ctmn_3069 ) , .A2 ( ctmn_3066 ) , 
    .A3 ( \o_dbus_dat[4] ) , .A4 ( ctmn_3067 ) , .A5 ( ctmn_3070 ) , 
    .Y ( \bufreg2/N29 ) ) ;
AO221X1_HVT ctmi_2973 ( .A1 ( ctmn_3065 ) , .A2 ( ctmn_3066 ) , 
    .A3 ( \o_dbus_dat[5] ) , .A4 ( ctmn_3067 ) , .A5 ( ctmn_3068 ) , 
    .Y ( \bufreg2/N28 ) ) ;
MUX21X1_HVT ctmi_2974 ( .A1 ( ctmn_3064 ) , .A2 ( ctmn_3018 ) , 
    .S0 ( \o_dbus_dat[4] ) , .Y ( ctmn_3065 ) ) ;
INVX0_HVT ctmi_2975 ( .A ( ctmn_3018 ) , .Y ( ctmn_3064 ) ) ;
AND3X1_HVT ctmi_2976 ( .A1 ( ctmn_2721 ) , .A2 ( ctmn_2761 ) , 
    .A3 ( ctmn_3061 ) , .Y ( ctmn_3066 ) ) ;
AND2X1_HVT ctmi_2977 ( .A1 ( ctmn_3021 ) , .A2 ( ctmn_3061 ) , 
    .Y ( ctmn_3067 ) ) ;
AO22X1_HVT ctmi_2978 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[4] ) , 
    .A3 ( \i_dbus_rdt[4] ) , .A4 ( ctmn_3063 ) , .Y ( ctmn_3068 ) ) ;
OA21X1_HVT ctmi_2887 ( .A1 ( \wb_ibus_adr[16] ) , .A2 ( ctmn_2982 ) , 
    .A3 ( ctmn_2983 ) , .Y ( \o_ibus_adr[16] ) ) ;
AO221X1_HVT ctmi_2888 ( .A1 ( ctmn_2826 ) , .A2 ( ctmn_2859 ) , 
    .A3 ( ctmn_3027 ) , .A4 ( ctmn_2892 ) , .A5 ( ctmn_3030 ) , 
    .Y ( ctmn_3031 ) ) ;
NAND2X0_HVT ctmi_2889 ( .A1 ( ctmn_3026 ) , .A2 ( ctmn_2846 ) , 
    .Y ( ctmn_3027 ) ) ;
AO222X1_HVT ctmi_2943 ( .A1 ( ctmn_2931 ) , .A2 ( ctmn_3061 ) , 
    .A3 ( i_ext_ready ) , .A4 ( \i_ext_rd[31] ) , .A5 ( \i_dbus_rdt[31] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N1 ) ) ;
INVX0_HVT ctmi_2944 ( .A ( ctmn_2810 ) , .Y ( ctmn_3061 ) ) ;
AND2X1_HVT ctmi_2945 ( .A1 ( ctmn_3062 ) , .A2 ( i_dbus_ack ) , 
    .Y ( ctmn_3063 ) ) ;
INVX0_HVT ctmi_2946 ( .A ( i_ext_ready ) , .Y ( ctmn_3062 ) ) ;
AND2X1_HVT ctmi_2571 ( .A1 ( ctmn_2706 ) , .A2 ( ctmn_2723 ) , 
    .Y ( ctmn_2797 ) ) ;
AO22X1_HVT ctmi_2572 ( .A1 ( ctmn_2803 ) , .A2 ( ctmn_2753 ) , 
    .A3 ( ctmn_2802 ) , .A4 ( ctmn_2804 ) , .Y ( ctmn_2805 ) ) ;
AOI21X1_HVT ctmi_2573 ( .A1 ( ctmn_2777 ) , .A2 ( ctmn_2801 ) , 
    .A3 ( ctmn_2802 ) , .Y ( ctmn_2803 ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[4] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[5] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[4] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[3] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[4] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[3] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[2] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[3] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \wb_ibus_adr[2] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[1] ( .RSTB ( 1'b1 ) , 
    .SETB ( \wb_ibus_adr[2] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .Q ( ctmn_2785 ) , 
    .QN ( \o_ibus_adr[1] ) ) ;
SDFFSSRX2_HVT \ctrl/o_ibus_adr_reg[0] ( .RSTB ( 1'b1 ) , 
    .SETB ( \o_ibus_adr[1] ) , .D ( i_rst ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , .QN ( \o_ibus_adr[0] ) ) ;
SDFFARX1_HVT \ctrl/o_ibus_adr_reg[31] ( .D ( \ctrl/N3 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \wb_ibus_adr[31] ) ) ;
OR2X1_HVT ctmi_2574 ( .A1 ( ctmn_2778 ) , .A2 ( ctmn_2800 ) , 
    .Y ( ctmn_2801 ) ) ;
OR2X1_HVT ctmi_2576 ( .A1 ( mtval_pc ) , .A2 ( ctmn_2787 ) , 
    .Y ( ctmn_2802 ) ) ;
AND2X1_HVT ctmi_2577 ( .A1 ( bufreg_en ) , .A2 ( \o_ext_rs1[0] ) , 
    .Y ( ctmn_2804 ) ) ;
OR2X1_HVT ctmi_2580 ( .A1 ( i_rst ) , .A2 ( ctmn_2794 ) , .Y ( \ctrl/N2 ) ) ;
AO221X1_HVT ctmi_2581 ( .A1 ( ctmn_2761 ) , .A2 ( ctmn_2761 ) , 
    .A3 ( ctmn_2728 ) , .A4 ( ctmn_2809 ) , .A5 ( ctmn_2810 ) , 
    .Y ( \bufreg2/N0 ) ) ;
OA22X1_HVT ctmi_2582 ( .A1 ( ctmn_2702 ) , .A2 ( ctmn_2808 ) , 
    .A3 ( ctmn_2703 ) , .A4 ( ctmn_2777 ) , .Y ( ctmn_2809 ) ) ;
AO21X1_HVT ctmi_2583 ( .A1 ( ctmn_2703 ) , .A2 ( ctmn_2777 ) , 
    .A3 ( ctmn_2778 ) , .Y ( ctmn_2808 ) ) ;
OA21X1_HVT ctmi_2585 ( .A1 ( wb_ibus_ack ) , .A2 ( ctmn_2811 ) , 
    .A3 ( ctmn_2869 ) , .Y ( SEQMAP_NET_1214 ) ) ;
OA22X1_HVT ctmi_2586 ( .A1 ( ctmn_2728 ) , .A2 ( \immdec/imm7 ) , 
    .A3 ( ctmn_2789 ) , .A4 ( ctmn_2749 ) , .Y ( ctmn_2811 ) ) ;
AO221X1_HVT ctmi_2587 ( .A1 ( ctmn_2813 ) , .A2 ( ctmn_2820 ) , 
    .A3 ( ctmn_2817 ) , .A4 ( ctmn_2826 ) , .A5 ( ctmn_2868 ) , 
    .Y ( ctmn_2869 ) ) ;
MUX21X1_HVT ctmi_2993 ( .A1 ( ctmn_3008 ) , .A2 ( ctmn_3007 ) , 
    .S0 ( \wb_ibus_adr[29] ) , .Y ( \o_ibus_adr[29] ) ) ;
OA22X1_HVT ctmi_2588 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[2] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[2] ) , .Y ( ctmn_2813 ) ) ;
OA221X1_HVT ctmi_2645 ( .A1 ( ctmn_2870 ) , .A2 ( ctmn_2871 ) , 
    .A3 ( ctmn_2870 ) , .A4 ( \align/ctrl_misal ) , .A5 ( ctmn_2793 ) , 
    .Y ( SEQMAP_NET_1218 ) ) ;
AO221X1_HVT ctmi_2900 ( .A1 ( \i_ibus_rdt[6] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[22] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_3038 ) , 
    .Y ( ctmn_3039 ) ) ;
OA22X1_HVT ctmi_2670 ( .A1 ( ctmn_2898 ) , .A2 ( ctmn_2902 ) , 
    .A3 ( \immdec/imm30_25[0] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N11 ) ) ;
OA22X1_HVT ctmi_2693 ( .A1 ( ctmn_2912 ) , .A2 ( ctmn_2903 ) , 
    .A3 ( ctmn_2913 ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N1 ) ) ;
AO222X1_HVT ctmi_2694 ( .A1 ( \i_ibus_rdt[3] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( ctmn_2857 ) , .A4 ( ctmn_2911 ) , .A5 ( \i_ibus_rdt[19] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_2912 ) ) ;
AO221X1_HVT ctmi_2671 ( .A1 ( ctmn_2845 ) , .A2 ( ctmn_2895 ) , 
    .A3 ( ctmn_2845 ) , .A4 ( ctmn_2897 ) , .A5 ( ctmn_2790 ) , 
    .Y ( ctmn_2898 ) ) ;
OR2X1_HVT ctmi_2672 ( .A1 ( ctmn_2894 ) , .A2 ( ctmn_2887 ) , 
    .Y ( ctmn_2895 ) ) ;
CGLPPRX2_HVT \clock_gate_align/lower_hw_reg ( .SE ( 1'b0 ) , 
    .EN ( i_ibus_ack ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_align/lower_hw_reg ) ) ;
AND3X1_HVT ctmi_2646 ( .A1 ( ctmn_2812 ) , .A2 ( i_ibus_ack ) , 
    .A3 ( \o_ibus_adr[1] ) , .Y ( ctmn_2870 ) ) ;
INVX0_HVT ctmi_2650 ( .A ( ctmn_2872 ) , .Y ( ctmn_2873 ) ) ;
CGLPPRX2_HVT \clock_gate_bufreg/data_reg ( .SE ( 1'b0 ) , .EN ( bufreg_en ) , 
    .CLK ( clk ) , .GCLK ( \clk_clock_gate_bufreg/data_reg ) ) ;
NAND2X0_HVT ctmi_2652 ( .A1 ( ctmn_2853 ) , .A2 ( ctmn_2876 ) , 
    .Y ( ctmn_2877 ) ) ;
OR2X1_HVT ctmi_2653 ( .A1 ( ctmn_2826 ) , .A2 ( ctmn_2875 ) , 
    .Y ( ctmn_2876 ) ) ;
AND2X1_HVT ctmi_2654 ( .A1 ( ctmn_2874 ) , .A2 ( ctmn_2837 ) , 
    .Y ( ctmn_2875 ) ) ;
NAND2X0_HVT ctmi_2655 ( .A1 ( ctmn_2858 ) , .A2 ( ctmn_2859 ) , 
    .Y ( ctmn_2874 ) ) ;
OR2X1_HVT ctmi_2460 ( .A1 ( \rd_addr[0] ) , .A2 ( \o_wreg0[5] ) , 
    .Y ( \o_wreg0[0] ) ) ;
AND2X1_HVT ctmi_2934 ( .A1 ( ctmn_2834 ) , .A2 ( ctmn_2830 ) , 
    .Y ( ctmn_3055 ) ) ;
OR3X1_HVT ctmi_2935 ( .A1 ( ctmn_2906 ) , .A2 ( ctmn_2851 ) , 
    .A3 ( ctmn_3057 ) , .Y ( \i_wb_rdt[4] ) ) ;
AO22X1_HVT ctmi_2936 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2842 ) , 
    .A3 ( ctmn_2861 ) , .A4 ( ctmn_2864 ) , .Y ( ctmn_3057 ) ) ;
AO221X1_HVT ctmi_2895 ( .A1 ( ctmn_2905 ) , .A2 ( ctmn_2905 ) , 
    .A3 ( ctmn_2813 ) , .A4 ( ctmn_2831 ) , .A5 ( ctmn_3034 ) , 
    .Y ( ctmn_3035 ) ) ;
AO221X1_HVT ctmi_2896 ( .A1 ( \i_ibus_rdt[10] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[26] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_3033 ) , 
    .Y ( ctmn_3034 ) ) ;
AO222X1_HVT ctmi_2897 ( .A1 ( ctmn_2844 ) , .A2 ( ctmn_2914 ) , 
    .A3 ( ctmn_2844 ) , .A4 ( ctmn_2897 ) , .A5 ( ctmn_2827 ) , 
    .A6 ( ctmn_3032 ) , .Y ( ctmn_3033 ) ) ;
NOR4X0_HVT ctmi_2911 ( .A1 ( ctmn_3044 ) , .A2 ( ctmn_3045 ) , 
    .A3 ( ctmn_2922 ) , .A4 ( ctmn_3046 ) , .Y ( N429 ) ) ;
AO21X1_HVT ctmi_2898 ( .A1 ( ctmn_2818 ) , .A2 ( ctmn_2878 ) , 
    .A3 ( ctmn_2907 ) , .Y ( ctmn_3032 ) ) ;
AO221X1_HVT ctmi_2901 ( .A1 ( ctmn_2842 ) , .A2 ( ctmn_3037 ) , 
    .A3 ( ctmn_2845 ) , .A4 ( ctmn_2820 ) , .A5 ( ctmn_2900 ) , 
    .Y ( ctmn_3038 ) ) ;
OR2X1_HVT ctmi_2902 ( .A1 ( ctmn_2831 ) , .A2 ( ctmn_3036 ) , 
    .Y ( ctmn_3037 ) ) ;
SDFFARX1_HVT \state/init_done_reg ( .D ( \state/N5 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/o_new_irq_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \state/init_done ) ) ;
OR2X1_HVT ctmi_2903 ( .A1 ( ctmn_2826 ) , .A2 ( ctmn_2879 ) , 
    .Y ( ctmn_3036 ) ) ;
NAND2X0_HVT ctmi_2905 ( .A1 ( ctmn_3040 ) , .A2 ( ctmn_2899 ) , 
    .Y ( ctmn_3041 ) ) ;
AOI222X1_HVT ctmi_2906 ( .A1 ( ctmn_2843 ) , .A2 ( ctmn_3036 ) , 
    .A3 ( \i_ibus_rdt[5] ) , .A4 ( ctmn_2880 ) , .A5 ( \i_ibus_rdt[21] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_3040 ) ) ;
NOR4X0_HVT ctmi_2908 ( .A1 ( ctmn_3042 ) , .A2 ( ctmn_2894 ) , 
    .A3 ( ctmn_2922 ) , .A4 ( ctmn_3043 ) , .Y ( N419 ) ) ;
AO22X1_HVT ctmi_2909 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2821 ) , 
    .A3 ( ctmn_2842 ) , .A4 ( ctmn_2875 ) , .Y ( ctmn_3042 ) ) ;
INVX0_HVT ctmi_2910 ( .A ( ctmn_3027 ) , .Y ( ctmn_3043 ) ) ;
AO22X1_HVT ctmi_2912 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2822 ) , 
    .A3 ( ctmn_2843 ) , .A4 ( ctmn_2875 ) , .Y ( ctmn_3044 ) ) ;
AO22X1_HVT ctmi_2913 ( .A1 ( ctmn_3026 ) , .A2 ( ctmn_2845 ) , 
    .A3 ( ctmn_2857 ) , .A4 ( ctmn_2894 ) , .Y ( ctmn_3045 ) ) ;
AND2X1_HVT ctmi_2914 ( .A1 ( ctmn_2821 ) , .A2 ( ctmn_2815 ) , 
    .Y ( ctmn_3046 ) ) ;
NOR4X0_HVT ctmi_2915 ( .A1 ( ctmn_3047 ) , .A2 ( ctmn_3049 ) , 
    .A3 ( ctmn_2894 ) , .A4 ( ctmn_3050 ) , .Y ( N439 ) ) ;
OAI22X1_HVT ctmi_2916 ( .A1 ( ctmn_2828 ) , .A2 ( ctmn_2838 ) , 
    .A3 ( ctmn_2865 ) , .A4 ( ctmn_2823 ) , .Y ( ctmn_3047 ) ) ;
AO22X1_HVT ctmi_2917 ( .A1 ( ctmn_2875 ) , .A2 ( ctmn_2813 ) , 
    .A3 ( ctmn_2844 ) , .A4 ( ctmn_3048 ) , .Y ( ctmn_3049 ) ) ;
AND2X1_HVT ctmi_2918 ( .A1 ( ctmn_2845 ) , .A2 ( ctmn_3026 ) , 
    .Y ( ctmn_3048 ) ) ;
OA21X1_HVT ctmi_2919 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2826 ) , 
    .A3 ( ctmn_2853 ) , .Y ( ctmn_3050 ) ) ;
AO22X1_HVT ctmi_2940 ( .A1 ( \o_ext_rs1[1] ) , .A2 ( \state/N4 ) , 
    .A3 ( \state/N5 ) , .A4 ( ctmn_3060 ) , .Y ( \state/N16 ) ) ;
AND2X1_HVT ctmi_2718 ( .A1 ( ctmn_2793 ) , .A2 ( ctmn_2756 ) , 
    .Y ( \state/N5 ) ) ;
OA21X1_HVT ctmi_2720 ( .A1 ( \mem_bytecnt[0] ) , .A2 ( \state/o_cnt[2] ) , 
    .A3 ( ctmn_2929 ) , .Y ( \state/N13 ) ) ;
AND2X1_HVT ctmi_2941 ( .A1 ( ctmn_3059 ) , .A2 ( ctmn_2792 ) , 
    .Y ( ctmn_3060 ) ) ;
AND2X1_HVT ctmi_2721 ( .A1 ( ctmn_2793 ) , .A2 ( ctmn_2801 ) , 
    .Y ( ctmn_2929 ) ) ;
OA222X1_HVT ctmi_2664 ( .A1 ( ctmn_2790 ) , .A2 ( ctmn_2889 ) , 
    .A3 ( ctmn_2790 ) , .A4 ( ctmn_2857 ) , .A5 ( wb_ibus_ack ) , 
    .A6 ( \immdec/imm30_25[0] ) , .Y ( \immdec/N19 ) ) ;
NOR4X0_HVT ctmi_2920 ( .A1 ( ctmn_3051 ) , .A2 ( ctmn_2756 ) , .A3 ( i_rst ) , 
    .A4 ( \csr/timer_irq_r ) , .Y ( SEQMAP_NET_1230 ) ) ;
NAND3X0_HVT ctmi_2921 ( .A1 ( \csr/mstatus_mie ) , .A2 ( i_timer_irq ) , 
    .A3 ( \csr/mie_mtie ) , .Y ( ctmn_3051 ) ) ;
OA222X1_HVT ctmi_2922 ( .A1 ( ctmn_3052 ) , .A2 ( bufreg_sh_signed ) , 
    .A3 ( ctmn_3052 ) , .A4 ( ctmn_2721 ) , .A5 ( ctmn_3052 ) , 
    .A6 ( \o_dbus_adr[31] ) , .Y ( \bufreg/N2 ) ) ;
OA221X1_HVT ctmi_2923 ( .A1 ( ctmn_2755 ) , .A2 ( ctmn_2755 ) , 
    .A3 ( ctmn_2744 ) , .A4 ( ctmn_2754 ) , .A5 ( ctmn_2756 ) , 
    .Y ( ctmn_3052 ) ) ;
AO21X1_HVT ctmi_2937 ( .A1 ( ctmn_2836 ) , .A2 ( ctmn_2843 ) , 
    .A3 ( ctmn_2826 ) , .Y ( \i_wb_rdt[3] ) ) ;
AO221X1_HVT ctmi_2938 ( .A1 ( ctmn_3058 ) , .A2 ( ctmn_3058 ) , 
    .A3 ( ctmn_2813 ) , .A4 ( ctmn_2836 ) , .A5 ( ctmn_2876 ) , 
    .Y ( \i_wb_rdt[2] ) ) ;
INVX0_HVT ctmi_2939 ( .A ( ctmn_2910 ) , .Y ( ctmn_3058 ) ) ;
INVX0_HVT ctmi_2942 ( .A ( ctmn_2791 ) , .Y ( ctmn_3059 ) ) ;
AO222X1_HVT ctmi_2947 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[30] ) , 
    .A3 ( \o_dbus_dat[31] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[30] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N2 ) ) ;
AO222X1_HVT ctmi_2948 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[29] ) , 
    .A3 ( \o_dbus_dat[30] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[29] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N3 ) ) ;
AO222X1_HVT ctmi_2949 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[28] ) , 
    .A3 ( \o_dbus_dat[29] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[28] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N4 ) ) ;
AO222X1_HVT ctmi_2950 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[27] ) , 
    .A3 ( \o_dbus_dat[28] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[27] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N5 ) ) ;
AO222X1_HVT ctmi_2951 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[26] ) , 
    .A3 ( \o_dbus_dat[27] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[26] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N6 ) ) ;
AO222X1_HVT ctmi_2952 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[25] ) , 
    .A3 ( \o_dbus_dat[26] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[25] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N7 ) ) ;
AO222X1_HVT ctmi_2953 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[24] ) , 
    .A3 ( \o_dbus_dat[25] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[24] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N8 ) ) ;
AO222X1_HVT ctmi_2954 ( .A1 ( \o_dbus_dat[24] ) , .A2 ( ctmn_3061 ) , 
    .A3 ( i_ext_ready ) , .A4 ( \i_ext_rd[23] ) , .A5 ( \i_dbus_rdt[23] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N9 ) ) ;
AO222X1_HVT ctmi_2955 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[22] ) , 
    .A3 ( \o_dbus_dat[23] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[22] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N10 ) ) ;
AO222X1_HVT ctmi_2956 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[21] ) , 
    .A3 ( \o_dbus_dat[22] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[21] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N11 ) ) ;
AO222X1_HVT ctmi_2957 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[20] ) , 
    .A3 ( \o_dbus_dat[21] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[20] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N12 ) ) ;
AO222X1_HVT ctmi_2958 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[19] ) , 
    .A3 ( \o_dbus_dat[20] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[19] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N13 ) ) ;
OA22X1_HVT ctmi_2684 ( .A1 ( ctmn_2903 ) , .A2 ( ctmn_2884 ) , 
    .A3 ( \rs2_addr[1] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N15 ) ) ;
OA21X1_HVT ctmi_2669 ( .A1 ( \rd_addr[1] ) , .A2 ( wb_ibus_ack ) , 
    .A3 ( ctmn_2869 ) , .Y ( \immdec/N23 ) ) ;
AND2X1_HVT ctmi_2673 ( .A1 ( ctmn_2893 ) , .A2 ( ctmn_2891 ) , 
    .Y ( ctmn_2894 ) ) ;
NAND2X0_HVT ctmi_2674 ( .A1 ( ctmn_2892 ) , .A2 ( ctmn_2857 ) , 
    .Y ( ctmn_2893 ) ) ;
AND2X1_HVT ctmi_2675 ( .A1 ( ctmn_2856 ) , .A2 ( ctmn_2891 ) , 
    .Y ( ctmn_2892 ) ) ;
AND3X1_HVT ctmi_2676 ( .A1 ( ctmn_2816 ) , .A2 ( ctmn_2829 ) , 
    .A3 ( ctmn_2890 ) , .Y ( ctmn_2891 ) ) ;
NAND2X0_HVT ctmi_2685 ( .A1 ( wb_ibus_ack ) , .A2 ( ctmn_2877 ) , 
    .Y ( ctmn_2903 ) ) ;
OA22X1_HVT ctmi_2686 ( .A1 ( ctmn_2867 ) , .A2 ( ctmn_2909 ) , 
    .A3 ( \immdec/imm30_25[4] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N27 ) ) ;
AO221X1_HVT ctmi_2687 ( .A1 ( ctmn_2905 ) , .A2 ( ctmn_2905 ) , 
    .A3 ( \i_ibus_rdt[12] ) , .A4 ( ctmn_2880 ) , .A5 ( ctmn_2908 ) , 
    .Y ( ctmn_2909 ) ) ;
OA21X1_HVT ctmi_2688 ( .A1 ( ctmn_2875 ) , .A2 ( ctmn_2904 ) , 
    .A3 ( ctmn_2853 ) , .Y ( ctmn_2905 ) ) ;
AO22X1_HVT ctmi_2689 ( .A1 ( ctmn_2894 ) , .A2 ( ctmn_2857 ) , 
    .A3 ( ctmn_2817 ) , .A4 ( ctmn_2890 ) , .Y ( ctmn_2904 ) ) ;
AO222X1_HVT ctmi_2690 ( .A1 ( ctmn_2897 ) , .A2 ( ctmn_2842 ) , 
    .A3 ( ctmn_2855 ) , .A4 ( ctmn_2907 ) , .A5 ( \i_ibus_rdt[28] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_2908 ) ) ;
OR2X1_HVT ctmi_2691 ( .A1 ( ctmn_2826 ) , .A2 ( ctmn_2906 ) , 
    .Y ( ctmn_2907 ) ) ;
OR2X1_HVT ctmi_2722 ( .A1 ( cnt_done ) , .A2 ( i_rst ) , .Y ( \state/N3 ) ) ;
OA221X1_HVT ctmi_2723 ( .A1 ( mtval_pc ) , .A2 ( mtval_pc ) , 
    .A3 ( \decode/opcode[0] ) , .A4 ( ctmn_2947 ) , .A5 ( \state/N5 ) , 
    .Y ( \state/N4 ) ) ;
AND2X1_HVT ctmi_2692 ( .A1 ( ctmn_2829 ) , .A2 ( ctmn_2820 ) , 
    .Y ( ctmn_2906 ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[31] ( .D ( \bufreg2/N1 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[31] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[29] ( .D ( \bufreg2/N3 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[29] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[28] ( .D ( \bufreg2/N4 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[28] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[27] ( .D ( \bufreg2/N5 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[27] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[26] ( .D ( \bufreg2/N6 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[26] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[25] ( .D ( \bufreg2/N7 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[25] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[24] ( .D ( \bufreg2/N8 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[24] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[23] ( .D ( \bufreg2/N9 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[23] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[22] ( .D ( \bufreg2/N10 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[22] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[21] ( .D ( \bufreg2/N11 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[21] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[20] ( .D ( \bufreg2/N12 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[20] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[19] ( .D ( \bufreg2/N13 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[19] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[18] ( .D ( \bufreg2/N14 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[18] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[17] ( .D ( \bufreg2/N15 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[17] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[16] ( .D ( \bufreg2/N16 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[16] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[15] ( .D ( \bufreg2/N17 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[15] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[14] ( .D ( \bufreg2/N18 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[14] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[13] ( .D ( \bufreg2/N19 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[13] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[12] ( .D ( \bufreg2/N20 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[12] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[11] ( .D ( \bufreg2/N21 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[11] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[10] ( .D ( \bufreg2/N22 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[10] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[9] ( .D ( \bufreg2/N23 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[9] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[8] ( .D ( \bufreg2/N24 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[8] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[7] ( .D ( \bufreg2/N25 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[7] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[6] ( .D ( \bufreg2/N26 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[6] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[5] ( .D ( \bufreg2/N27 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[5] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[4] ( .D ( \bufreg2/N28 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[4] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[3] ( .D ( \bufreg2/N29 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[3] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[2] ( .D ( \bufreg2/N30 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[2] ) ) ;
SDFFARX1_HVT \bufreg2/dat_reg[1] ( .D ( \bufreg2/N31 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_bufreg2/dat_reg ) , .RSTB ( 1'b1 ) , 
    .Q ( \o_dbus_dat[1] ) ) ;
CGLPPRX2_HVT \clock_gate_state/o_cnt_reg ( .SE ( 1'b0 ) , 
    .EN ( clkgt_enable_net_244 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_state/o_cnt_reg ) ) ;
OAI221X1_HVT ctmi_2695 ( .A1 ( ctmn_2841 ) , .A2 ( ctmn_2838 ) , 
    .A3 ( ctmn_2849 ) , .A4 ( ctmn_2854 ) , .A5 ( ctmn_2910 ) , 
    .Y ( ctmn_2911 ) ) ;
NAND2X0_HVT ctmi_2696 ( .A1 ( ctmn_2864 ) , .A2 ( ctmn_2883 ) , 
    .Y ( ctmn_2910 ) ) ;
OA22X1_HVT ctmi_2697 ( .A1 ( ctmn_2705 ) , .A2 ( ctmn_2749 ) , 
    .A3 ( mtval_pc ) , .A4 ( \rs2_addr[0] ) , .Y ( ctmn_2913 ) ) ;
OA22X1_HVT ctmi_2698 ( .A1 ( ctmn_2916 ) , .A2 ( ctmn_2917 ) , 
    .A3 ( \o_rreg0[4] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N2 ) ) ;
OR2X1_HVT ctmi_2699 ( .A1 ( ctmn_2903 ) , .A2 ( ctmn_2915 ) , 
    .Y ( ctmn_2916 ) ) ;
OR2X1_HVT ctmi_2700 ( .A1 ( ctmn_2891 ) , .A2 ( ctmn_2914 ) , 
    .Y ( ctmn_2915 ) ) ;
AO21X1_HVT ctmi_2701 ( .A1 ( ctmn_2820 ) , .A2 ( ctmn_2821 ) , 
    .A3 ( ctmn_2886 ) , .Y ( ctmn_2914 ) ) ;
OA22X1_HVT ctmi_2717 ( .A1 ( ctmn_2903 ) , .A2 ( ctmn_2884 ) , 
    .A3 ( \immdec/imm19_12_20[1] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N9 ) ) ;
MUX21X1_HVT ctmi_2724 ( .A1 ( \o_ext_funct3[0] ) , .A2 ( ctmn_2709 ) , 
    .S0 ( ctmn_2946 ) , .Y ( ctmn_2947 ) ) ;
AO222X1_HVT ctmi_2702 ( .A1 ( \i_ibus_rdt[2] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( ctmn_2856 ) , .A4 ( ctmn_2911 ) , .A5 ( \i_ibus_rdt[18] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_2917 ) ) ;
OA22X1_HVT ctmi_2703 ( .A1 ( ctmn_2903 ) , .A2 ( ctmn_2919 ) , 
    .A3 ( \o_rreg0[3] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N3 ) ) ;
AO222X1_HVT ctmi_2704 ( .A1 ( \i_ibus_rdt[1] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( ctmn_2855 ) , .A4 ( ctmn_2918 ) , .A5 ( \i_ibus_rdt[17] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_2919 ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[14] ( .D ( \i_ibus_rdt[30] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[14] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[13] ( .D ( \i_ibus_rdt[29] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[13] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[12] ( .D ( \i_ibus_rdt[28] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[12] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[11] ( .D ( \i_ibus_rdt[27] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[11] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[10] ( .D ( \i_ibus_rdt[26] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[10] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[9] ( .D ( \i_ibus_rdt[25] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[9] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[8] ( .D ( \i_ibus_rdt[24] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[8] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[7] ( .D ( \i_ibus_rdt[23] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[7] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[6] ( .D ( \i_ibus_rdt[22] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[6] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[5] ( .D ( \i_ibus_rdt[21] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[5] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[4] ( .D ( \i_ibus_rdt[20] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[4] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[3] ( .D ( \i_ibus_rdt[19] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[3] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[2] ( .D ( \i_ibus_rdt[18] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[2] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[1] ( .D ( \i_ibus_rdt[17] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[1] ) ) ;
SDFFARX1_HVT \align/lower_hw_reg[0] ( .D ( \i_ibus_rdt[16] ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_align/lower_hw_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \align/lower_hw[0] ) ) ;
OR2X1_HVT ctmi_2705 ( .A1 ( ctmn_2911 ) , .A2 ( ctmn_2915 ) , 
    .Y ( ctmn_2918 ) ) ;
OA22X1_HVT ctmi_2706 ( .A1 ( ctmn_2921 ) , .A2 ( ctmn_2925 ) , 
    .A3 ( \o_rreg0[2] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N4 ) ) ;
AO221X1_HVT ctmi_2707 ( .A1 ( ctmn_2859 ) , .A2 ( ctmn_2918 ) , 
    .A3 ( ctmn_2845 ) , .A4 ( ctmn_2837 ) , .A5 ( ctmn_2920 ) , 
    .Y ( ctmn_2921 ) ) ;
SDFFARX1_HVT \mem_if/signbit_reg ( .D ( SEQMAP_NET_1198 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \mem_if/signbit ) ) ;
MUX41X1_HVT ctmi_2725 ( .A1 ( ctmn_2937 ) , .A3 ( ctmn_2941 ) , 
    .A2 ( ctmn_2936 ) , .A4 ( ctmn_2941 ) , .S0 ( ctmn_2712 ) , 
    .S1 ( ctmn_2945 ) , .Y ( ctmn_2946 ) ) ;
AO221X1_HVT ctmi_2709 ( .A1 ( \i_ibus_rdt[0] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[16] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_2924 ) , 
    .Y ( ctmn_2925 ) ) ;
SDFFARX1_HVT \alu/cmp_r_reg ( .D ( SEQMAP_NET_1202 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \alu/cmp_r ) ) ;
AND2X1_HVT ctmi_2711 ( .A1 ( ctmn_2853 ) , .A2 ( ctmn_2826 ) , 
    .Y ( ctmn_2922 ) ) ;
OA21X1_HVT ctmi_2726 ( .A1 ( ctmn_2930 ) , .A2 ( ctmn_2934 ) , 
    .A3 ( ctmn_2935 ) , .Y ( ctmn_2936 ) ) ;
SDFFARX1_HVT \csr/mstatus_mie_reg ( .D ( SEQMAP_NET_1206 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \csr/mstatus_mie ) ) ;
OA22X1_HVT ctmi_2713 ( .A1 ( ctmn_2927 ) , .A2 ( ctmn_2928 ) , 
    .A3 ( \o_rreg0[1] ) , .A4 ( wb_ibus_ack ) , .Y ( \immdec/N5 ) ) ;
AO221X1_HVT ctmi_2714 ( .A1 ( ctmn_2827 ) , .A2 ( ctmn_2918 ) , 
    .A3 ( ctmn_2844 ) , .A4 ( ctmn_2875 ) , .A5 ( ctmn_2926 ) , 
    .Y ( ctmn_2927 ) ) ;
SDFFARX1_HVT \csr/mcause31_reg ( .D ( SEQMAP_NET_1210 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \csr/mcause31 ) ) ;
NOR2X0_HVT ctmi_2716 ( .A1 ( ctmn_2834 ) , .A2 ( ctmn_2817 ) , 
    .Y ( ctmn_2928 ) ) ;
MUX41X1_HVT ctmi_2728 ( .A1 ( \alu/add_cy_r ) , .A3 ( ctmn_2930 ) , 
    .A2 ( ctmn_2930 ) , .A4 ( \alu/add_cy_r ) , .S0 ( ctmn_2931 ) , 
    .S1 ( ctmn_2933 ) , .Y ( ctmn_2934 ) ) ;
OA22X1_HVT ctmi_2729 ( .A1 ( ctmn_2724 ) , .A2 ( i_rdata1 ) , 
    .A3 ( o_dbus_we ) , .A4 ( ctmn_2753 ) , .Y ( ctmn_2931 ) ) ;
AO21X1_HVT ctmi_2730 ( .A1 ( o_dbus_we ) , .A2 ( bufreg_sh_signed ) , 
    .A3 ( ctmn_2932 ) , .Y ( ctmn_2933 ) ) ;
OR3X1_HVT ctmi_2731 ( .A1 ( \o_ext_funct3[1] ) , .A2 ( mtval_pc ) , 
    .A3 ( \o_ext_funct3[0] ) , .Y ( ctmn_2932 ) ) ;
NAND2X0_HVT ctmi_2732 ( .A1 ( i_rdata0 ) , .A2 ( ctmn_2934 ) , 
    .Y ( ctmn_2935 ) ) ;
INVX0_HVT ctmi_2733 ( .A ( ctmn_2936 ) , .Y ( ctmn_2937 ) ) ;
OA21X1_HVT ctmi_2734 ( .A1 ( \alu/cmp_r ) , .A2 ( ctmn_2938 ) , 
    .A3 ( ctmn_2940 ) , .Y ( ctmn_2941 ) ) ;
INVX0_HVT ctmi_2735 ( .A ( ctmn_2748 ) , .Y ( ctmn_2938 ) ) ;
OA21X1_HVT ctmi_2736 ( .A1 ( i_rdata0 ) , .A2 ( ctmn_2934 ) , 
    .A3 ( ctmn_2935 ) , .Y ( ctmn_2939 ) ) ;
INVX0_HVT ctmi_2737 ( .A ( ctmn_2939 ) , .Y ( ctmn_2940 ) ) ;
NAND3X0_HVT ctmi_2738 ( .A1 ( ctmn_2942 ) , .A2 ( ctmn_2943 ) , 
    .A3 ( ctmn_2944 ) , .Y ( ctmn_2945 ) ) ;
OR2X1_HVT ctmi_2739 ( .A1 ( i_rdata0 ) , .A2 ( ctmn_2931 ) , 
    .Y ( ctmn_2942 ) ) ;
NAND2X0_HVT ctmi_2740 ( .A1 ( i_rdata0 ) , .A2 ( ctmn_2931 ) , 
    .Y ( ctmn_2943 ) ) ;
AO21X1_HVT ctmi_2741 ( .A1 ( ctmn_2711 ) , .A2 ( ctmn_2709 ) , 
    .A3 ( ctmn_2710 ) , .Y ( ctmn_2944 ) ) ;
AND2X1_HVT ctmi_2742 ( .A1 ( ctmn_2793 ) , .A2 ( \state/o_cnt_r[2] ) , 
    .Y ( \state/N6 ) ) ;
AND3X1_HVT ctmi_2743 ( .A1 ( \mem_bytecnt[1] ) , .A2 ( ctmn_2948 ) , 
    .A3 ( \state/N6 ) , .Y ( \state/N10 ) ) ;
INVX0_HVT ctmi_2744 ( .A ( ctmn_2801 ) , .Y ( ctmn_2948 ) ) ;
AO22X1_HVT ctmi_2746 ( .A1 ( \state/o_cnt_r[3] ) , .A2 ( ctmn_2752 ) , 
    .A3 ( ctmn_2789 ) , .A4 ( i_rf_ready ) , .Y ( ctmn_2949 ) ) ;
AO222X1_HVT ctmi_2959 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[18] ) , 
    .A3 ( \o_dbus_dat[19] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[18] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N14 ) ) ;
AO222X1_HVT ctmi_2960 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[17] ) , 
    .A3 ( \o_dbus_dat[18] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[17] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N15 ) ) ;
SDFFARX1_HVT \immdec/imm7_reg ( .D ( SEQMAP_NET_1214 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \immdec/imm7 ) ) ;
SDFFARX1_HVT \state/ibus_cyc_reg ( .D ( SEQMAP_NET_1222 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( clk ) , .RSTB ( 1'b1 ) , .Q ( \state/ibus_cyc ) ) ;
OA221X1_HVT ctmi_2780 ( .A1 ( ctmn_2793 ) , .A2 ( ctmn_2793 ) , 
    .A3 ( ctmn_2953 ) , .A4 ( ctmn_2954 ) , .A5 ( ctmn_2955 ) , 
    .Y ( \ctrl/N3 ) ) ;
MUX21X1_HVT ctmi_2781 ( .A1 ( N2398 ) , .A2 ( ctmn_2952 ) , .S0 ( jump ) , 
    .Y ( ctmn_2953 ) ) ;
OA221X1_HVT ctmi_2782 ( .A1 ( ctmn_2748 ) , .A2 ( ctmn_2748 ) , 
    .A3 ( ctmn_2950 ) , .A4 ( ctmn_2805 ) , .A5 ( ctmn_2951 ) , 
    .Y ( ctmn_2952 ) ) ;
AND2X1_HVT ctmi_2783 ( .A1 ( ctmn_2806 ) , .A2 ( ctmn_2799 ) , 
    .Y ( ctmn_2950 ) ) ;
NAND3X0_HVT ctmi_2784 ( .A1 ( ctmn_2806 ) , .A2 ( ctmn_2805 ) , 
    .A3 ( ctmn_2799 ) , .Y ( ctmn_2951 ) ) ;
OR2X1_HVT ctmi_2787 ( .A1 ( \state/o_cnt_r[3] ) , .A2 ( i_rst ) , 
    .Y ( clkgt_enable_net_244 ) ) ;
AND3X1_HVT ctmi_2788 ( .A1 ( ctmn_2793 ) , .A2 ( ctmn_2800 ) , 
    .A3 ( \state/o_cnt_r[3] ) , .Y ( clkgt_nextstate_net_247 ) ) ;
OA21X1_HVT ctmi_2789 ( .A1 ( \wb_ibus_adr[30] ) , .A2 ( ctmn_3009 ) , 
    .A3 ( ctmn_3010 ) , .Y ( \o_ibus_adr[30] ) ) ;
AND2X1_HVT ctmi_2790 ( .A1 ( \wb_ibus_adr[29] ) , .A2 ( ctmn_3008 ) , 
    .Y ( ctmn_3009 ) ) ;
NAND2X0_HVT ctmi_2791 ( .A1 ( \wb_ibus_adr[28] ) , .A2 ( ctmn_3006 ) , 
    .Y ( ctmn_3007 ) ) ;
NAND2X0_HVT ctmi_2792 ( .A1 ( \wb_ibus_adr[27] ) , .A2 ( ctmn_3004 ) , 
    .Y ( ctmn_3005 ) ) ;
AO222X1_HVT ctmi_2962 ( .A1 ( \o_dbus_dat[16] ) , .A2 ( ctmn_3061 ) , 
    .A3 ( i_ext_ready ) , .A4 ( \i_ext_rd[15] ) , .A5 ( \i_dbus_rdt[15] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N17 ) ) ;
AO222X1_HVT ctmi_2963 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[14] ) , 
    .A3 ( \o_dbus_dat[15] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[14] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N18 ) ) ;
MUX21X1_HVT ctmi_2994 ( .A1 ( ctmn_2981 ) , .A2 ( ctmn_2980 ) , 
    .S0 ( \wb_ibus_adr[15] ) , .Y ( \o_ibus_adr[15] ) ) ;
AO222X1_HVT ctmi_2964 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[13] ) , 
    .A3 ( \o_dbus_dat[14] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[13] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N19 ) ) ;
AO222X1_HVT ctmi_2965 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[12] ) , 
    .A3 ( \o_dbus_dat[13] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[12] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N20 ) ) ;
AO222X1_HVT ctmi_2966 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[11] ) , 
    .A3 ( \o_dbus_dat[12] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[11] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N21 ) ) ;
AO222X1_HVT ctmi_2967 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[10] ) , 
    .A3 ( \o_dbus_dat[11] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[10] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N22 ) ) ;
AO222X1_HVT ctmi_2968 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[9] ) , 
    .A3 ( \o_dbus_dat[10] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[9] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N23 ) ) ;
AO222X1_HVT ctmi_2969 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[8] ) , 
    .A3 ( \o_dbus_dat[9] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[8] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N24 ) ) ;
AO222X1_HVT ctmi_2970 ( .A1 ( \o_dbus_dat[8] ) , .A2 ( ctmn_3061 ) , 
    .A3 ( i_ext_ready ) , .A4 ( \i_ext_rd[7] ) , .A5 ( \i_dbus_rdt[7] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N25 ) ) ;
AO222X1_HVT ctmi_2971 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[6] ) , 
    .A3 ( \o_dbus_dat[7] ) , .A4 ( ctmn_3061 ) , .A5 ( \i_dbus_rdt[6] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N26 ) ) ;
AO222X1_HVT ctmi_2972 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[5] ) , 
    .A3 ( ctmn_3061 ) , .A4 ( ctmn_3023 ) , .A5 ( \i_dbus_rdt[5] ) , 
    .A6 ( ctmn_3063 ) , .Y ( \bufreg2/N27 ) ) ;
AO21X1_HVT ctmi_2980 ( .A1 ( \o_dbus_dat[3] ) , .A2 ( ctmn_3017 ) , 
    .A3 ( ctmn_3064 ) , .Y ( ctmn_3069 ) ) ;
AO22X1_HVT ctmi_2981 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[3] ) , 
    .A3 ( \i_dbus_rdt[3] ) , .A4 ( ctmn_3063 ) , .Y ( ctmn_3070 ) ) ;
MUX21X1_HVT ctmi_2983 ( .A1 ( ctmn_3071 ) , .A2 ( ctmn_3016 ) , 
    .S0 ( \o_dbus_dat[2] ) , .Y ( ctmn_3072 ) ) ;
INVX0_HVT ctmi_2984 ( .A ( ctmn_3016 ) , .Y ( ctmn_3071 ) ) ;
AO22X1_HVT ctmi_2985 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[2] ) , 
    .A3 ( \i_dbus_rdt[2] ) , .A4 ( ctmn_3063 ) , .Y ( ctmn_3073 ) ) ;
AO21X1_HVT ctmi_2987 ( .A1 ( \o_dbus_dat[0] ) , .A2 ( \o_dbus_dat[1] ) , 
    .A3 ( ctmn_3071 ) , .Y ( ctmn_3074 ) ) ;
AO22X1_HVT ctmi_2988 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[1] ) , 
    .A3 ( \i_dbus_rdt[1] ) , .A4 ( ctmn_3063 ) , .Y ( ctmn_3075 ) ) ;
AO22X1_HVT ctmi_2991 ( .A1 ( i_ext_ready ) , .A2 ( \i_ext_rd[0] ) , 
    .A3 ( \i_dbus_rdt[0] ) , .A4 ( ctmn_3063 ) , .Y ( ctmn_3077 ) ) ;
OA22X1_HVT ctmi_2995 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2933 ) , 
    .A3 ( ctmn_2789 ) , .A4 ( ctmn_2937 ) , .Y ( \alu/N0 ) ) ;
MUX41X1_HVT ctmi_2996 ( .A1 ( ctmn_3087 ) , .A3 ( ctmn_3087 ) , 
    .A2 ( ctmn_2804 ) , .A4 ( ctmn_2952 ) , .S0 ( mtval_pc ) , 
    .S1 ( \o_wreg0[5] ) , .Y ( o_wdata0 ) ) ;
AO221X1_HVT ctmi_2997 ( .A1 ( N2398 ) , .A2 ( ctmn_3078 ) , 
    .A3 ( ctmn_3079 ) , .A4 ( SEQMAP_NET_1198 ) , .A5 ( ctmn_3086 ) , 
    .Y ( ctmn_3087 ) ) ;
AND2X1_HVT ctmi_2998 ( .A1 ( mtval_pc ) , .A2 ( \decode/opcode[0] ) , 
    .Y ( ctmn_3078 ) ) ;
OA21X1_HVT ctmi_2999 ( .A1 ( ctmn_2711 ) , .A2 ( ctmn_2779 ) , 
    .A3 ( ctmn_2797 ) , .Y ( ctmn_3079 ) ) ;
OA222X1_HVT ctmi_3000 ( .A1 ( ctmn_2774 ) , .A2 ( ctmn_2705 ) , 
    .A3 ( ctmn_2774 ) , .A4 ( \decode/opcode[2] ) , .A5 ( ctmn_2774 ) , 
    .A6 ( ctmn_3085 ) , .Y ( ctmn_3086 ) ) ;
OA22X1_HVT ctmi_3001 ( .A1 ( ctmn_3082 ) , .A2 ( ctmn_3084 ) , 
    .A3 ( ctmn_2723 ) , .A4 ( ctmn_2952 ) , .Y ( ctmn_3085 ) ) ;
AO221X1_HVT ctmi_3002 ( .A1 ( ctmn_3081 ) , .A2 ( ctmn_2943 ) , 
    .A3 ( ctmn_3081 ) , .A4 ( \o_ext_funct3[1] ) , .A5 ( ctmn_2804 ) , 
    .Y ( ctmn_3082 ) ) ;
OA221X1_HVT ctmi_3003 ( .A1 ( ctmn_3080 ) , .A2 ( ctmn_2709 ) , 
    .A3 ( ctmn_3080 ) , .A4 ( ctmn_2942 ) , .A5 ( \o_ext_funct3[2] ) , 
    .Y ( ctmn_3081 ) ) ;
INVX0_HVT ctmi_3004 ( .A ( ctmn_2943 ) , .Y ( ctmn_3080 ) ) ;
AO221X1_HVT ctmi_3005 ( .A1 ( ctmn_2939 ) , .A2 ( ctmn_2713 ) , 
    .A3 ( ctmn_2938 ) , .A4 ( ctmn_3083 ) , .A5 ( \decode/opcode[0] ) , 
    .Y ( ctmn_3084 ) ) ;
AND3X1_HVT ctmi_3006 ( .A1 ( ctmn_2711 ) , .A2 ( \o_ext_funct3[1] ) , 
    .A3 ( \alu/cmp_r ) , .Y ( ctmn_3083 ) ) ;
OA21X1_HVT ctmi_2845 ( .A1 ( \wb_ibus_adr[28] ) , .A2 ( ctmn_3006 ) , 
    .A3 ( ctmn_3007 ) , .Y ( \o_ibus_adr[28] ) ) ;
OA21X1_HVT ctmi_2846 ( .A1 ( \wb_ibus_adr[27] ) , .A2 ( ctmn_3004 ) , 
    .A3 ( ctmn_3005 ) , .Y ( \o_ibus_adr[27] ) ) ;
OA21X1_HVT ctmi_2847 ( .A1 ( \wb_ibus_adr[26] ) , .A2 ( ctmn_3002 ) , 
    .A3 ( ctmn_3003 ) , .Y ( \o_ibus_adr[26] ) ) ;
OA21X1_HVT ctmi_2848 ( .A1 ( \wb_ibus_adr[25] ) , .A2 ( ctmn_3000 ) , 
    .A3 ( ctmn_3001 ) , .Y ( \o_ibus_adr[25] ) ) ;
OA21X1_HVT ctmi_2849 ( .A1 ( \wb_ibus_adr[24] ) , .A2 ( ctmn_2998 ) , 
    .A3 ( ctmn_2999 ) , .Y ( \o_ibus_adr[24] ) ) ;
OA21X1_HVT ctmi_2850 ( .A1 ( \wb_ibus_adr[23] ) , .A2 ( ctmn_2996 ) , 
    .A3 ( ctmn_2997 ) , .Y ( \o_ibus_adr[23] ) ) ;
OA21X1_HVT ctmi_2851 ( .A1 ( \wb_ibus_adr[22] ) , .A2 ( ctmn_2994 ) , 
    .A3 ( ctmn_2995 ) , .Y ( \o_ibus_adr[22] ) ) ;
OA21X1_HVT ctmi_2852 ( .A1 ( \wb_ibus_adr[21] ) , .A2 ( ctmn_2992 ) , 
    .A3 ( ctmn_2993 ) , .Y ( \o_ibus_adr[21] ) ) ;
OA21X1_HVT ctmi_2853 ( .A1 ( \wb_ibus_adr[20] ) , .A2 ( ctmn_2990 ) , 
    .A3 ( ctmn_2991 ) , .Y ( \o_ibus_adr[20] ) ) ;
OA21X1_HVT ctmi_2854 ( .A1 ( \wb_ibus_adr[19] ) , .A2 ( ctmn_2988 ) , 
    .A3 ( ctmn_2989 ) , .Y ( \o_ibus_adr[19] ) ) ;
OA21X1_HVT ctmi_2855 ( .A1 ( \wb_ibus_adr[18] ) , .A2 ( ctmn_2986 ) , 
    .A3 ( ctmn_2987 ) , .Y ( \o_ibus_adr[18] ) ) ;
OA21X1_HVT ctmi_2856 ( .A1 ( \wb_ibus_adr[17] ) , .A2 ( ctmn_2984 ) , 
    .A3 ( ctmn_2985 ) , .Y ( \o_ibus_adr[17] ) ) ;
OA21X1_HVT ctmi_2857 ( .A1 ( \wb_ibus_adr[14] ) , .A2 ( ctmn_2979 ) , 
    .A3 ( ctmn_2980 ) , .Y ( \o_ibus_adr[14] ) ) ;
OA21X1_HVT ctmi_2858 ( .A1 ( \wb_ibus_adr[13] ) , .A2 ( ctmn_2977 ) , 
    .A3 ( ctmn_2978 ) , .Y ( \o_ibus_adr[13] ) ) ;
OA21X1_HVT ctmi_2859 ( .A1 ( \wb_ibus_adr[12] ) , .A2 ( ctmn_2975 ) , 
    .A3 ( ctmn_2976 ) , .Y ( \o_ibus_adr[12] ) ) ;
OA21X1_HVT ctmi_2860 ( .A1 ( \wb_ibus_adr[11] ) , .A2 ( ctmn_2973 ) , 
    .A3 ( ctmn_2974 ) , .Y ( \o_ibus_adr[11] ) ) ;
OA21X1_HVT ctmi_2861 ( .A1 ( \wb_ibus_adr[10] ) , .A2 ( ctmn_2971 ) , 
    .A3 ( ctmn_2972 ) , .Y ( \o_ibus_adr[10] ) ) ;
OA21X1_HVT ctmi_2862 ( .A1 ( \wb_ibus_adr[9] ) , .A2 ( ctmn_2969 ) , 
    .A3 ( ctmn_2970 ) , .Y ( \o_ibus_adr[9] ) ) ;
OA21X1_HVT ctmi_2863 ( .A1 ( \wb_ibus_adr[8] ) , .A2 ( ctmn_2967 ) , 
    .A3 ( ctmn_2968 ) , .Y ( \o_ibus_adr[8] ) ) ;
OA21X1_HVT ctmi_2864 ( .A1 ( \wb_ibus_adr[7] ) , .A2 ( ctmn_2965 ) , 
    .A3 ( ctmn_2966 ) , .Y ( \o_ibus_adr[7] ) ) ;
OA21X1_HVT ctmi_2865 ( .A1 ( \wb_ibus_adr[6] ) , .A2 ( ctmn_2963 ) , 
    .A3 ( ctmn_2964 ) , .Y ( \o_ibus_adr[6] ) ) ;
OA21X1_HVT ctmi_2866 ( .A1 ( \wb_ibus_adr[5] ) , .A2 ( ctmn_2961 ) , 
    .A3 ( ctmn_2962 ) , .Y ( \o_ibus_adr[5] ) ) ;
OA21X1_HVT ctmi_2867 ( .A1 ( \wb_ibus_adr[4] ) , .A2 ( ctmn_2959 ) , 
    .A3 ( ctmn_2960 ) , .Y ( \o_ibus_adr[4] ) ) ;
OA21X1_HVT ctmi_2868 ( .A1 ( \wb_ibus_adr[3] ) , .A2 ( ctmn_2957 ) , 
    .A3 ( ctmn_2958 ) , .Y ( \o_ibus_adr[3] ) ) ;
OA21X1_HVT ctmi_2869 ( .A1 ( \align/ctrl_misal ) , .A2 ( \wb_ibus_adr[2] ) , 
    .A3 ( ctmn_2956 ) , .Y ( \o_ibus_adr[2] ) ) ;
OA221X1_HVT ctmi_2870 ( .A1 ( ctmn_3012 ) , .A2 ( ctmn_2776 ) , 
    .A3 ( ctmn_3013 ) , .A4 ( \csr/mie_mtie ) , .A5 ( ctmn_2793 ) , 
    .Y ( SEQMAP_NET_1234 ) ) ;
NAND3X0_HVT ctmi_2871 ( .A1 ( \state/o_cnt[2] ) , .A2 ( \decode/op22 ) , 
    .A3 ( ctmn_3011 ) , .Y ( ctmn_3012 ) ) ;
NOR4X0_HVT ctmi_2872 ( .A1 ( ctmn_2771 ) , .A2 ( ebreak ) , 
    .A3 ( \mem_bytecnt[0] ) , .A4 ( \mem_bytecnt[1] ) , .Y ( ctmn_3011 ) ) ;
INVX0_HVT ctmi_2873 ( .A ( ctmn_3012 ) , .Y ( ctmn_3013 ) ) ;
AND4X1_HVT ctmi_2874 ( .A1 ( ctmn_3014 ) , .A2 ( ctmn_3025 ) , 
    .A3 ( \state/init_done ) , .A4 ( ctmn_2789 ) , .Y ( o_rf_wreq ) ) ;
AO221X1_HVT ctmi_2876 ( .A1 ( mtval_pc ) , .A2 ( mtval_pc ) , 
    .A3 ( \decode/opcode[2] ) , .A4 ( ctmn_3024 ) , .A5 ( i_dbus_ack ) , 
    .Y ( ctmn_3025 ) ) ;
OR3X1_HVT ctmi_2877 ( .A1 ( \o_ext_funct3[1] ) , .A2 ( ctmn_2711 ) , 
    .A3 ( ctmn_3023 ) , .Y ( ctmn_3024 ) ) ;
AO22X1_HVT ctmi_2878 ( .A1 ( \o_dbus_dat[6] ) , .A2 ( ctmn_3015 ) , 
    .A3 ( ctmn_3020 ) , .A4 ( ctmn_3022 ) , .Y ( ctmn_3023 ) ) ;
AO21X1_HVT ctmi_2879 ( .A1 ( ctmn_2752 ) , .A2 ( ctmn_2756 ) , 
    .A3 ( ctmn_2760 ) , .Y ( ctmn_3015 ) ) ;
XNOR2X1_HVT ctmi_2880 ( .A1 ( \o_dbus_dat[5] ) , .A2 ( ctmn_3019 ) , 
    .Y ( ctmn_3020 ) ) ;
OR2X1_HVT ctmi_2881 ( .A1 ( \o_dbus_dat[4] ) , .A2 ( ctmn_3018 ) , 
    .Y ( ctmn_3019 ) ) ;
OR2X1_HVT ctmi_2882 ( .A1 ( \o_dbus_dat[3] ) , .A2 ( ctmn_3017 ) , 
    .Y ( ctmn_3018 ) ) ;
OR2X1_HVT ctmi_2883 ( .A1 ( \o_dbus_dat[2] ) , .A2 ( ctmn_3016 ) , 
    .Y ( ctmn_3017 ) ) ;
OR2X1_HVT ctmi_2884 ( .A1 ( \o_dbus_dat[0] ) , .A2 ( \o_dbus_dat[1] ) , 
    .Y ( ctmn_3016 ) ) ;
OR2X1_HVT ctmi_2885 ( .A1 ( ctmn_2756 ) , .A2 ( ctmn_2760 ) , 
    .Y ( ctmn_3021 ) ) ;
INVX0_HVT ctmi_2886 ( .A ( ctmn_3021 ) , .Y ( ctmn_3022 ) ) ;
INVX0_HVT ctmi_2890 ( .A ( ctmn_2893 ) , .Y ( ctmn_3026 ) ) ;
AO221X1_HVT ctmi_2891 ( .A1 ( \i_ibus_rdt[14] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[30] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_3029 ) , 
    .Y ( ctmn_3030 ) ) ;
AND2X1_HVT ctmi_2892 ( .A1 ( ctmn_2853 ) , .A2 ( ctmn_3028 ) , 
    .Y ( ctmn_3029 ) ) ;
OR3X1_HVT ctmi_2893 ( .A1 ( ctmn_2837 ) , .A2 ( ctmn_2866 ) , 
    .A3 ( ctmn_2904 ) , .Y ( ctmn_3028 ) ) ;
OR2X1_HVT ctmi_2785 ( .A1 ( ctmn_2715 ) , .A2 ( \o_wreg0[5] ) , 
    .Y ( ctmn_2954 ) ) ;
AO22X1_HVT ctmi_2786 ( .A1 ( i_rdata1 ) , .A2 ( ctmn_2748 ) , 
    .A3 ( ctmn_2714 ) , .A4 ( ctmn_2718 ) , .Y ( ctmn_2955 ) ) ;
NAND2X0_HVT ctmi_2793 ( .A1 ( \wb_ibus_adr[26] ) , .A2 ( ctmn_3002 ) , 
    .Y ( ctmn_3003 ) ) ;
OA22X1_HVT ctmi_2529 ( .A1 ( ctmn_2711 ) , .A2 ( \o_rreg0[0] ) , 
    .A3 ( \o_ext_funct3[2] ) , .A4 ( i_rdata0 ) , .Y ( ctmn_2767 ) ) ;
NAND2X0_HVT ctmi_2479 ( .A1 ( \decode/op26 ) , .A2 ( ctmn_2704 ) , 
    .Y ( ctmn_2729 ) ) ;
NAND2X0_HVT ctmi_2578 ( .A1 ( \ctrl/pc_plus_offset_cy_r ) , 
    .A2 ( ctmn_2798 ) , .Y ( ctmn_2806 ) ) ;
AND3X1_HVT ctmi_2590 ( .A1 ( ctmn_2815 ) , .A2 ( ctmn_2817 ) , 
    .A3 ( ctmn_2819 ) , .Y ( ctmn_2820 ) ) ;
INVX0_HVT ctmi_2677 ( .A ( ctmn_2839 ) , .Y ( ctmn_2890 ) ) ;
AND2X1_HVT ctmi_2678 ( .A1 ( ctmn_2837 ) , .A2 ( ctmn_2896 ) , 
    .Y ( ctmn_2897 ) ) ;
NAND2X0_HVT ctmi_2794 ( .A1 ( \wb_ibus_adr[25] ) , .A2 ( ctmn_3000 ) , 
    .Y ( ctmn_3001 ) ) ;
NAND2X0_HVT ctmi_2795 ( .A1 ( \wb_ibus_adr[24] ) , .A2 ( ctmn_2998 ) , 
    .Y ( ctmn_2999 ) ) ;
NAND2X0_HVT ctmi_2796 ( .A1 ( \wb_ibus_adr[23] ) , .A2 ( ctmn_2996 ) , 
    .Y ( ctmn_2997 ) ) ;
NAND2X0_HVT ctmi_2797 ( .A1 ( \wb_ibus_adr[22] ) , .A2 ( ctmn_2994 ) , 
    .Y ( ctmn_2995 ) ) ;
NAND2X0_HVT ctmi_2798 ( .A1 ( \wb_ibus_adr[21] ) , .A2 ( ctmn_2992 ) , 
    .Y ( ctmn_2993 ) ) ;
NAND2X0_HVT ctmi_2799 ( .A1 ( \wb_ibus_adr[20] ) , .A2 ( ctmn_2990 ) , 
    .Y ( ctmn_2991 ) ) ;
NAND2X0_HVT ctmi_2800 ( .A1 ( \wb_ibus_adr[19] ) , .A2 ( ctmn_2988 ) , 
    .Y ( ctmn_2989 ) ) ;
NAND2X0_HVT ctmi_2801 ( .A1 ( \wb_ibus_adr[18] ) , .A2 ( ctmn_2986 ) , 
    .Y ( ctmn_2987 ) ) ;
NAND2X0_HVT ctmi_2802 ( .A1 ( \wb_ibus_adr[17] ) , .A2 ( ctmn_2984 ) , 
    .Y ( ctmn_2985 ) ) ;
NAND2X0_HVT ctmi_2656 ( .A1 ( ctmn_2882 ) , .A2 ( ctmn_2883 ) , 
    .Y ( ctmn_2884 ) ) ;
OA221X1_HVT ctmi_2502 ( .A1 ( ctmn_2706 ) , .A2 ( ctmn_2706 ) , 
    .A3 ( ctmn_2745 ) , .A4 ( ctmn_2748 ) , .A5 ( ctmn_2753 ) , 
    .Y ( ctmn_2754 ) ) ;
OR3X1_HVT ctmi_2467 ( .A1 ( new_irq ) , .A2 ( \state/init_done ) , 
    .A3 ( ctmn_2720 ) , .Y ( ctmn_2721 ) ) ;
OA21X1_HVT ctmi_2468 ( .A1 ( ctmn_2719 ) , .A2 ( mtval_pc ) , 
    .A3 ( \decode/opcode[2] ) , .Y ( ctmn_2720 ) ) ;
AO221X1_HVT ctmi_2503 ( .A1 ( ctmn_2739 ) , .A2 ( \decode/opcode[0] ) , 
    .A3 ( \decode/opcode[1] ) , .A4 ( ctmn_2723 ) , .A5 ( ctmn_2705 ) , 
    .Y ( ctmn_2745 ) ) ;
INVX0_HVT ctmi_2490 ( .A ( ctmn_2734 ) , .Y ( ctmn_2737 ) ) ;
AND2X1_HVT ctmi_2491 ( .A1 ( \decode/op26 ) , .A2 ( ebreak ) , 
    .Y ( ctmn_2738 ) ) ;
NAND2X0_HVT ctmi_2504 ( .A1 ( \state/o_cnt_r[0] ) , .A2 ( ctmn_2747 ) , 
    .Y ( ctmn_2748 ) ) ;
OR3X1_HVT ctmi_2505 ( .A1 ( \mem_bytecnt[0] ) , .A2 ( \mem_bytecnt[1] ) , 
    .A3 ( \state/o_cnt[2] ) , .Y ( ctmn_2746 ) ) ;
INVX0_HVT ctmi_2506 ( .A ( ctmn_2746 ) , .Y ( ctmn_2747 ) ) ;
MUX41X1_HVT ctmi_2507 ( .A1 ( ctmn_2749 ) , .A3 ( ctmn_2749 ) , 
    .A2 ( \rd_addr[0] ) , .A4 ( \rs2_addr[0] ) , .S0 ( ctmn_2751 ) , 
    .S1 ( ctmn_2752 ) , .Y ( ctmn_2753 ) ) ;
AOI222X1_HVT ctmi_2657 ( .A1 ( ctmn_2813 ) , .A2 ( ctmn_2879 ) , 
    .A3 ( \i_ibus_rdt[4] ) , .A4 ( ctmn_2880 ) , .A5 ( \i_ibus_rdt[20] ) , 
    .A6 ( ctmn_2881 ) , .Y ( ctmn_2882 ) ) ;
NAND2X0_HVT ctmi_2803 ( .A1 ( \wb_ibus_adr[16] ) , .A2 ( ctmn_2982 ) , 
    .Y ( ctmn_2983 ) ) ;
OR2X1_HVT ctmi_2658 ( .A1 ( ctmn_2878 ) , .A2 ( ctmn_2850 ) , 
    .Y ( ctmn_2879 ) ) ;
INVX0_HVT ctmi_2579 ( .A ( ctmn_2806 ) , .Y ( ctmn_2807 ) ) ;
AND2X1_HVT ctmi_2804 ( .A1 ( \wb_ibus_adr[15] ) , .A2 ( ctmn_2981 ) , 
    .Y ( ctmn_2982 ) ) ;
NAND2X0_HVT ctmi_2805 ( .A1 ( \wb_ibus_adr[14] ) , .A2 ( ctmn_2979 ) , 
    .Y ( ctmn_2980 ) ) ;
OR2X1_HVT ctmi_2584 ( .A1 ( i_dbus_ack ) , .A2 ( i_ext_ready ) , 
    .Y ( ctmn_2810 ) ) ;
OA22X1_HVT ctmi_2591 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[0] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[0] ) , .Y ( ctmn_2814 ) ) ;
INVX0_HVT ctmi_2592 ( .A ( ctmn_2814 ) , .Y ( ctmn_2815 ) ) ;
OA22X1_HVT ctmi_2593 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[15] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[15] ) , .Y ( ctmn_2816 ) ) ;
INVX0_HVT ctmi_2594 ( .A ( ctmn_2816 ) , .Y ( ctmn_2817 ) ) ;
NAND2X0_HVT ctmi_2806 ( .A1 ( \wb_ibus_adr[13] ) , .A2 ( ctmn_2977 ) , 
    .Y ( ctmn_2978 ) ) ;
NAND2X0_HVT ctmi_2807 ( .A1 ( \wb_ibus_adr[12] ) , .A2 ( ctmn_2975 ) , 
    .Y ( ctmn_2976 ) ) ;
NAND2X0_HVT ctmi_2808 ( .A1 ( \wb_ibus_adr[11] ) , .A2 ( ctmn_2973 ) , 
    .Y ( ctmn_2974 ) ) ;
NAND2X0_HVT ctmi_2809 ( .A1 ( \wb_ibus_adr[10] ) , .A2 ( ctmn_2971 ) , 
    .Y ( ctmn_2972 ) ) ;
NAND2X0_HVT ctmi_2810 ( .A1 ( \wb_ibus_adr[9] ) , .A2 ( ctmn_2969 ) , 
    .Y ( ctmn_2970 ) ) ;
NAND2X0_HVT ctmi_2811 ( .A1 ( \wb_ibus_adr[8] ) , .A2 ( ctmn_2967 ) , 
    .Y ( ctmn_2968 ) ) ;
NAND2X0_HVT ctmi_2812 ( .A1 ( \wb_ibus_adr[7] ) , .A2 ( ctmn_2965 ) , 
    .Y ( ctmn_2966 ) ) ;
NAND2X0_HVT ctmi_2813 ( .A1 ( \wb_ibus_adr[6] ) , .A2 ( ctmn_2963 ) , 
    .Y ( ctmn_2964 ) ) ;
NAND2X0_HVT ctmi_2814 ( .A1 ( \wb_ibus_adr[5] ) , .A2 ( ctmn_2961 ) , 
    .Y ( ctmn_2962 ) ) ;
NAND2X0_HVT ctmi_2815 ( .A1 ( \wb_ibus_adr[4] ) , .A2 ( ctmn_2959 ) , 
    .Y ( ctmn_2960 ) ) ;
NAND2X0_HVT ctmi_2816 ( .A1 ( \wb_ibus_adr[3] ) , .A2 ( ctmn_2957 ) , 
    .Y ( ctmn_2958 ) ) ;
NAND2X0_HVT ctmi_2817 ( .A1 ( \align/ctrl_misal ) , .A2 ( \wb_ibus_adr[2] ) , 
    .Y ( ctmn_2956 ) ) ;
INVX0_HVT ctmi_2818 ( .A ( ctmn_2956 ) , .Y ( ctmn_2957 ) ) ;
INVX0_HVT ctmi_2819 ( .A ( ctmn_2958 ) , .Y ( ctmn_2959 ) ) ;
INVX0_HVT ctmi_2820 ( .A ( ctmn_2960 ) , .Y ( ctmn_2961 ) ) ;
INVX0_HVT ctmi_2821 ( .A ( ctmn_2962 ) , .Y ( ctmn_2963 ) ) ;
INVX0_HVT ctmi_2822 ( .A ( ctmn_2964 ) , .Y ( ctmn_2965 ) ) ;
INVX0_HVT ctmi_2823 ( .A ( ctmn_2966 ) , .Y ( ctmn_2967 ) ) ;
INVX0_HVT ctmi_2824 ( .A ( ctmn_2968 ) , .Y ( ctmn_2969 ) ) ;
INVX0_HVT ctmi_2825 ( .A ( ctmn_2970 ) , .Y ( ctmn_2971 ) ) ;
INVX0_HVT ctmi_2826 ( .A ( ctmn_2972 ) , .Y ( ctmn_2973 ) ) ;
INVX0_HVT ctmi_2827 ( .A ( ctmn_2974 ) , .Y ( ctmn_2975 ) ) ;
INVX0_HVT ctmi_2828 ( .A ( ctmn_2976 ) , .Y ( ctmn_2977 ) ) ;
INVX0_HVT ctmi_2829 ( .A ( ctmn_2978 ) , .Y ( ctmn_2979 ) ) ;
INVX0_HVT ctmi_2830 ( .A ( ctmn_2980 ) , .Y ( ctmn_2981 ) ) ;
INVX0_HVT ctmi_2831 ( .A ( ctmn_2983 ) , .Y ( ctmn_2984 ) ) ;
INVX0_HVT ctmi_2832 ( .A ( ctmn_2985 ) , .Y ( ctmn_2986 ) ) ;
INVX0_HVT ctmi_2833 ( .A ( ctmn_2987 ) , .Y ( ctmn_2988 ) ) ;
INVX0_HVT ctmi_2834 ( .A ( ctmn_2989 ) , .Y ( ctmn_2990 ) ) ;
INVX0_HVT ctmi_2835 ( .A ( ctmn_2991 ) , .Y ( ctmn_2992 ) ) ;
INVX0_HVT ctmi_2836 ( .A ( ctmn_2993 ) , .Y ( ctmn_2994 ) ) ;
NAND2X0_HVT ctmi_2647 ( .A1 ( i_ibus_ack ) , .A2 ( \o_ibus_adr[1] ) , 
    .Y ( ctmn_2871 ) ) ;
INVX0_HVT ctmi_2659 ( .A ( ctmn_2833 ) , .Y ( ctmn_2878 ) ) ;
INVX0_HVT ctmi_2837 ( .A ( ctmn_2995 ) , .Y ( ctmn_2996 ) ) ;
INVX0_HVT ctmi_2838 ( .A ( ctmn_2997 ) , .Y ( ctmn_2998 ) ) ;
INVX0_HVT ctmi_2839 ( .A ( ctmn_2999 ) , .Y ( ctmn_3000 ) ) ;
INVX0_HVT ctmi_2840 ( .A ( ctmn_3001 ) , .Y ( ctmn_3002 ) ) ;
INVX0_HVT ctmi_2480 ( .A ( ctmn_2729 ) , .Y ( ctmn_2730 ) ) ;
OR2X1_HVT ctmi_2481 ( .A1 ( ctmn_2713 ) , .A2 ( ctmn_2707 ) , 
    .Y ( ctmn_2731 ) ) ;
INVX0_HVT ctmi_2482 ( .A ( ctmn_2731 ) , .Y ( ctmn_2732 ) ) ;
AND2X1_HVT ctmi_2484 ( .A1 ( \decode/op21 ) , .A2 ( ctmn_2715 ) , 
    .Y ( ctmn_2735 ) ) ;
OA21X1_HVT ctmi_2508 ( .A1 ( ctmn_2707 ) , .A2 ( ctmn_2711 ) , 
    .A3 ( \immdec/imm31 ) , .Y ( ctmn_2749 ) ) ;
OR2X1_HVT ctmi_2509 ( .A1 ( \decode/opcode[1] ) , .A2 ( ctmn_2750 ) , 
    .Y ( ctmn_2751 ) ) ;
OR2X1_HVT ctmi_2510 ( .A1 ( \decode/opcode[0] ) , .A2 ( ctmn_2724 ) , 
    .Y ( ctmn_2750 ) ) ;
AO221X1_HVT ctmi_2512 ( .A1 ( ctmn_2728 ) , .A2 ( ctmn_2756 ) , 
    .A3 ( ctmn_2728 ) , .A4 ( ctmn_2757 ) , .A5 ( ctmn_2762 ) , 
    .Y ( bufreg_en ) ) ;
INVX0_HVT ctmi_2513 ( .A ( ctmn_2721 ) , .Y ( ctmn_2756 ) ) ;
AOI21X1_HVT ctmi_2514 ( .A1 ( ctmn_2705 ) , .A2 ( ctmn_2718 ) , 
    .A3 ( ctmn_2720 ) , .Y ( ctmn_2757 ) ) ;
AND4X1_HVT ctmi_2515 ( .A1 ( ctmn_2758 ) , .A2 ( ctmn_2759 ) , 
    .A3 ( \state/init_done ) , .A4 ( ctmn_2761 ) , .Y ( ctmn_2762 ) ) ;
OA22X1_HVT ctmi_2595 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[1] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[1] ) , .Y ( ctmn_2818 ) ) ;
INVX0_HVT ctmi_2596 ( .A ( ctmn_2818 ) , .Y ( ctmn_2819 ) ) ;
NOR2X0_HVT ctmi_2597 ( .A1 ( ctmn_2821 ) , .A2 ( ctmn_2825 ) , 
    .Y ( ctmn_2826 ) ) ;
OA22X1_HVT ctmi_2598 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[14] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[14] ) , .Y ( ctmn_2821 ) ) ;
OR2X1_HVT ctmi_2599 ( .A1 ( ctmn_2823 ) , .A2 ( ctmn_2824 ) , 
    .Y ( ctmn_2825 ) ) ;
OA22X1_HVT ctmi_2600 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[13] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[13] ) , .Y ( ctmn_2822 ) ) ;
INVX0_HVT ctmi_2601 ( .A ( ctmn_2822 ) , .Y ( ctmn_2823 ) ) ;
OR2X1_HVT ctmi_2602 ( .A1 ( ctmn_2815 ) , .A2 ( ctmn_2818 ) , 
    .Y ( ctmn_2824 ) ) ;
AO221X1_HVT ctmi_2603 ( .A1 ( ctmn_2827 ) , .A2 ( ctmn_2852 ) , 
    .A3 ( ctmn_2862 ) , .A4 ( ctmn_2864 ) , .A5 ( ctmn_2867 ) , 
    .Y ( ctmn_2868 ) ) ;
OA22X1_HVT ctmi_2604 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[7] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[7] ) , .Y ( ctmn_2827 ) ) ;
OR3X1_HVT ctmi_2605 ( .A1 ( ctmn_2831 ) , .A2 ( ctmn_2836 ) , 
    .A3 ( ctmn_2851 ) , .Y ( ctmn_2852 ) ) ;
NOR2X0_HVT ctmi_2606 ( .A1 ( ctmn_2828 ) , .A2 ( ctmn_2830 ) , 
    .Y ( ctmn_2831 ) ) ;
INVX0_HVT ctmi_2679 ( .A ( ctmn_2874 ) , .Y ( ctmn_2896 ) ) ;
AO221X1_HVT ctmi_2680 ( .A1 ( \i_ibus_rdt[8] ) , .A2 ( ctmn_2880 ) , 
    .A3 ( \i_ibus_rdt[24] ) , .A4 ( ctmn_2881 ) , .A5 ( ctmn_2901 ) , 
    .Y ( ctmn_2902 ) ) ;
AO221X1_HVT ctmi_2681 ( .A1 ( ctmn_2857 ) , .A2 ( ctmn_2826 ) , 
    .A3 ( ctmn_2857 ) , .A4 ( ctmn_2820 ) , .A5 ( ctmn_2900 ) , 
    .Y ( ctmn_2901 ) ) ;
NAND2X0_HVT ctmi_2682 ( .A1 ( ctmn_2875 ) , .A2 ( ctmn_2853 ) , 
    .Y ( ctmn_2899 ) ) ;
INVX0_HVT ctmi_2683 ( .A ( ctmn_2899 ) , .Y ( ctmn_2900 ) ) ;
INVX0_HVT ctmi_2841 ( .A ( ctmn_3003 ) , .Y ( ctmn_3004 ) ) ;
INVX0_HVT ctmi_2842 ( .A ( ctmn_3005 ) , .Y ( ctmn_3006 ) ) ;
INVX0_HVT ctmi_2843 ( .A ( ctmn_3007 ) , .Y ( ctmn_3008 ) ) ;
NAND2X0_HVT ctmi_2844 ( .A1 ( \wb_ibus_adr[30] ) , .A2 ( ctmn_3009 ) , 
    .Y ( ctmn_3010 ) ) ;
FADDX1_HVT A2436 ( .A ( \ctrl/pc_plus_4_cy_r ) , .B ( \o_ibus_adr[0] ) , 
    .CI ( N1465 ) , .CO ( N2400 ) , .S ( N2398 ) ) ;
AND2X1_HVT ctmi_2439 ( .A1 ( ctmn_2702 ) , .A2 ( ctmn_2703 ) , 
    .Y ( \o_dbus_sel[0] ) ) ;
CGLPPRX2_HVT \clock_gate_csr/mcause3_0_reg ( .SE ( 1'b0 ) , .EN ( \csr/N0 ) , 
    .CLK ( clk ) , .GCLK ( \clk_clock_gate_csr/mcause3_0_reg ) ) ;
CGLPPRX2_HVT \clock_gate_ctrl/o_ibus_adr_reg ( .SE ( 1'b0 ) , 
    .EN ( \ctrl/N2 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_ctrl/o_ibus_adr_reg ) ) ;
CGLPPRX2_HVT \clock_gate_immdec/imm11_7_reg ( .SE ( 1'b0 ) , 
    .EN ( \immdec/N18 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_immdec/imm11_7_reg ) ) ;
CGLPPRX2_HVT \clock_gate_immdec/imm19_12_20_reg ( .SE ( 1'b0 ) , 
    .EN ( \immdec/N0 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_immdec/imm19_12_20_reg ) ) ;
CGLPPRX2_HVT \clock_gate_immdec/imm24_20_reg ( .SE ( 1'b0 ) , 
    .EN ( \immdec/N10 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_immdec/imm24_20_reg ) ) ;
CGLPPRX2_HVT \clock_gate_immdec/imm30_25_reg ( .SE ( 1'b0 ) , 
    .EN ( \immdec/N24 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_immdec/imm30_25_reg ) ) ;
CGLPPRX2_HVT \clock_gate_csr/o_new_irq_reg ( .SE ( 1'b0 ) , 
    .EN ( \state/N3 ) , .CLK ( clk ) , 
    .GCLK ( \clk_clock_gate_csr/o_new_irq_reg ) ) ;
INVX0_HVT ctmi_2453 ( .A ( ctmn_2707 ) , .Y ( ctmn_2708 ) ) ;
AND2X1_HVT ctmi_2454 ( .A1 ( ctmn_2709 ) , .A2 ( ctmn_2712 ) , 
    .Y ( ctmn_2713 ) ) ;
AND2X1_HVT ctmi_2456 ( .A1 ( ctmn_2710 ) , .A2 ( ctmn_2711 ) , 
    .Y ( ctmn_2712 ) ) ;
INVX0_HVT ctmi_2459 ( .A ( ctmn_2714 ) , .Y ( ctmn_2715 ) ) ;
AO221X1_HVT ctmi_2469 ( .A1 ( ctmn_2710 ) , .A2 ( ctmn_2709 ) , 
    .A3 ( \o_ext_funct3[1] ) , .A4 ( \o_ext_funct3[2] ) , 
    .A5 ( \decode/opcode[0] ) , .Y ( ctmn_2719 ) ) ;
OR4X1_HVT ctmi_2470 ( .A1 ( \rd_addr[1] ) , .A2 ( \rd_addr[2] ) , 
    .A3 ( \rd_addr[3] ) , .A4 ( \rd_addr[4] ) , .Y ( ctmn_2722 ) ) ;
AO221X1_HVT ctmi_2471 ( .A1 ( ctmn_2723 ) , .A2 ( ctmn_2724 ) , 
    .A3 ( \decode/opcode[0] ) , .A4 ( mtval_pc ) , .A5 ( \decode/opcode[2] ) , 
    .Y ( ctmn_2725 ) ) ;
OR3X1_HVT ctmi_2474 ( .A1 ( \state/o_cnt_r[2] ) , .A2 ( \state/o_cnt_r[3] ) , 
    .A3 ( ctmn_2727 ) , .Y ( ctmn_2728 ) ) ;
OR2X1_HVT ctmi_2475 ( .A1 ( \state/o_cnt_r[0] ) , .A2 ( \state/o_cnt_r[1] ) , 
    .Y ( ctmn_2727 ) ) ;
OR2X1_HVT ctmi_2516 ( .A1 ( \o_ext_funct3[2] ) , .A2 ( \o_dbus_dat[5] ) , 
    .Y ( ctmn_2758 ) ) ;
OR2X1_HVT ctmi_2518 ( .A1 ( \o_ext_funct3[1] ) , .A2 ( ctmn_2706 ) , 
    .Y ( ctmn_2760 ) ) ;
INVX0_HVT ctmi_2519 ( .A ( ctmn_2760 ) , .Y ( ctmn_2761 ) ) ;
OR2X1_HVT ctmi_2530 ( .A1 ( \o_ext_funct3[1] ) , .A2 ( ctmn_2709 ) , 
    .Y ( ctmn_2769 ) ) ;
AO222X1_HVT ctmi_2531 ( .A1 ( i_rdata1 ) , .A2 ( ctmn_2733 ) , 
    .A3 ( \csr/mstatus_mie ) , .A4 ( ctmn_2772 ) , .A5 ( ctmn_2766 ) , 
    .A6 ( ctmn_2773 ) , .Y ( ctmn_2774 ) ) ;
NOR3X0_HVT ctmi_2532 ( .A1 ( ctmn_2771 ) , .A2 ( ctmn_2746 ) , 
    .A3 ( \decode/op22 ) , .Y ( ctmn_2772 ) ) ;
OR3X1_HVT ctmi_2533 ( .A1 ( \decode/op26 ) , .A2 ( ctmn_2770 ) , 
    .A3 ( ctmn_2731 ) , .Y ( ctmn_2771 ) ) ;
OA222X1_HVT ctmi_2535 ( .A1 ( ctmn_2747 ) , .A2 ( cnt_done ) , 
    .A3 ( ctmn_2747 ) , .A4 ( \csr/mcause31 ) , .A5 ( ctmn_2746 ) , 
    .A6 ( \csr/mcause3_0[0] ) , .Y ( ctmn_2773 ) ) ;
NAND2X0_HVT ctmi_2536 ( .A1 ( ctmn_2769 ) , .A2 ( ctmn_2768 ) , 
    .Y ( ctmn_2775 ) ) ;
AO221X1_HVT ctmi_2541 ( .A1 ( \o_dbus_sel[0] ) , .A2 ( \o_dbus_dat[0] ) , 
    .A3 ( ctmn_2780 ) , .A4 ( \o_dbus_dat[16] ) , .A5 ( ctmn_2781 ) , 
    .Y ( ctmn_2782 ) ) ;
AND2X1_HVT ctmi_2542 ( .A1 ( ctmn_2702 ) , .A2 ( \o_ext_rs1[1] ) , 
    .Y ( ctmn_2780 ) ) ;
INVX0_HVT ctmi_2543 ( .A ( ctmn_2779 ) , .Y ( ctmn_2781 ) ) ;
OA221X1_HVT ctmi_2544 ( .A1 ( ctmn_2703 ) , .A2 ( \o_dbus_dat[24] ) , 
    .A3 ( \o_ext_rs1[1] ) , .A4 ( \o_dbus_dat[8] ) , .A5 ( \o_ext_rs1[0] ) , 
    .Y ( ctmn_2783 ) ) ;
AO22X1_HVT ctmi_2550 ( .A1 ( \decode/opcode[1] ) , .A2 ( ctmn_2706 ) , 
    .A3 ( ctmn_2708 ) , .A4 ( \o_ext_funct3[2] ) , .Y ( ctmn_2786 ) ) ;
OR2X1_HVT ctmi_2551 ( .A1 ( ctmn_2706 ) , .A2 ( ctmn_2723 ) , 
    .Y ( ctmn_2787 ) ) ;
INVX0_HVT ctmi_2552 ( .A ( ctmn_2787 ) , .Y ( ctmn_2788 ) ) ;
OR2X1_HVT ctmi_2607 ( .A1 ( ctmn_2819 ) , .A2 ( ctmn_2814 ) , 
    .Y ( ctmn_2828 ) ) ;
OR2X1_HVT ctmi_2608 ( .A1 ( ctmn_2829 ) , .A2 ( ctmn_2816 ) , 
    .Y ( ctmn_2830 ) ) ;
INVX0_HVT ctmi_2609 ( .A ( ctmn_2821 ) , .Y ( ctmn_2829 ) ) ;
OR2X1_HVT ctmi_2610 ( .A1 ( ctmn_2820 ) , .A2 ( ctmn_2834 ) , 
    .Y ( \compdec/N0 ) ) ;
NAND3X0_HVT ctmi_2611 ( .A1 ( ctmn_2833 ) , .A2 ( ctmn_2828 ) , 
    .A3 ( ctmn_2824 ) , .Y ( ctmn_2834 ) ) ;
OR2X1_HVT ctmi_2612 ( .A1 ( ctmn_2814 ) , .A2 ( ctmn_2832 ) , 
    .Y ( ctmn_2833 ) ) ;
OR2X1_HVT ctmi_2613 ( .A1 ( ctmn_2817 ) , .A2 ( ctmn_2829 ) , 
    .Y ( ctmn_2832 ) ) ;
INVX0_HVT ctmi_2614 ( .A ( \compdec/N0 ) , .Y ( ctmn_2836 ) ) ;
OR2X1_HVT ctmi_2615 ( .A1 ( ctmn_2837 ) , .A2 ( ctmn_2850 ) , 
    .Y ( ctmn_2851 ) ) ;
NOR3X0_HVT ctmi_2616 ( .A1 ( ctmn_2816 ) , .A2 ( ctmn_2825 ) , 
    .A3 ( ctmn_2829 ) , .Y ( ctmn_2837 ) ) ;
NAND2X0_HVT ctmi_2617 ( .A1 ( ctmn_2841 ) , .A2 ( ctmn_2849 ) , 
    .Y ( ctmn_2850 ) ) ;
OA22X1_HVT ctmi_2618 ( .A1 ( ctmn_2838 ) , .A2 ( ctmn_2828 ) , 
    .A3 ( ctmn_2839 ) , .A4 ( ctmn_2840 ) , .Y ( ctmn_2841 ) ) ;
OR2X1_HVT ctmi_2619 ( .A1 ( ctmn_2816 ) , .A2 ( ctmn_2821 ) , 
    .Y ( ctmn_2838 ) ) ;
OR2X1_HVT ctmi_2620 ( .A1 ( ctmn_2824 ) , .A2 ( ctmn_2822 ) , 
    .Y ( ctmn_2839 ) ) ;
INVX0_HVT ctmi_2621 ( .A ( ctmn_2832 ) , .Y ( ctmn_2840 ) ) ;
OR2X1_HVT ctmi_2622 ( .A1 ( ctmn_2847 ) , .A2 ( ctmn_2848 ) , 
    .Y ( ctmn_2849 ) ) ;
NOR4X0_HVT ctmi_2623 ( .A1 ( ctmn_2842 ) , .A2 ( ctmn_2813 ) , 
    .A3 ( ctmn_2843 ) , .A4 ( ctmn_2846 ) , .Y ( ctmn_2847 ) ) ;
OA22X1_HVT ctmi_2624 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[4] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[4] ) , .Y ( ctmn_2842 ) ) ;
OA22X1_HVT ctmi_2625 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[3] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[3] ) , .Y ( ctmn_2843 ) ) ;
OR2X1_HVT ctmi_2626 ( .A1 ( ctmn_2844 ) , .A2 ( ctmn_2845 ) , 
    .Y ( ctmn_2846 ) ) ;
OA22X1_HVT ctmi_2627 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[5] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[5] ) , .Y ( ctmn_2844 ) ) ;
OA22X1_HVT ctmi_2628 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[6] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[6] ) , .Y ( ctmn_2845 ) ) ;
OR3X1_HVT ctmi_2629 ( .A1 ( ctmn_2817 ) , .A2 ( ctmn_2821 ) , 
    .A3 ( ctmn_2828 ) , .Y ( ctmn_2848 ) ) ;
NOR2X0_HVT ctmi_2630 ( .A1 ( ctmn_2854 ) , .A2 ( ctmn_2861 ) , 
    .Y ( ctmn_2862 ) ) ;
OA22X1_HVT ctmi_2631 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[12] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[12] ) , .Y ( ctmn_2853 ) ) ;
INVX0_HVT ctmi_2632 ( .A ( ctmn_2853 ) , .Y ( ctmn_2854 ) ) ;
AND3X1_HVT ctmi_2633 ( .A1 ( ctmn_2853 ) , .A2 ( ctmn_2858 ) , 
    .A3 ( ctmn_2860 ) , .Y ( ctmn_2861 ) ) ;
NOR4X0_HVT ctmi_2634 ( .A1 ( ctmn_2827 ) , .A2 ( ctmn_2855 ) , 
    .A3 ( ctmn_2856 ) , .A4 ( ctmn_2857 ) , .Y ( ctmn_2858 ) ) ;
OA22X1_HVT ctmi_2635 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[9] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[9] ) , .Y ( ctmn_2855 ) ) ;
OA22X1_HVT ctmi_2636 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[10] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[10] ) , .Y ( ctmn_2856 ) ) ;
OA22X1_HVT ctmi_2637 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[11] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[11] ) , .Y ( ctmn_2857 ) ) ;
OA22X1_HVT ctmi_2638 ( .A1 ( ctmn_2812 ) , .A2 ( \align/lower_hw[8] ) , 
    .A3 ( \align/ctrl_misal ) , .A4 ( \i_ibus_rdt[8] ) , .Y ( ctmn_2859 ) ) ;
INVX0_HVT ctmi_2639 ( .A ( ctmn_2859 ) , .Y ( ctmn_2860 ) ) ;
AND2X1_HVT ctmi_2640 ( .A1 ( ctmn_2863 ) , .A2 ( ctmn_2847 ) , 
    .Y ( ctmn_2864 ) ) ;
INVX0_HVT ctmi_2641 ( .A ( ctmn_2848 ) , .Y ( ctmn_2863 ) ) ;
AO21X1_HVT ctmi_2642 ( .A1 ( ctmn_2853 ) , .A2 ( ctmn_2866 ) , 
    .A3 ( ctmn_2790 ) , .Y ( ctmn_2867 ) ) ;
OR3X1_HVT ctmi_2643 ( .A1 ( ctmn_2815 ) , .A2 ( ctmn_2818 ) , 
    .A3 ( ctmn_2832 ) , .Y ( ctmn_2865 ) ) ;
INVX0_HVT ctmi_2644 ( .A ( ctmn_2865 ) , .Y ( ctmn_2866 ) ) ;
AND2X1_HVT ctmi_2660 ( .A1 ( \align/ctrl_misal ) , .A2 ( ctmn_2836 ) , 
    .Y ( ctmn_2880 ) ) ;
AND2X1_HVT ctmi_2661 ( .A1 ( ctmn_2812 ) , .A2 ( ctmn_2836 ) , 
    .Y ( ctmn_2881 ) ) ;
NAND2X0_HVT ctmi_2662 ( .A1 ( ctmn_2861 ) , .A2 ( ctmn_2864 ) , 
    .Y ( ctmn_2883 ) ) ;
OR2X1_HVT ctmi_2665 ( .A1 ( ctmn_2886 ) , .A2 ( ctmn_2888 ) , 
    .Y ( ctmn_2889 ) ) ;
AND2X1_HVT ctmi_2666 ( .A1 ( ctmn_2819 ) , .A2 ( ctmn_2840 ) , 
    .Y ( ctmn_2886 ) ) ;
OR3X1_HVT ctmi_2667 ( .A1 ( ctmn_2875 ) , .A2 ( ctmn_2836 ) , 
    .A3 ( ctmn_2887 ) , .Y ( ctmn_2888 ) ) ;
OAI22X1_HVT ctmi_2668 ( .A1 ( ctmn_2816 ) , .A2 ( ctmn_2839 ) , 
    .A3 ( ctmn_2828 ) , .A4 ( ctmn_2864 ) , .Y ( ctmn_2887 ) ) ;
SDFFARX1_HVT \csr/mcause3_0_reg[1] ( .D ( \csr/N3 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( \clk_clock_gate_csr/mcause3_0_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \csr/mcause3_0[1] ) ) ;
endmodule


