#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1735.in[1] (.names)                                         0.621    22.259
new_n1735.out[0] (.names)                                        0.261    22.520
new_n1748.in[1] (.names)                                         0.481    23.002
new_n1748.out[0] (.names)                                        0.261    23.263
new_n1751.in[1] (.names)                                         0.479    23.742
new_n1751.out[0] (.names)                                        0.261    24.003
n1230.in[1] (.names)                                             0.100    24.103
n1230.out[0] (.names)                                            0.261    24.364
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    24.364
data arrival time                                                         24.364

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.387


#Path 2
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1735.in[1] (.names)                                         0.621    22.259
new_n1735.out[0] (.names)                                        0.261    22.520
new_n1748.in[1] (.names)                                         0.481    23.002
new_n1748.out[0] (.names)                                        0.261    23.263
n1225.in[3] (.names)                                             0.479    23.742
n1225.out[0] (.names)                                            0.261    24.003
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    24.003
data arrival time                                                         24.003

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.026


#Path 3
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1735.in[1] (.names)                                         0.621    22.259
new_n1735.out[0] (.names)                                        0.261    22.520
new_n1734.in[1] (.names)                                         0.481    23.002
new_n1734.out[0] (.names)                                        0.235    23.237
new_n1739.in[1] (.names)                                         0.100    23.337
new_n1739.out[0] (.names)                                        0.235    23.572
n1220.in[2] (.names)                                             0.100    23.672
n1220.out[0] (.names)                                            0.261    23.933
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    23.933
data arrival time                                                         23.933

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.956


#Path 4
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1735.in[1] (.names)                                         0.621    22.259
new_n1735.out[0] (.names)                                        0.261    22.520
new_n1734.in[1] (.names)                                         0.481    23.002
new_n1734.out[0] (.names)                                        0.235    23.237
new_n1733.in[2] (.names)                                         0.100    23.337
new_n1733.out[0] (.names)                                        0.235    23.572
n1215.in[1] (.names)                                             0.100    23.672
n1215.out[0] (.names)                                            0.261    23.933
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    23.933
data arrival time                                                         23.933

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.956


#Path 5
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1721.in[1] (.names)                                         0.100    21.738
new_n1721.out[0] (.names)                                        0.235    21.973
new_n1720.in[1] (.names)                                         0.336    22.309
new_n1720.out[0] (.names)                                        0.261    22.570
n1205.in[2] (.names)                                             0.340    22.910
n1205.out[0] (.names)                                            0.235    23.145
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    23.145
data arrival time                                                         23.145

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.145
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.169


#Path 6
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1721.in[1] (.names)                                         0.100    21.738
new_n1721.out[0] (.names)                                        0.235    21.973
new_n1727.in[0] (.names)                                         0.336    22.309
new_n1727.out[0] (.names)                                        0.235    22.544
n1210.in[1] (.names)                                             0.312    22.856
n1210.out[0] (.names)                                            0.261    23.117
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    23.117
data arrival time                                                         23.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.140


#Path 7
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1692.in[0] (.names)                                         0.622    19.342
new_n1692.out[0] (.names)                                        0.261    19.603
new_n1698.in[0] (.names)                                         0.332    19.935
new_n1698.out[0] (.names)                                        0.261    20.196
new_n1703.in[1] (.names)                                         1.057    21.253
new_n1703.out[0] (.names)                                        0.235    21.488
new_n1702.in[3] (.names)                                         0.336    21.824
new_n1702.out[0] (.names)                                        0.261    22.085
n1190.in[2] (.names)                                             0.475    22.559
n1190.out[0] (.names)                                            0.235    22.794
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    22.794
data arrival time                                                         22.794

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.818


#Path 8
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1692.in[0] (.names)                                         0.622    19.342
new_n1692.out[0] (.names)                                        0.261    19.603
new_n1698.in[0] (.names)                                         0.332    19.935
new_n1698.out[0] (.names)                                        0.261    20.196
new_n1703.in[1] (.names)                                         1.057    21.253
new_n1703.out[0] (.names)                                        0.235    21.488
new_n1709.in[0] (.names)                                         0.336    21.824
new_n1709.out[0] (.names)                                        0.235    22.059
n1195.in[1] (.names)                                             0.338    22.397
n1195.out[0] (.names)                                            0.261    22.658
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    22.658
data arrival time                                                         22.658

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.681


#Path 9
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1704.in[1] (.names)                                         0.470    20.786
new_n1704.out[0] (.names)                                        0.261    21.047
new_n1717.in[0] (.names)                                         0.330    21.377
new_n1717.out[0] (.names)                                        0.261    21.638
new_n1713.in[2] (.names)                                         0.100    21.738
new_n1713.out[0] (.names)                                        0.235    21.973
n1200.in[1] (.names)                                             0.100    22.073
n1200.out[0] (.names)                                            0.261    22.334
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    22.334
data arrival time                                                         22.334

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.358


#Path 10
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1697.in[0] (.names)                                         0.616    20.931
new_n1697.out[0] (.names)                                        0.235    21.166
new_n1696.in[2] (.names)                                         0.337    21.503
new_n1696.out[0] (.names)                                        0.235    21.738
n1185.in[1] (.names)                                             0.100    21.838
n1185.out[0] (.names)                                            0.261    22.099
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    22.099
data arrival time                                                         22.099

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.123


#Path 11
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1683.in[3] (.names)                                         1.048    21.363
new_n1683.out[0] (.names)                                        0.261    21.624
n1175.in[2] (.names)                                             0.100    21.724
n1175.out[0] (.names)                                            0.235    21.959
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    21.959
data arrival time                                                         21.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.983


#Path 12
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1647_1.in[5] (.names)                                       0.100    17.366
new_n1647_1.out[0] (.names)                                      0.261    17.627
new_n1663.in[0] (.names)                                         0.470    18.098
new_n1663.out[0] (.names)                                        0.261    18.359
new_n1676.in[5] (.names)                                         0.100    18.459
new_n1676.out[0] (.names)                                        0.261    18.720
new_n1681.in[0] (.names)                                         0.622    19.342
new_n1681.out[0] (.names)                                        0.235    19.577
new_n1687.in[3] (.names)                                         0.478    20.055
new_n1687.out[0] (.names)                                        0.261    20.316
new_n1690.in[0] (.names)                                         0.616    20.931
new_n1690.out[0] (.names)                                        0.235    21.166
n1180.in[1] (.names)                                             0.339    21.505
n1180.out[0] (.names)                                            0.261    21.766
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    21.766
data arrival time                                                         21.766

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.790


#Path 13
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1657.in[0] (.names)                                         0.338    18.934
new_n1657.out[0] (.names)                                        0.261    19.195
new_n1674.in[1] (.names)                                         0.332    19.528
new_n1674.out[0] (.names)                                        0.261    19.789
new_n1673.in[0] (.names)                                         0.100    19.889
new_n1673.out[0] (.names)                                        0.235    20.124
new_n1680.in[1] (.names)                                         0.475    20.598
new_n1680.out[0] (.names)                                        0.235    20.833
new_n1679.in[1] (.names)                                         0.100    20.933
new_n1679.out[0] (.names)                                        0.261    21.194
n1170.in[2] (.names)                                             0.332    21.527
n1170.out[0] (.names)                                            0.235    21.762
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    21.762
data arrival time                                                         21.762

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.762
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.785


#Path 14
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1657.in[0] (.names)                                         0.338    18.934
new_n1657.out[0] (.names)                                        0.261    19.195
new_n1674.in[1] (.names)                                         0.332    19.528
new_n1674.out[0] (.names)                                        0.261    19.789
new_n1673.in[0] (.names)                                         0.100    19.889
new_n1673.out[0] (.names)                                        0.235    20.124
new_n1672.in[3] (.names)                                         0.335    20.458
new_n1672.out[0] (.names)                                        0.261    20.719
n1165.in[2] (.names)                                             0.332    21.052
n1165.out[0] (.names)                                            0.235    21.287
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    21.287
data arrival time                                                         21.287

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.310


#Path 15
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1644_1.in[0] (.names)                                       0.338    18.934
new_n1644_1.out[0] (.names)                                      0.235    19.169
new_n1643_1.in[3] (.names)                                       0.575    19.744
new_n1643_1.out[0] (.names)                                      0.261    20.005
n1140.in[2] (.names)                                             0.620    20.625
n1140.out[0] (.names)                                            0.235    20.860
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    20.860
data arrival time                                                         20.860

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.884


#Path 16
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1644_1.in[0] (.names)                                       0.338    18.934
new_n1644_1.out[0] (.names)                                      0.235    19.169
new_n1650.in[0] (.names)                                         0.575    19.744
new_n1650.out[0] (.names)                                        0.235    19.979
n1145.in[1] (.names)                                             0.479    20.458
n1145.out[0] (.names)                                            0.261    20.719
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    20.719
data arrival time                                                         20.719

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.743


#Path 17
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1657.in[0] (.names)                                         0.338    18.934
new_n1657.out[0] (.names)                                        0.261    19.195
new_n1661.in[1] (.names)                                         0.100    19.295
new_n1661.out[0] (.names)                                        0.235    19.530
new_n1667.in[0] (.names)                                         0.337    19.867
new_n1667.out[0] (.names)                                        0.235    20.102
n1160.in[1] (.names)                                             0.338    20.440
n1160.out[0] (.names)                                            0.261    20.701
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    20.701
data arrival time                                                         20.701

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.701
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.725


#Path 18
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1657.in[0] (.names)                                         0.338    18.934
new_n1657.out[0] (.names)                                        0.261    19.195
new_n1661.in[1] (.names)                                         0.100    19.295
new_n1661.out[0] (.names)                                        0.235    19.530
new_n1660.in[0] (.names)                                         0.337    19.867
new_n1660.out[0] (.names)                                        0.235    20.102
n1155.in[1] (.names)                                             0.100    20.202
n1155.out[0] (.names)                                            0.261    20.463
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    20.463
data arrival time                                                         20.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.487


#Path 19
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1645.in[0] (.names)                                         0.621    18.335
new_n1645.out[0] (.names)                                        0.261    18.596
new_n1657.in[0] (.names)                                         0.338    18.934
new_n1657.out[0] (.names)                                        0.261    19.195
new_n1654.in[2] (.names)                                         0.100    19.295
new_n1654.out[0] (.names)                                        0.235    19.530
n1150.in[1] (.names)                                             0.100    19.630
n1150.out[0] (.names)                                            0.261    19.891
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    19.891
data arrival time                                                         19.891

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.891
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.915


#Path 20
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1633.in[0] (.names)                                         0.427    17.005
new_n1633.out[0] (.names)                                        0.261    17.266
new_n1639_1.in[0] (.names)                                       0.722    17.989
new_n1639_1.out[0] (.names)                                      0.261    18.250
new_n1638.in[3] (.names)                                         0.100    18.350
new_n1638.out[0] (.names)                                        0.235    18.585
n1135.in[1] (.names)                                             0.336    18.920
n1135.out[0] (.names)                                            0.261    19.181
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    19.181
data arrival time                                                         19.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.205


#Path 21
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1628_1.in[1] (.names)                                       0.100    17.479
new_n1628_1.out[0] (.names)                                      0.235    17.714
new_n1631_1.in[0] (.names)                                       0.100    17.814
new_n1631_1.out[0] (.names)                                      0.235    18.049
new_n1630.in[2] (.names)                                         0.335    18.384
new_n1630.out[0] (.names)                                        0.235    18.619
n1130.in[1] (.names)                                             0.100    18.719
n1130.out[0] (.names)                                            0.261    18.980
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    18.980
data arrival time                                                         18.980

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.003


#Path 22
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1616_1.in[0] (.names)                                       0.566    17.144
new_n1616_1.out[0] (.names)                                      0.235    17.379
new_n1615_1.in[0] (.names)                                       0.100    17.479
new_n1615_1.out[0] (.names)                                      0.235    17.714
n1115.in[1] (.names)                                             0.619    18.333
n1115.out[0] (.names)                                            0.261    18.594
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    18.594
data arrival time                                                         18.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.618


#Path 23
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1626.in[0] (.names)                                         0.566    17.144
new_n1626.out[0] (.names)                                        0.235    17.379
new_n1625.in[0] (.names)                                         0.100    17.479
new_n1625.out[0] (.names)                                        0.235    17.714
new_n1624_1.in[1] (.names)                                       0.100    17.814
new_n1624_1.out[0] (.names)                                      0.261    18.075
n1125.in[2] (.names)                                             0.100    18.175
n1125.out[0] (.names)                                            0.235    18.410
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    18.410
data arrival time                                                         18.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.434


#Path 24
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1617.in[5] (.names)                                         0.100    16.317
new_n1617.out[0] (.names)                                        0.261    16.578
new_n1619_1.in[1] (.names)                                       0.566    17.144
new_n1619_1.out[0] (.names)                                      0.235    17.379
new_n1621.in[0] (.names)                                         0.100    17.479
new_n1621.out[0] (.names)                                        0.235    17.714
n1120.in[1] (.names)                                             0.335    18.049
n1120.out[0] (.names)                                            0.261    18.310
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    18.310
data arrival time                                                         18.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.333


#Path 25
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1605.in[0] (.names)                                         0.100    16.317
new_n1605.out[0] (.names)                                        0.235    16.552
new_n1611_1.in[0] (.names)                                       0.479    17.031
new_n1611_1.out[0] (.names)                                      0.261    17.292
n1110.in[1] (.names)                                             0.338    17.630
n1110.out[0] (.names)                                            0.261    17.891
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    17.891
data arrival time                                                         17.891

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.891
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.915


#Path 26
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1598.in[0] (.names)                                         0.100    15.578
new_n1598.out[0] (.names)                                        0.235    15.813
new_n1600_1.in[1] (.names)                                       0.476    16.289
new_n1600_1.out[0] (.names)                                      0.261    16.550
n1100.in[1] (.names)                                             0.448    16.998
n1100.out[0] (.names)                                            0.261    17.259
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    17.259
data arrival time                                                         17.259

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.259
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.282


#Path 27
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1606.in[0] (.names)                                         0.478    15.956
new_n1606.out[0] (.names)                                        0.261    16.217
new_n1605.in[0] (.names)                                         0.100    16.317
new_n1605.out[0] (.names)                                        0.235    16.552
new_n1604_1.in[0] (.names)                                       0.100    16.652
new_n1604_1.out[0] (.names)                                      0.235    16.887
n1105.in[1] (.names)                                             0.100    16.987
n1105.out[0] (.names)                                            0.261    17.248
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    17.248
data arrival time                                                         17.248

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.248
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.272


#Path 28
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1598.in[0] (.names)                                         0.100    15.578
new_n1598.out[0] (.names)                                        0.235    15.813
new_n1596_1.in[1] (.names)                                       0.476    16.289
new_n1596_1.out[0] (.names)                                      0.235    16.524
n1095.in[1] (.names)                                             0.337    16.861
n1095.out[0] (.names)                                            0.261    17.122
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    17.122
data arrival time                                                         17.122

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.146


#Path 29
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1594.in[1] (.names)                                         2.673    15.217
new_n1594.out[0] (.names)                                        0.261    15.478
new_n1592_1.in[4] (.names)                                       0.766    16.244
new_n1592_1.out[0] (.names)                                      0.261    16.505
n1090.in[1] (.names)                                             0.338    16.843
n1090.out[0] (.names)                                            0.261    17.104
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    17.104
data arrival time                                                         17.104

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.128


#Path 30
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[2] (multiply)                                     1.523    12.545
new_n1589.in[4] (.names)                                         2.673    15.217
new_n1589.out[0] (.names)                                        0.261    15.478
new_n1588_1.in[0] (.names)                                       0.612    16.091
new_n1588_1.out[0] (.names)                                      0.235    16.326
n1085.in[1] (.names)                                             0.311    16.636
n1085.out[0] (.names)                                            0.261    16.897
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    16.897
data arrival time                                                         16.897

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.921


#Path 31
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[1] (multiply)                                     1.523    12.545
new_n1586.in[4] (.names)                                         2.490    15.034
new_n1586.out[0] (.names)                                        0.261    15.295
n1080.in[1] (.names)                                             0.337    15.632
n1080.out[0] (.names)                                            0.261    15.893
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    15.893
data arrival time                                                         15.893

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 32
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[14] (multiply)                                    1.523     3.038
$mul~15[0].a[14] (multiply)                                      3.538     6.575
$mul~15[0].out[23] (multiply)                                    1.523     8.098
$mul~16[0].a[23] (multiply)                                      2.923    11.022
$mul~16[0].out[0] (multiply)                                     1.523    12.545
new_n1584_1.in[2] (.names)                                       2.489    15.033
new_n1584_1.out[0] (.names)                                      0.261    15.294
n1075.in[2] (.names)                                             0.311    15.605
n1075.out[0] (.names)                                            0.235    15.840
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    15.840
data arrival time                                                         15.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.863


#Path 33
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1865.in[2] (.names)                                         0.100    10.647
new_n1865.out[0] (.names)                                        0.261    10.908
new_n1870.in[0] (.names)                                         0.476    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1872.in[0] (.names)                                         0.100    11.718
new_n1872.out[0] (.names)                                        0.261    11.979
n1513.in[4] (.names)                                             0.100    12.079
n1513.out[0] (.names)                                            0.261    12.340
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    12.340
data arrival time                                                         12.340

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.364


#Path 34
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1865.in[2] (.names)                                         0.100    10.647
new_n1865.out[0] (.names)                                        0.261    10.908
new_n1870.in[0] (.names)                                         0.476    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1874.in[0] (.names)                                         0.100    11.718
new_n1874.out[0] (.names)                                        0.235    11.953
n1518.in[2] (.names)                                             0.100    12.053
n1518.out[0] (.names)                                            0.261    12.314
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    12.314
data arrival time                                                         12.314

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.338


#Path 35
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1865.in[2] (.names)                                         0.100    10.647
new_n1865.out[0] (.names)                                        0.261    10.908
new_n1870.in[0] (.names)                                         0.476    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1869.in[1] (.names)                                         0.100    11.718
new_n1869.out[0] (.names)                                        0.261    11.979
n1508.in[2] (.names)                                             0.100    12.079
n1508.out[0] (.names)                                            0.235    12.314
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    12.314
data arrival time                                                         12.314

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.338


#Path 36
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1862.in[2] (.names)                                         0.100    10.647
new_n1862.out[0] (.names)                                        0.235    10.882
new_n1861.in[1] (.names)                                         0.481    11.363
new_n1861.out[0] (.names)                                        0.261    11.624
n1493.in[2] (.names)                                             0.332    11.956
n1493.out[0] (.names)                                            0.235    12.191
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    12.191
data arrival time                                                         12.191

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.215


#Path 37
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1865.in[2] (.names)                                         0.100    10.647
new_n1865.out[0] (.names)                                        0.261    10.908
new_n1867.in[0] (.names)                                         0.476    11.383
new_n1867.out[0] (.names)                                        0.235    11.618
n1503.in[1] (.names)                                             0.100    11.718
n1503.out[0] (.names)                                            0.261    11.979
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.979
data arrival time                                                         11.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.003


#Path 38
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1865.in[2] (.names)                                         0.100    10.647
new_n1865.out[0] (.names)                                        0.261    10.908
new_n1864.in[0] (.names)                                         0.476    11.383
new_n1864.out[0] (.names)                                        0.235    11.618
n1498.in[1] (.names)                                             0.100    11.718
n1498.out[0] (.names)                                            0.261    11.979
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.979
data arrival time                                                         11.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.003


#Path 39
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1841.in[0] (.names)                                         0.480    10.305
new_n1841.out[0] (.names)                                        0.235    10.540
new_n1840.in[1] (.names)                                         0.100    10.640
new_n1840.out[0] (.names)                                        0.261    10.901
n1463.in[2] (.names)                                             0.751    11.652
n1463.out[0] (.names)                                            0.235    11.887
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.887
data arrival time                                                         11.887

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.910


#Path 40
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1852.in[0] (.names)                                         0.337    10.522
new_n1852.out[0] (.names)                                        0.235    10.757
new_n1851.in[1] (.names)                                         0.100    10.857
new_n1851.out[0] (.names)                                        0.261    11.118
n1478.in[2] (.names)                                             0.337    11.455
n1478.out[0] (.names)                                            0.235    11.690
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.690
data arrival time                                                         11.690

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.714


#Path 41
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1848.in[0] (.names)                                         0.337    10.522
new_n1848.out[0] (.names)                                        0.235    10.757
n1473.in[1] (.names)                                             0.473    11.231
n1473.out[0] (.names)                                            0.261    11.492
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.492
data arrival time                                                         11.492

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.515


#Path 42
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1841.in[0] (.names)                                         0.480    10.305
new_n1841.out[0] (.names)                                        0.235    10.540
new_n1846.in[0] (.names)                                         0.100    10.640
new_n1846.out[0] (.names)                                        0.235    10.875
n1468.in[1] (.names)                                             0.340    11.215
n1468.out[0] (.names)                                            0.261    11.476
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.476
data arrival time                                                         11.476

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.476
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.499


#Path 43
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1852.in[0] (.names)                                         0.337    10.522
new_n1852.out[0] (.names)                                        0.235    10.757
new_n1854.in[0] (.names)                                         0.100    10.857
new_n1854.out[0] (.names)                                        0.235    11.092
n1483.in[1] (.names)                                             0.100    11.192
n1483.out[0] (.names)                                            0.261    11.453
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.453
data arrival time                                                         11.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.477


#Path 44
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1842.in[0] (.names)                                         0.334     9.564
new_n1842.out[0] (.names)                                        0.261     9.825
new_n1849.in[5] (.names)                                         0.100     9.925
new_n1849.out[0] (.names)                                        0.261    10.186
new_n1857.in[0] (.names)                                         0.100    10.286
new_n1857.out[0] (.names)                                        0.261    10.547
new_n1856.in[0] (.names)                                         0.100    10.647
new_n1856.out[0] (.names)                                        0.235    10.882
n1488.in[1] (.names)                                             0.100    10.982
n1488.out[0] (.names)                                            0.261    11.243
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    11.243
data arrival time                                                         11.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.266


#Path 45
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1835.in[0] (.names)                                         0.100     9.330
new_n1835.out[0] (.names)                                        0.235     9.565
new_n1838.in[0] (.names)                                         0.340     9.905
new_n1838.out[0] (.names)                                        0.235    10.140
new_n1837.in[1] (.names)                                         0.100    10.240
new_n1837.out[0] (.names)                                        0.261    10.501
n1458.in[2] (.names)                                             0.100    10.601
n1458.out[0] (.names)                                            0.235    10.836
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.836
data arrival time                                                         10.836

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.836
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.860


#Path 46
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1835.in[0] (.names)                                         0.100     9.330
new_n1835.out[0] (.names)                                        0.235     9.565
new_n1834.in[1] (.names)                                         0.340     9.905
new_n1834.out[0] (.names)                                        0.261    10.166
n1453.in[2] (.names)                                             0.337    10.503
n1453.out[0] (.names)                                            0.235    10.738
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.738
data arrival time                                                         10.738

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.762


#Path 47
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1829.in[0] (.names)                                         0.480     9.375
new_n1829.out[0] (.names)                                        0.235     9.610
new_n1828.in[1] (.names)                                         0.100     9.710
new_n1828.out[0] (.names)                                        0.261     9.971
n1443.in[2] (.names)                                             0.477    10.448
n1443.out[0] (.names)                                            0.235    10.683
$sdffe~4^Q~16.D[0] (.latch)                                      0.000    10.683
data arrival time                                                         10.683

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.707


#Path 48
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1823.in[2] (.names)                                         0.335     8.869
new_n1823.out[0] (.names)                                        0.235     9.104
new_n1822.in[1] (.names)                                         0.482     9.586
new_n1822.out[0] (.names)                                        0.261     9.847
n1433.in[2] (.names)                                             0.471    10.318
n1433.out[0] (.names)                                            0.235    10.553
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.553
data arrival time                                                         10.553

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.577


#Path 49
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1832.in[0] (.names)                                         0.100     8.995
new_n1832.out[0] (.names)                                        0.235     9.230
new_n1831.in[0] (.names)                                         0.100     9.330
new_n1831.out[0] (.names)                                        0.235     9.565
n1448.in[1] (.names)                                             0.100     9.665
n1448.out[0] (.names)                                            0.261     9.926
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.926
data arrival time                                                          9.926

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.950


#Path 50
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1817.in[0] (.names)                                         0.335     8.869
new_n1817.out[0] (.names)                                        0.235     9.104
n1428.in[1] (.names)                                             0.338     9.442
n1428.out[0] (.names)                                            0.261     9.703
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.703
data arrival time                                                          9.703

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.726


#Path 51
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1818.in[0] (.names)                                         0.331     8.273
new_n1818.out[0] (.names)                                        0.261     8.534
new_n1826.in[2] (.names)                                         0.100     8.634
new_n1826.out[0] (.names)                                        0.261     8.895
new_n1825.in[0] (.names)                                         0.100     8.995
new_n1825.out[0] (.names)                                        0.235     9.230
n1438.in[1] (.names)                                             0.100     9.330
n1438.out[0] (.names)                                            0.261     9.591
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.591
data arrival time                                                          9.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.615


#Path 52
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1815.in[0] (.names)                                         0.100     8.042
new_n1815.out[0] (.names)                                        0.235     8.277
new_n1814.in[1] (.names)                                         0.100     8.377
new_n1814.out[0] (.names)                                        0.261     8.638
n1423.in[2] (.names)                                             0.100     8.738
n1423.out[0] (.names)                                            0.235     8.973
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.973
data arrival time                                                          8.973

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.996


#Path 53
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1812.in[0] (.names)                                         0.100     8.042
new_n1812.out[0] (.names)                                        0.235     8.277
n1418.in[1] (.names)                                             0.337     8.614
n1418.out[0] (.names)                                            0.261     8.875
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.875
data arrival time                                                          8.875

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.875
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.898


#Path 54
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1810.in[0] (.names)                                         0.478     7.707
new_n1810.out[0] (.names)                                        0.235     7.942
new_n1809.in[1] (.names)                                         0.100     8.042
new_n1809.out[0] (.names)                                        0.261     8.303
n1413.in[2] (.names)                                             0.336     8.638
n1413.out[0] (.names)                                            0.235     8.873
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.873
data arrival time                                                          8.873

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.897


#Path 55
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1807.in[0] (.names)                                         0.100     6.994
new_n1807.out[0] (.names)                                        0.235     7.229
new_n1806.in[1] (.names)                                         0.478     7.707
new_n1806.out[0] (.names)                                        0.261     7.968
n1408.in[2] (.names)                                             0.100     8.068
n1408.out[0] (.names)                                            0.235     8.303
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     8.303
data arrival time                                                          8.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.326


#Path 56
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1796.in[1] (.names)                                         0.335     6.893
new_n1796.out[0] (.names)                                        0.261     7.154
n1388.in[2] (.names)                                             0.629     7.783
n1388.out[0] (.names)                                            0.235     8.018
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     8.018
data arrival time                                                          8.018

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.042


#Path 57
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1804.in[0] (.names)                                         0.100     6.994
new_n1804.out[0] (.names)                                        0.235     7.229
n1403.in[1] (.names)                                             0.473     7.702
n1403.out[0] (.names)                                            0.261     7.963
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.963
data arrival time                                                          7.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.987


#Path 58
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1537.in[0] (.names)                                                                                                              0.100     6.199
new_n1537.out[0] (.names)                                                                                                             0.261     6.460
new_n1545.in[2] (.names)                                                                                                              0.483     6.944
new_n1545.out[0] (.names)                                                                                                             0.261     7.205
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.305
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.566
n932.in[4] (.names)                                                                                                                   0.100     7.666
n932.out[0] (.names)                                                                                                                  0.261     7.927
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.927
data arrival time                                                                                                                               7.927

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.927
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.951


#Path 59
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1537.in[0] (.names)                                                                                                              0.100     6.199
new_n1537.out[0] (.names)                                                                                                             0.261     6.460
new_n1545.in[2] (.names)                                                                                                              0.483     6.944
new_n1545.out[0] (.names)                                                                                                             0.261     7.205
new_n1549.in[0] (.names)                                                                                                              0.100     7.305
new_n1549.out[0] (.names)                                                                                                             0.235     7.540
n937.in[2] (.names)                                                                                                                   0.100     7.640
n937.out[0] (.names)                                                                                                                  0.261     7.901
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.901
data arrival time                                                                                                                               7.901

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.901
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.925


#Path 60
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1537.in[0] (.names)                                                                                                              0.100     6.199
new_n1537.out[0] (.names)                                                                                                             0.261     6.460
new_n1545.in[2] (.names)                                                                                                              0.483     6.944
new_n1545.out[0] (.names)                                                                                                             0.261     7.205
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.305
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.540
n927.in[1] (.names)                                                                                                                   0.100     7.640
n927.out[0] (.names)                                                                                                                  0.261     7.901
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.901
data arrival time                                                                                                                               7.901

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.901
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.925


#Path 61
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1537.in[0] (.names)                                                                                                              0.100     6.199
new_n1537.out[0] (.names)                                                                                                             0.261     6.460
new_n1542.in[2] (.names)                                                                                                              0.483     6.944
new_n1542.out[0] (.names)                                                                                                             0.235     7.179
new_n1541.in[1] (.names)                                                                                                              0.100     7.279
new_n1541.out[0] (.names)                                                                                                             0.261     7.540
n922.in[2] (.names)                                                                                                                   0.100     7.640
n922.out[0] (.names)                                                                                                                  0.235     7.875
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.875
data arrival time                                                                                                                               7.875

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.875
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.899


#Path 62
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1802.in[0] (.names)                                         0.100     6.659
new_n1802.out[0] (.names)                                        0.235     6.894
new_n1801.in[1] (.names)                                         0.337     7.231
new_n1801.out[0] (.names)                                        0.261     7.492
n1398.in[2] (.names)                                             0.100     7.592
n1398.out[0] (.names)                                            0.235     7.827
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.827
data arrival time                                                          7.827

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.827
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.850


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1487.in[5] (.names)                                                                                                              1.049     6.602
new_n1487.out[0] (.names)                                                                                                             0.261     6.863
n842.in[2] (.names)                                                                                                                   0.478     7.341
n842.out[0] (.names)                                                                                                                  0.235     7.576
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.576
data arrival time                                                                                                                               7.576

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.576
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.600


#Path 64
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1537.in[0] (.names)                                                                                                              0.100     6.199
new_n1537.out[0] (.names)                                                                                                             0.261     6.460
new_n1536_1.in[0] (.names)                                                                                                            0.483     6.944
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.179
n917.in[1] (.names)                                                                                                                   0.100     7.279
n917.out[0] (.names)                                                                                                                  0.261     7.540
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.540
data arrival time                                                                                                                               7.540

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.540
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.564


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1501.in[5] (.names)                                                                                                              1.049     6.602
new_n1501.out[0] (.names)                                                                                                             0.261     6.863
n862.in[2] (.names)                                                                                                                   0.338     7.201
n862.out[0] (.names)                                                                                                                  0.235     7.436
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.436
data arrival time                                                                                                                               7.436

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.436
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.460


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1495.in[5] (.names)                                                                                                              1.049     6.602
new_n1495.out[0] (.names)                                                                                                             0.261     6.863
n852.in[2] (.names)                                                                                                                   0.338     7.201
n852.out[0] (.names)                                                                                                                  0.235     7.436
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.436
data arrival time                                                                                                                               7.436

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.436
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.460


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1513_1.in[5] (.names)                                                                                                            0.907     6.460
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.721
n882.in[2] (.names)                                                                                                                   0.478     7.199
n882.out[0] (.names)                                                                                                                  0.235     7.434
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.434
data arrival time                                                                                                                               7.434

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.434
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.458


#Path 68
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1791.in[1] (.names)                                         0.340     6.564
new_n1791.out[0] (.names)                                        0.261     6.825
n1378.in[2] (.names)                                             0.330     7.155
n1378.out[0] (.names)                                            0.235     7.390
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     7.390
data arrival time                                                          7.390

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.414


#Path 69
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1534.in[0] (.names)                                                                                                              0.338     6.437
new_n1534.out[0] (.names)                                                                                                             0.235     6.672
new_n1533.in[1] (.names)                                                                                                              0.100     6.772
new_n1533.out[0] (.names)                                                                                                             0.261     7.033
n912.in[2] (.names)                                                                                                                   0.100     7.133
n912.out[0] (.names)                                                                                                                  0.235     7.368
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.368
data arrival time                                                                                                                               7.368

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.368
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.392


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1519_1.in[5] (.names)                                                                                                            0.907     6.460
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.721
n887.in[2] (.names)                                                                                                                   0.332     7.054
n887.out[0] (.names)                                                                                                                  0.235     7.289
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.289
data arrival time                                                                                                                               7.289

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.289
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.312


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1507.in[5] (.names)                                                                                                              0.750     6.304
new_n1507.out[0] (.names)                                                                                                             0.261     6.565
n872.in[2] (.names)                                                                                                                   0.479     7.044
n872.out[0] (.names)                                                                                                                  0.235     7.279
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.279
data arrival time                                                                                                                               7.279

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.279
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.302


#Path 72
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1526.in[0] (.names)                                                                                                              0.336     6.100
new_n1526.out[0] (.names)                                                                                                             0.235     6.335
new_n1525.in[1] (.names)                                                                                                              0.100     6.435
new_n1525.out[0] (.names)                                                                                                             0.261     6.696
n897.in[2] (.names)                                                                                                                   0.338     7.034
n897.out[0] (.names)                                                                                                                  0.235     7.269
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.269
data arrival time                                                                                                                               7.269

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.269
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.293


#Path 73
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1797.in[0] (.names)                                         0.100     6.324
new_n1797.out[0] (.names)                                        0.235     6.559
new_n1799.in[0] (.names)                                         0.100     6.659
new_n1799.out[0] (.names)                                        0.235     6.894
n1393.in[1] (.names)                                             0.100     6.994
n1393.out[0] (.names)                                            0.261     7.255
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     7.255
data arrival time                                                          7.255

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.278


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
n1070.in[0] (.names)                                                                                                                 0.483     5.319
n1070.out[0] (.names)                                                                                                                0.235     5.554
new_n1469_1.in[5] (.names)                                                                                                           0.750     6.304
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.565
n807.in[2] (.names)                                                                                                                  0.338     6.903
n807.out[0] (.names)                                                                                                                 0.235     7.138
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.138
data arrival time                                                                                                                              7.138

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.138
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.161


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
n1070.in[0] (.names)                                                                                                                 0.483     5.319
n1070.out[0] (.names)                                                                                                                0.235     5.554
new_n1462.in[5] (.names)                                                                                                             0.750     6.304
new_n1462.out[0] (.names)                                                                                                            0.261     6.565
n797.in[2] (.names)                                                                                                                  0.311     6.875
n797.out[0] (.names)                                                                                                                 0.235     7.110
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.110
data arrival time                                                                                                                              7.110

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.110
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.134


#Path 76
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1787.in[3] (.names)                                         3.070     6.107
new_n1787.out[0] (.names)                                        0.261     6.368
n1368.in[0] (.names)                                             0.477     6.845
n1368.out[0] (.names)                                            0.235     7.080
$sdffe~4^Q~1.D[0] (.latch)                                       0.000     7.080
data arrival time                                                          7.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.104


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.084     1.251
new_n1436.out[0] (.names)                                                                                                             0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.182
new_n1432.in[2] (.names)                                                                                                              0.100     2.282
new_n1432.out[0] (.names)                                                                                                             0.235     2.517
new_n1431.in[2] (.names)                                                                                                              0.100     2.617
new_n1431.out[0] (.names)                                                                                                             0.261     2.878
new_n1430.in[0] (.names)                                                                                                              0.613     3.491
new_n1430.out[0] (.names)                                                                                                             0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.474
new_n1427.in[1] (.names)                                                                                                              0.100     4.574
new_n1427.out[0] (.names)                                                                                                             0.261     4.835
n1070.in[0] (.names)                                                                                                                  0.483     5.319
n1070.out[0] (.names)                                                                                                                 0.235     5.554
new_n1510.in[5] (.names)                                                                                                              0.907     6.460
new_n1510.out[0] (.names)                                                                                                             0.261     6.721
n877.in[2] (.names)                                                                                                                   0.100     6.821
n877.out[0] (.names)                                                                                                                  0.235     7.056
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     7.056
data arrival time                                                                                                                               7.056

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.056
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.080


#Path 78
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1789.in[2] (.names)                                         3.070     6.107
new_n1789.out[0] (.names)                                        0.261     6.368
n1373.in[1] (.names)                                             0.338     6.706
n1373.out[0] (.names)                                            0.261     6.967
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     6.967
data arrival time                                                          6.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.967
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.991


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1351.in[2] (.names)                                                                                                                 1.055     6.696
n1351.out[0] (.names)                                                                                                                0.235     6.931
Uoutport~29.D[0] (.latch)                                                                                                            0.000     6.931
data arrival time                                                                                                                              6.931

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~29.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.931
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.955


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1355.in[2] (.names)                                                                                                                 1.055     6.696
n1355.out[0] (.names)                                                                                                                0.235     6.931
Uoutport~30.D[0] (.latch)                                                                                                            0.000     6.931
data arrival time                                                                                                                              6.931

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~30.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.931
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.955


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1359.in[2] (.names)                                                                                                                 1.055     6.696
n1359.out[0] (.names)                                                                                                                0.235     6.931
Uoutport~31.D[0] (.latch)                                                                                                            0.000     6.931
data arrival time                                                                                                                              6.931

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~31.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.931
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.955


#Path 82
Startpoint: $sdffe~3^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~9.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[9] (multiply)                                       1.348     1.515
$mul~14[0].out[1] (multiply)                                     1.523     3.038
new_n1792.in[0] (.names)                                         2.925     5.963
new_n1792.out[0] (.names)                                        0.261     6.224
new_n1794.in[0] (.names)                                         0.100     6.324
new_n1794.out[0] (.names)                                        0.235     6.559
n1383.in[1] (.names)                                             0.100     6.659
n1383.out[0] (.names)                                            0.261     6.920
$sdffe~4^Q~4.D[0] (.latch)                                       0.000     6.920
data arrival time                                                          6.920

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.943


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n998.in[2] (.names)                                                                                                                  1.038     6.679
n998.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~14.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n958.in[2] (.names)                                                                                                                  1.038     6.679
n958.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~4.D[0] (.latch)                                                                                                             0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1002.in[2] (.names)                                                                                                                 1.038     6.679
n1002.out[0] (.names)                                                                                                                0.235     6.914
Xoutport~15.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1006.in[2] (.names)                                                                                                                 1.038     6.679
n1006.out[0] (.names)                                                                                                                0.235     6.914
Xoutport~16.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n994.in[2] (.names)                                                                                                                  1.038     6.679
n994.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~13.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n990.in[2] (.names)                                                                                                                  1.038     6.679
n990.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~12.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n986.in[2] (.names)                                                                                                                  1.038     6.679
n986.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~11.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n982.in[2] (.names)                                                                                                                  1.038     6.679
n982.out[0] (.names)                                                                                                                 0.235     6.914
Xoutport~10.D[0] (.latch)                                                                                                            0.000     6.914
data arrival time                                                                                                                              6.914

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.914
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
n1070.in[0] (.names)                                                                                                                 0.483     5.319
n1070.out[0] (.names)                                                                                                                0.235     5.554
new_n1479_1.in[5] (.names)                                                                                                           0.750     6.304
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.565
n827.in[2] (.names)                                                                                                                  0.100     6.665
n827.out[0] (.names)                                                                                                                 0.235     6.900
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.900
data arrival time                                                                                                                              6.900

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.900
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.923


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
n1070.in[0] (.names)                                                                                                                 0.483     5.319
n1070.out[0] (.names)                                                                                                                0.235     5.554
new_n1474_1.in[5] (.names)                                                                                                           0.750     6.304
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.565
n817.in[2] (.names)                                                                                                                  0.100     6.665
n817.out[0] (.names)                                                                                                                 0.235     6.900
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.900
data arrival time                                                                                                                              6.900

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.900
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.923


#Path 93
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1531_1.in[0] (.names)                                                                                                            0.100     6.199
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.434
n907.in[1] (.names)                                                                                                                   0.100     6.534
n907.out[0] (.names)                                                                                                                  0.261     6.795
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.795
data arrival time                                                                                                                               6.795

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.795
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.819


#Path 94
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.448     1.448
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.709
new_n1470.in[0] (.names)                                                                                                              0.100     1.809
new_n1470.out[0] (.names)                                                                                                             0.235     2.044
new_n1475.in[0] (.names)                                                                                                              0.100     2.144
new_n1475.out[0] (.names)                                                                                                             0.235     2.379
new_n1480.in[0] (.names)                                                                                                              0.100     2.479
new_n1480.out[0] (.names)                                                                                                             0.235     2.714
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.145
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.380
new_n1491.in[0] (.names)                                                                                                              0.469     3.849
new_n1491.out[0] (.names)                                                                                                             0.261     4.110
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.210
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.471
new_n1505.in[0] (.names)                                                                                                              0.100     4.571
new_n1505.out[0] (.names)                                                                                                             0.235     4.806
new_n1515.in[0] (.names)                                                                                                              0.337     5.142
new_n1515.out[0] (.names)                                                                                                             0.261     5.403
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.503
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.764
new_n1529.in[0] (.names)                                                                                                              0.100     5.864
new_n1529.out[0] (.names)                                                                                                             0.235     6.099
new_n1528_1.in[0] (.names)                                                                                                            0.100     6.199
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.434
n902.in[1] (.names)                                                                                                                   0.100     6.534
n902.out[0] (.names)                                                                                                                  0.261     6.795
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.795
data arrival time                                                                                                                               6.795

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.795
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.819


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1571.in[2] (.names)                                                                                                                 0.914     6.555
n1571.out[0] (.names)                                                                                                                0.235     6.790
Youtport~12.D[0] (.latch)                                                                                                            0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1567.in[2] (.names)                                                                                                                 0.914     6.555
n1567.out[0] (.names)                                                                                                                0.235     6.790
Youtport~11.D[0] (.latch)                                                                                                            0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1563.in[2] (.names)                                                                                                                 0.914     6.555
n1563.out[0] (.names)                                                                                                                0.235     6.790
Youtport~10.D[0] (.latch)                                                                                                            0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1559.in[2] (.names)                                                                                                                 0.914     6.555
n1559.out[0] (.names)                                                                                                                0.235     6.790
Youtport~9.D[0] (.latch)                                                                                                             0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~9.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1575.in[2] (.names)                                                                                                                 0.914     6.555
n1575.out[0] (.names)                                                                                                                0.235     6.790
Youtport~13.D[0] (.latch)                                                                                                            0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.084     1.251
new_n1436.out[0] (.names)                                                                                                            0.235     1.486
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.586
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.847
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.947
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.182
new_n1432.in[2] (.names)                                                                                                             0.100     2.282
new_n1432.out[0] (.names)                                                                                                            0.235     2.517
new_n1431.in[2] (.names)                                                                                                             0.100     2.617
new_n1431.out[0] (.names)                                                                                                            0.261     2.878
new_n1430.in[0] (.names)                                                                                                             0.613     3.491
new_n1430.out[0] (.names)                                                                                                            0.261     3.752
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.852
new_n1429_1.out[0] (.names)                                                                                                          0.261     4.113
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.213
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.474
new_n1427.in[1] (.names)                                                                                                             0.100     4.574
new_n1427.out[0] (.names)                                                                                                            0.261     4.835
new_n1465.in[1] (.names)                                                                                                             0.571     5.406
new_n1465.out[0] (.names)                                                                                                            0.235     5.641
n1591.in[2] (.names)                                                                                                                 0.914     6.555
n1591.out[0] (.names)                                                                                                                0.235     6.790
Youtport~17.D[0] (.latch)                                                                                                            0.000     6.790
data arrival time                                                                                                                              6.790

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~17.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.814


#End of timing report
