INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/ip/logo_rom_2/sim/logo_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logo_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/ip/dcm_25m_2/dcm_25m_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/ip/dcm_25m_2/dcm_25m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/imports/source/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/new/toPosedge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toPosedge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/imports/source/top_flyinglogo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flyinglogo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/imports/source/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/imports/source/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
