# Pipelined MIPS-32 Processor in Verilog

## ğŸš€ Overview
This project implements a **5-stage pipelined MIPS-32 processor** in Verilog, simulating instruction execution with a testbench. The design optimizes instruction execution by leveraging **instruction-level parallelism**.

## ğŸ“Œ Pipeline Stages
1ï¸âƒ£ **Instruction Fetch (IF)** â€“ Fetches the instruction from memory.  
2ï¸âƒ£ **Instruction Decode (ID)** â€“ Decodes the opcode and reads registers.  
3ï¸âƒ£ **Execute (EX)** â€“ Performs ALU operations.  
4ï¸âƒ£ **Memory Access (MEM)** â€“ Reads/writes data memory.  
5ï¸âƒ£ **Write Back (WB)** â€“ Stores results into registers.  

## ğŸ› ï¸ Features
âœ… Supports ALU operations (ADD, SUB, MUL, AND, OR, SLT)  
âœ… Handles memory operations (LW, SW)  
âœ… Implements branch instructions (BEQZ, BNEQZ)  
âœ… Uses **two-phase clocking** for optimized execution  
âœ… Simulated using a testbench for verification  

## ğŸ—ï¸ File Structure
```
ğŸ“‚ mips_pipeline
 â”œâ”€â”€ ğŸ“œ mips_pipeline.v      # Verilog code for the 5-stage MIPS processor
 â”œâ”€â”€ ğŸ“œ testbench.v          # Testbench to verify execution
 â”œâ”€â”€ ğŸ“œ README.md            # Project documentation
```

## ğŸ”¬ Simulation & Verification
The project is tested using a **Verilog testbench**, initializing registers, loading instructions, and verifying the results using `$display` statements.

#### âœ… Example Instruction Execution:
```verilog
mips.Mem[0]=32'h2801000a; // ADDI R1, R0, 10
mips.Mem[1]=32'h28020014; // ADDI R2, R0, 20
mips.Mem[2]=32'h28030019; // ADDI R3, R0, 25
mips.Mem[5]=32'h00222000; // ADD R4, R1, R2
mips.Mem[7]=32'h00832800; // ADD R5, R4, R3
mips.Mem[8]=32'hfc000000; // HALT

```
## ğŸ“¢ Contribute
Feel free to fork this repository, report issues, or suggest improvements! 
ğŸ“Œ **Connect with me on LinkedIn:** www.linkedin.com/in/lakshmi-vana-b6378a2ba
