$date
	Mon Nov 19 09:30:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ! \regs[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 " \regs[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 # \regs[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 $ \regs[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 % \regs[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 & \regs[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ' \regs[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ( \regs[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ) \regs[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 * \regs[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 + \regs[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 , \regs[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 - \regs[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 . \regs[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 / \regs[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 0 \regs[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 1 \regs[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 2 \regs[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 3 \regs[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 4 \regs[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 5 \regs[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 6 \regs[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 7 \regs[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 8 \regs[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 9 \regs[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 : \regs[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ; \regs[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 < \regs[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 = \regs[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 > \regs[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 ? \regs[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_sopc_tst $end
$scope module ori_sopc0 $end
$scope module mips0 $end
$scope module regfile0 $end
$var reg 32 @ \regs[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1195000
