\hypertarget{_t_a_r_g_e_t_c___register_map_8h}{}\section{T\+A\+R\+G\+E\+T\+C\+\_\+\+Register\+Map.\+h File Reference}
\label{_t_a_r_g_e_t_c___register_map_8h}\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include \char`\"{}xil\+\_\+printf.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}global.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}utility.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a7fd4241dfcd7f86a39e8c6f0bd5b457c}{T\+A\+R\+G\+E\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+M\+A\+P\+\_\+H}}~/$\ast$ by using protection macros $\ast$/
\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a15641f642908b1f115a5295e2206fe87}{T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG}}~1
\begin{DoxyCompactList}\small\item\em D\+AC Fine tune for delay cells 1 to 62, T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG is the base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a321a0eb262c8474b316901d339b2836c}{T\+C\+\_\+\+S\+S\+T\+O\+U\+T\+F\+B\+\_\+\+R\+EG}}~65
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+T\+O\+UT Feedback. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6d7aa4301c9b6fce55b14bd17a214f46}{T\+C\+\_\+\+S\+S\+P\+I\+N\+\_\+\+L\+E\+\_\+\+R\+EG}}~66
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+P\+IN Leading Edge (LE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aedc6e65dc93ee7c4c2dc5f54da4707fa}{T\+C\+\_\+\+S\+S\+P\+I\+N\+\_\+\+T\+E\+\_\+\+R\+EG}}~67
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+P\+IN Trailling Edge (TE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a64e7b473064dda2388c62ca6f9401d9c}{T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+L\+E\+\_\+\+R\+EG}}~68
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 2 Leading Edge (LE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_afb4e7e0a8c93b6d97873588ddc56dee0}{T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+T\+E\+\_\+\+R\+EG}}~69
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 2 Trailling Edge (TE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6012bc090472db2dca717951f5f5581c}{T\+C\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+L\+E\+\_\+\+R\+EG}}~70
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Leading Edge (LE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6dd9175b502ec0fe0801ef2b2ff38204}{T\+C\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+T\+E\+\_\+\+R\+EG}}~71
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Trailling Edge (TE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a38b53d704e6a878c589ac60e5e467829}{T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+L\+E\+\_\+\+R\+EG}}~72
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 1 Leading Edge (LE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a3f4ae09c51bcb6caa320c000c8aaa4e3}{T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+T\+E\+\_\+\+R\+EG}}~73
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 1 Trailling Edge (TE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a7d7e20c2496226449d02130ca7f9fd9e}{T\+C\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+L\+E\+\_\+\+R\+EG}}~74
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Leading Edge (LE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aceb2227d572ab34732319f88d9fd267d}{T\+C\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+T\+E\+\_\+\+R\+EG}}~75
\begin{DoxyCompactList}\small\item\em T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Trailling Edge (TE) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a8fe2df15572bcd67cf27adc1cb9b2702}{T\+C\+\_\+\+M\+O\+N\+T\+I\+M\+I\+N\+G\+\_\+\+R\+EG}}~76
\begin{DoxyCompactList}\small\item\em Monitor Timing Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_abba38eb7b4de931e6ca68697289b7f9d}{T\+C\+\_\+\+M\+T\+\_\+\+P\+A\+S\+S\+\_\+\+M\+A\+SK}}~0x00000004
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: P\+A\+SS. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aff546d26b72ef1f358437d0f020c523d}{T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+P\+O\+U\+T\+\_\+\+M\+A\+SK}}~0x00000000
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: S\+S\+P\+O\+UT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0a27210e8358fefa6032fcdbf5134d9d}{T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+T\+O\+U\+T\+\_\+\+M\+A\+SK}}~0x00000010
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: S\+S\+T\+O\+UT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0d3beb83b6d42970d44a614735d1fe5a}{T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+T\+O\+U\+T\+F\+B\+\_\+\+M\+A\+SK}}~0x00000020
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: S\+S\+T\+O\+U\+T\+FB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ac914f73f7ff8db1a134d9e2b4b65c9b9}{T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+P\+I\+N\+\_\+\+M\+A\+SK}}~0x00000030
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: S\+S\+P\+IN. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a2a1a65ddfd08eedd1613688a6484ffcd}{T\+C\+\_\+\+M\+T\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+M\+A\+SK}}~0x00000040
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: W\+R\+\_\+\+S\+T\+R\+B1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a1eea5d7878d4afe383a653b3fa1c6ee1}{T\+C\+\_\+\+M\+T\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+S\+Y\+N\+C\+\_\+\+M\+A\+SK}}~0x00000050
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: W\+R1\+\_\+\+A\+D\+DR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a9909d44f8978de1e25a05fb55fe76eba}{T\+C\+\_\+\+M\+T\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+M\+A\+SK}}~0x00000060
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: W\+R\+\_\+\+S\+T\+R\+B2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a2f385bae7b60c9a60c6912e6b6f88d8a}{T\+C\+\_\+\+M\+T\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+S\+Y\+N\+C\+\_\+\+M\+A\+SK}}~0x00000070
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: W\+R2\+\_\+\+A\+D\+DR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a137dfc2423fb0ce02c433b5e927e8b92}{T\+C\+\_\+\+M\+T\+\_\+\+V\+D\+D\+\_\+\+M\+A\+SK}}~0x00000080
\begin{DoxyCompactList}\small\item\em Monitor Timing Output Pin selection mask \+: V\+DD (set High) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a9479dfc6b7ea16de75f3f484bc33eb85}{T\+C\+\_\+\+V\+Q\+B\+U\+F\+F\+\_\+\+R\+EG}}~77
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for Q\+B\+I\+AS, V\+T\+R\+I\+MT and V\+B\+I\+AS. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a851119f869d726fd2f491fe1a2f73c88}{T\+C\+\_\+\+Q\+B\+I\+A\+S\+\_\+\+R\+EG}}~78
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for the Delay Lock Loop (D\+LL) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ad8c2147fbc76ce5accfaf914e5618172}{T\+C\+\_\+\+V\+T\+R\+I\+M\+T\+\_\+\+R\+EG}}~79
\begin{DoxyCompactList}\small\item\em D\+AC Voltage for fine tune of S\+S\+T\+O\+U\+FB signal. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aefc11a0ffdb29d47da553b0050f53ca9}{T\+C\+\_\+\+V\+B\+I\+A\+S\+\_\+\+R\+EG}}~80
\begin{DoxyCompactList}\small\item\em D\+AC Voltage for global fine tune of the Vdly1 to Vdly64, with base address T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a3b79a0397aab3ec3d35cf94070a9c730}{T\+C\+\_\+\+V\+A\+P\+B\+U\+F\+F\+\_\+\+R\+EG}}~81
\begin{DoxyCompactList}\small\item\em D\+AC Voltage bias for V\+A\+D\+JP, 0 = disable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a39420f232221429698f4a5d6b0316056}{T\+C\+\_\+\+V\+A\+D\+J\+P\+\_\+\+R\+EG}}~82
\begin{DoxyCompactList}\small\item\em D\+AC Voltage for the D\+LL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a715bc2cab8b7e6b65146677373a30bf4}{T\+C\+\_\+\+V\+A\+N\+B\+U\+F\+F\+\_\+\+R\+EG}}~83
\begin{DoxyCompactList}\small\item\em D\+AC Voltage bias for V\+A\+D\+JN, 0 = disable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6ada6f68b8bb6491096841e849bdaacc}{T\+C\+\_\+\+V\+A\+D\+J\+N\+\_\+\+R\+EG}}~84
\begin{DoxyCompactList}\small\item\em D\+AC Voltage for the D\+LL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aeea124acb8e9b77a31c2cab08e970e19}{T\+C\+\_\+\+S\+B\+B\+I\+A\+S\+\_\+\+R\+EG}}~85
\begin{DoxyCompactList}\small\item\em D\+AC Voltage bias for Super Buffer and Registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a13df1fcfc6c7eaebd8172059656a13ee}{T\+C\+\_\+\+V\+D\+I\+S\+C\+H\+\_\+\+R\+EG}}~86
\begin{DoxyCompactList}\small\item\em D\+AC Voltage bias for the discharge of the Wilkinson compator capacitor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ab5b96df1a3262e8aa6e63c70ec1c1439}{T\+C\+\_\+\+I\+S\+E\+L\+\_\+\+R\+EG}}~87
\begin{DoxyCompactList}\small\item\em D\+AC Voltage bias for increasing/decreasing the slope charge of the Wilkinson capacitor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ad458afbd85deb47d8d03f6598c371b7b}{T\+C\+\_\+\+D\+B\+B\+I\+A\+S\+\_\+\+R\+EG}}~88
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for S\+S\+B\+I\+AS, V\+D\+I\+S\+CH and I\+S\+EL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a8de727b19f1490c4a744512462df0ae5}{T\+C\+\_\+\+C\+M\+P\+B\+I\+A\+S2\+\_\+\+R\+EG}}~89
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for 2nd Mos\+F\+ET stage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6f70b4595954ee34ef051f037d60ad72}{T\+C\+\_\+\+P\+U\+B\+I\+A\+S\+\_\+\+R\+EG}}~90
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for the Pull-\/\+Up Mos\+F\+ET. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a981f56858ab0505bdfb5f44a8e383a08}{T\+C\+\_\+\+C\+M\+P\+B\+I\+A\+S\+I\+N\+\_\+\+R\+EG}}~91
\begin{DoxyCompactList}\small\item\em D\+AC Voltage Bias for the current source of the Wilkinson Comparator. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_af51134fc67d8fb0b51f0f740de167547}{T\+C\+\_\+\+M\+I\+S\+C\+D\+I\+G\+\_\+\+R\+EG}}~92
\begin{DoxyCompactList}\small\item\em Miscellanous register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0cbafe5115580fb4d1f0904c9922c984}{T\+C\+\_\+\+T\+P\+G\+\_\+\+R\+EG}}~128
\begin{DoxyCompactList}\small\item\em Test pattern generator Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a2e998c3bc3a8b7e9af80fd021f3e025f}{T\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+EG}}~129
\begin{DoxyCompactList}\small\item\em Programmable Logic (PL) control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a63ac36b9e7738f8045152703b0d12610}{W\+R\+I\+T\+E\+\_\+\+M\+A\+SK}}~0x00000001
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Write to T\+A\+R\+G\+E\+TC register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a438c77f5783ee313533f65a4c152e4ca}{R\+E\+G\+C\+L\+R\+\_\+\+M\+A\+SK}}~0x00000020
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: control over T\+A\+R\+G\+E\+TC Register Clear input (Reg\+C\+LR) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a596e8b51a5e6b2586991e248dc07165c}{S\+S\+\_\+\+T\+P\+G\+\_\+\+M\+A\+SK}}~0x00000080
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: control over T\+A\+R\+G\+E\+TC Sample Any Select input (Sampl\+\_\+\+Any), 0 = T\+PG or 1 = Sample. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a47f9d2a4d58cdfd1d178ca05bd3a5c17}{W\+I\+N\+D\+O\+W\+\_\+\+M\+A\+SK}}~0x00000400
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Sample and Readout of windows depending on the arguments in T\+C\+\_\+\+F\+S\+T\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG and T\+C\+\_\+\+N\+B\+R\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a16ee83208bcd1d26a5882850012aeab5}{S\+W\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}}~0x00001000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Software reset for PL side, 0=enable, 1 disable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a85a510fae85cfd4e624459edf02e404d}{S\+M\+O\+D\+E\+\_\+\+M\+A\+SK}}~0x00002000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Development bit for selection between interrupt mode, 0= each sample redout or 1=A\+X\+I-\/\+D\+MA. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a37a6f450b340fa97d3ee7193c767db89}{T\+E\+S\+T\+S\+T\+R\+E\+A\+M\+\_\+\+M\+A\+SK}}~0x00004000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Test the stream by sending dummy data from A\+X\+I-\/\+Stream component. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a073c40dc6c27cf12d24ae5afb37d25bd}{T\+E\+S\+T\+F\+I\+F\+O\+\_\+\+M\+A\+SK}}~0x00008000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: Test the F\+I\+FO manager by filling it with dummy data. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_afdc9e8073d00d7022055ab159c9053b1}{P\+S\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}}~0x00010000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: processing system busy mask, to diable new transfer before it is ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ab04b91f2ac4e34719c5e3605f3e34bd2}{C\+P\+U\+M\+O\+D\+E\+\_\+\+M\+A\+SK}}~0x00020000
\begin{DoxyCompactList}\small\item\em PL Control Mask \+: PL Running mode, 0=User Mode or 1 = Trigger mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a14c1fe49c274c8d2b558d9f06876e2bc}{T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+EG}}~130
\begin{DoxyCompactList}\small\item\em Programmable Logic (PL) status register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a1756efebd567c063f8a5c230e47d53d9}{B\+U\+S\+Y\+\_\+\+M\+A\+SK}}~0x00000001
\begin{DoxyCompactList}\small\item\em PL Status Mask \+: Write Register action status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a2f89f798b65218af57462a164d5b10a1}{L\+O\+C\+K\+E\+D\+\_\+\+M\+A\+SK}}~0x00000002
\begin{DoxyCompactList}\small\item\em PL Status Mask \+: Clock management system M\+M\+CM lock feedback. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_acd03059921c3be5f2e51640bd0bc42da}{S\+T\+O\+R\+A\+G\+E\+\_\+\+M\+A\+SK}}~0x00000004
\begin{DoxyCompactList}\small\item\em PL Status Mask \+: Feedback of the sample and readout of Windows action (W\+I\+N\+D\+O\+W\+\_\+\+M\+A\+SK in control register) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ab8b77e044cc8d0c088d9d82ff5cbb73e}{S\+S\+V\+A\+L\+I\+D\+\_\+\+M\+A\+SK}}~0x00000008
\begin{DoxyCompactList}\small\item\em PL Status Mask \+: Sample Select valid signal, monitors new sample availibility. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ac2e0faa3c4766775b9fbc072eead0651}{W\+I\+N\+D\+O\+W\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}}~0x00000010
\begin{DoxyCompactList}\small\item\em PL Status Mask \+: Monitor busy bit for the readout, digitization and sample readout processes. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a541a68bae30e30500105023cee98510a}{T\+C\+\_\+\+A\+D\+D\+R\+\_\+\+R\+EG}}~131
\begin{DoxyCompactList}\small\item\em Address of register to be update in the T\+A\+R\+G\+E\+TC for a write register operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a2e5a2c236b51f5b33c83818b054b2361}{T\+C\+\_\+\+D\+A\+T\+A\+\_\+\+O\+U\+T\+\_\+\+R\+EG}}~132
\begin{DoxyCompactList}\small\item\em read back register for write register operation \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a40b8d179eced9e0232eb8f323e1bdc9d}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H0\+\_\+\+R\+EG}}~133
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 0 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aba1b2b59ff837fb5cd09d54fd982cdfe}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H1\+\_\+\+R\+EG}}~134
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 1 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a3c80cf8b07eb66f7831ba7a43fb33764}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H2\+\_\+\+R\+EG}}~135
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 2 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6eed0aea901f042f61f48784f5811aa7}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H3\+\_\+\+R\+EG}}~136
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 3 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ac0d14d7a16998f3b6309c6ebce72123f}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H4\+\_\+\+R\+EG}}~137
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 4 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a1c0a273ae0bec71a899cf55556053c29}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H5\+\_\+\+R\+EG}}~138
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 5 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ae7344b1916ed6522f65a77de064f993e}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H6\+\_\+\+R\+EG}}~139
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 6 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a3278d32f7947ce4978e23965d943f202}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H7\+\_\+\+R\+EG}}~140
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 7 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_aa241e8643d2b2c2d70ab01e0d0b76c45}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H8\+\_\+\+R\+EG}}~141
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 8 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a39c687a6f9ec0d2f8ccb3b2faecfde3c}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H9\+\_\+\+R\+EG}}~142
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 9 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a955fb8aa57f521bf1ecd73a46f436451}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H10\+\_\+\+R\+EG}}~143
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 10 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ad21b7cae9364377be74c4f8955b8c591}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H11\+\_\+\+R\+EG}}~144
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 11 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a89d3c191e09b5a2fd9dba84d131bbcc7}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H12\+\_\+\+R\+EG}}~145
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 12 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0e1c8296e9f2306d1977b8d568c73dc3}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H13\+\_\+\+R\+EG}}~146
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 13 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a29b485c0731976566c3af66844eb7462}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H14\+\_\+\+R\+EG}}~147
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 14 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a36ebe25b50f49943be34477eef8c396a}{T\+C\+\_\+e\+D\+O\+\_\+\+C\+H15\+\_\+\+R\+EG}}~148
\begin{DoxyCompactList}\small\item\em Sample readout for Channel 15 using S\+M\+O\+DE=0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a28fad39d9c8a3c759f3abf9dc9107bd7}{T\+C\+\_\+\+F\+S\+T\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG}}~151
\begin{DoxyCompactList}\small\item\em For windowr operation in User Mode (C\+P\+U\+M\+O\+DE=0), this register specifies the first window from 0 to 511. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a6ca907085d9165322955478f133bb97e}{T\+C\+\_\+\+N\+B\+R\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG}}~152
\begin{DoxyCompactList}\small\item\em For window operation in User Mode (C\+P\+U\+M\+O\+DE=0), this register specifies the number of window to be readout consecutively, M\+A\+X\+I\+M\+UM is 15 windows. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_af83756a6f11b1fda120f23e902dc2d30}{L\+A\+S\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+A\+D\+DR}}~153
\begin{DoxyCompactList}\small\item\em Last register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a514ad415fb6125ba296793df7d1a468a}{E\+N\+A\+B\+LE}}~1
\begin{DoxyCompactList}\small\item\em PL Control Register Mask enable action. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a99496f7308834e8b220f7894efa0b6ab}{D\+I\+S\+A\+B\+LE}}~0
\begin{DoxyCompactList}\small\item\em PL Control Register Mask disable action. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ab5889105dcd019008c9448dff61323f6}{I\+N\+IT}}~2
\begin{DoxyCompactList}\small\item\em PL Control Register Mask I\+N\+IT action. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a75c207718aac25b039f539a717bedf1c}{Set\+Target\+C\+Registers}} (void)
\begin{DoxyCompactList}\small\item\em Set the TargetC Registers to default value using A\+XI Lite control. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0d2306afc10a029a7860a9397c4a168d}{Get\+Target\+C\+Status}} ()
\begin{DoxyCompactList}\small\item\em In V\+E\+R\+B\+O\+SE mode, print the status bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a94d4774c370e66c8f467fb25ba84ac0e}{Get\+Target\+C\+Control}} ()
\begin{DoxyCompactList}\small\item\em In V\+E\+R\+B\+O\+SE mode, print the control bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_ab78e8b74db0db6f7923e5e5b4d07cb9a}{Control\+Register\+Write}} (int mask, int action\+ID)
\begin{DoxyCompactList}\small\item\em Change a bit in the control register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_a0171687cfd99ad3e2d9b00bdacd88d36}{Write\+Register}} (int reg\+ID, int reg\+Data)
\begin{DoxyCompactList}\small\item\em Change the value of a T\+A\+R\+G\+ET register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_t_a_r_g_e_t_c___register_map_8h_adae92300a2b891ea8cc718bf2904ca74}{Write\+Read\+Back\+Register}} (int reg\+ID, int reg\+Data)
\begin{DoxyCompactList}\small\item\em Change the value of a T\+A\+R\+G\+ET register and reads it back. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyAuthor}{Author}
Jonathan Hendriks 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
14th November 2018 
\end{DoxyDate}
\begin{DoxyVersion}{Version}
0.\+0 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a1756efebd567c063f8a5c230e47d53d9}\label{_t_a_r_g_e_t_c___register_map_8h_a1756efebd567c063f8a5c230e47d53d9}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!BUSY\_MASK@{BUSY\_MASK}}
\index{BUSY\_MASK@{BUSY\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{BUSY\_MASK}{BUSY\_MASK}}
{\footnotesize\ttfamily \#define B\+U\+S\+Y\+\_\+\+M\+A\+SK~0x00000001}



PL Status Mask \+: Write Register action status. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ab04b91f2ac4e34719c5e3605f3e34bd2}\label{_t_a_r_g_e_t_c___register_map_8h_ab04b91f2ac4e34719c5e3605f3e34bd2}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!CPUMODE\_MASK@{CPUMODE\_MASK}}
\index{CPUMODE\_MASK@{CPUMODE\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{CPUMODE\_MASK}{CPUMODE\_MASK}}
{\footnotesize\ttfamily \#define C\+P\+U\+M\+O\+D\+E\+\_\+\+M\+A\+SK~0x00020000}



PL Control Mask \+: PL Running mode, 0=User Mode or 1 = Trigger mode. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a99496f7308834e8b220f7894efa0b6ab}\label{_t_a_r_g_e_t_c___register_map_8h_a99496f7308834e8b220f7894efa0b6ab}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!DISABLE@{DISABLE}}
\index{DISABLE@{DISABLE}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{DISABLE}{DISABLE}}
{\footnotesize\ttfamily \#define D\+I\+S\+A\+B\+LE~0}



PL Control Register Mask disable action. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a514ad415fb6125ba296793df7d1a468a}\label{_t_a_r_g_e_t_c___register_map_8h_a514ad415fb6125ba296793df7d1a468a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!ENABLE@{ENABLE}}
\index{ENABLE@{ENABLE}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{ENABLE}{ENABLE}}
{\footnotesize\ttfamily \#define E\+N\+A\+B\+LE~1}



PL Control Register Mask enable action. 

Utility define \mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ab5889105dcd019008c9448dff61323f6}\label{_t_a_r_g_e_t_c___register_map_8h_ab5889105dcd019008c9448dff61323f6}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!INIT@{INIT}}
\index{INIT@{INIT}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{INIT}{INIT}}
{\footnotesize\ttfamily \#define I\+N\+IT~2}



PL Control Register Mask I\+N\+IT action. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_af83756a6f11b1fda120f23e902dc2d30}\label{_t_a_r_g_e_t_c___register_map_8h_af83756a6f11b1fda120f23e902dc2d30}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!LAST\_REGISTER\_ADDR@{LAST\_REGISTER\_ADDR}}
\index{LAST\_REGISTER\_ADDR@{LAST\_REGISTER\_ADDR}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{LAST\_REGISTER\_ADDR}{LAST\_REGISTER\_ADDR}}
{\footnotesize\ttfamily \#define L\+A\+S\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+A\+D\+DR~153}



Last register. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a2f89f798b65218af57462a164d5b10a1}\label{_t_a_r_g_e_t_c___register_map_8h_a2f89f798b65218af57462a164d5b10a1}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!LOCKED\_MASK@{LOCKED\_MASK}}
\index{LOCKED\_MASK@{LOCKED\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{LOCKED\_MASK}{LOCKED\_MASK}}
{\footnotesize\ttfamily \#define L\+O\+C\+K\+E\+D\+\_\+\+M\+A\+SK~0x00000002}



PL Status Mask \+: Clock management system M\+M\+CM lock feedback. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_afdc9e8073d00d7022055ab159c9053b1}\label{_t_a_r_g_e_t_c___register_map_8h_afdc9e8073d00d7022055ab159c9053b1}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!PSBUSY\_MASK@{PSBUSY\_MASK}}
\index{PSBUSY\_MASK@{PSBUSY\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{PSBUSY\_MASK}{PSBUSY\_MASK}}
{\footnotesize\ttfamily \#define P\+S\+B\+U\+S\+Y\+\_\+\+M\+A\+SK~0x00010000}



PL Control Mask \+: processing system busy mask, to diable new transfer before it is ready. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a438c77f5783ee313533f65a4c152e4ca}\label{_t_a_r_g_e_t_c___register_map_8h_a438c77f5783ee313533f65a4c152e4ca}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!REGCLR\_MASK@{REGCLR\_MASK}}
\index{REGCLR\_MASK@{REGCLR\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{REGCLR\_MASK}{REGCLR\_MASK}}
{\footnotesize\ttfamily \#define R\+E\+G\+C\+L\+R\+\_\+\+M\+A\+SK~0x00000020}



PL Control Mask \+: control over T\+A\+R\+G\+E\+TC Register Clear input (Reg\+C\+LR) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a85a510fae85cfd4e624459edf02e404d}\label{_t_a_r_g_e_t_c___register_map_8h_a85a510fae85cfd4e624459edf02e404d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!SMODE\_MASK@{SMODE\_MASK}}
\index{SMODE\_MASK@{SMODE\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{SMODE\_MASK}{SMODE\_MASK}}
{\footnotesize\ttfamily \#define S\+M\+O\+D\+E\+\_\+\+M\+A\+SK~0x00002000}



PL Control Mask \+: Development bit for selection between interrupt mode, 0= each sample redout or 1=A\+X\+I-\/\+D\+MA. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a596e8b51a5e6b2586991e248dc07165c}\label{_t_a_r_g_e_t_c___register_map_8h_a596e8b51a5e6b2586991e248dc07165c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!SS\_TPG\_MASK@{SS\_TPG\_MASK}}
\index{SS\_TPG\_MASK@{SS\_TPG\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{SS\_TPG\_MASK}{SS\_TPG\_MASK}}
{\footnotesize\ttfamily \#define S\+S\+\_\+\+T\+P\+G\+\_\+\+M\+A\+SK~0x00000080}



PL Control Mask \+: control over T\+A\+R\+G\+E\+TC Sample Any Select input (Sampl\+\_\+\+Any), 0 = T\+PG or 1 = Sample. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ab8b77e044cc8d0c088d9d82ff5cbb73e}\label{_t_a_r_g_e_t_c___register_map_8h_ab8b77e044cc8d0c088d9d82ff5cbb73e}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!SSVALID\_MASK@{SSVALID\_MASK}}
\index{SSVALID\_MASK@{SSVALID\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{SSVALID\_MASK}{SSVALID\_MASK}}
{\footnotesize\ttfamily \#define S\+S\+V\+A\+L\+I\+D\+\_\+\+M\+A\+SK~0x00000008}



PL Status Mask \+: Sample Select valid signal, monitors new sample availibility. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_acd03059921c3be5f2e51640bd0bc42da}\label{_t_a_r_g_e_t_c___register_map_8h_acd03059921c3be5f2e51640bd0bc42da}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!STORAGE\_MASK@{STORAGE\_MASK}}
\index{STORAGE\_MASK@{STORAGE\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{STORAGE\_MASK}{STORAGE\_MASK}}
{\footnotesize\ttfamily \#define S\+T\+O\+R\+A\+G\+E\+\_\+\+M\+A\+SK~0x00000004}



PL Status Mask \+: Feedback of the sample and readout of Windows action (W\+I\+N\+D\+O\+W\+\_\+\+M\+A\+SK in control register) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a16ee83208bcd1d26a5882850012aeab5}\label{_t_a_r_g_e_t_c___register_map_8h_a16ee83208bcd1d26a5882850012aeab5}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!SWRESET\_MASK@{SWRESET\_MASK}}
\index{SWRESET\_MASK@{SWRESET\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{SWRESET\_MASK}{SWRESET\_MASK}}
{\footnotesize\ttfamily \#define S\+W\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK~0x00001000}



PL Control Mask \+: Software reset for PL side, 0=enable, 1 disable. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a7fd4241dfcd7f86a39e8c6f0bd5b457c}\label{_t_a_r_g_e_t_c___register_map_8h_a7fd4241dfcd7f86a39e8c6f0bd5b457c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TARGETC\_REGISTERMAP\_H@{TARGETC\_REGISTERMAP\_H}}
\index{TARGETC\_REGISTERMAP\_H@{TARGETC\_REGISTERMAP\_H}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TARGETC\_REGISTERMAP\_H}{TARGETC\_REGISTERMAP\_H}}
{\footnotesize\ttfamily \#define T\+A\+R\+G\+E\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+M\+A\+P\+\_\+H~/$\ast$ by using protection macros $\ast$/}

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a541a68bae30e30500105023cee98510a}\label{_t_a_r_g_e_t_c___register_map_8h_a541a68bae30e30500105023cee98510a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_ADDR\_REG@{TC\_ADDR\_REG}}
\index{TC\_ADDR\_REG@{TC\_ADDR\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_ADDR\_REG}{TC\_ADDR\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+A\+D\+D\+R\+\_\+\+R\+EG~131}



Address of register to be update in the T\+A\+R\+G\+E\+TC for a write register operation. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a8de727b19f1490c4a744512462df0ae5}\label{_t_a_r_g_e_t_c___register_map_8h_a8de727b19f1490c4a744512462df0ae5}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_CMPBIAS2\_REG@{TC\_CMPBIAS2\_REG}}
\index{TC\_CMPBIAS2\_REG@{TC\_CMPBIAS2\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_CMPBIAS2\_REG}{TC\_CMPBIAS2\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+C\+M\+P\+B\+I\+A\+S2\+\_\+\+R\+EG~89}



D\+AC Voltage Bias for 2nd Mos\+F\+ET stage. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a981f56858ab0505bdfb5f44a8e383a08}\label{_t_a_r_g_e_t_c___register_map_8h_a981f56858ab0505bdfb5f44a8e383a08}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_CMPBIASIN\_REG@{TC\_CMPBIASIN\_REG}}
\index{TC\_CMPBIASIN\_REG@{TC\_CMPBIASIN\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_CMPBIASIN\_REG}{TC\_CMPBIASIN\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+C\+M\+P\+B\+I\+A\+S\+I\+N\+\_\+\+R\+EG~91}



D\+AC Voltage Bias for the current source of the Wilkinson Comparator. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a2e998c3bc3a8b7e9af80fd021f3e025f}\label{_t_a_r_g_e_t_c___register_map_8h_a2e998c3bc3a8b7e9af80fd021f3e025f}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_CONTROL\_REG@{TC\_CONTROL\_REG}}
\index{TC\_CONTROL\_REG@{TC\_CONTROL\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_CONTROL\_REG}{TC\_CONTROL\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+EG~129}



Programmable Logic (PL) control register. 

P\+L-\/\+PS User registers \mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a2e5a2c236b51f5b33c83818b054b2361}\label{_t_a_r_g_e_t_c___register_map_8h_a2e5a2c236b51f5b33c83818b054b2361}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_DATA\_OUT\_REG@{TC\_DATA\_OUT\_REG}}
\index{TC\_DATA\_OUT\_REG@{TC\_DATA\_OUT\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_DATA\_OUT\_REG}{TC\_DATA\_OUT\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+D\+A\+T\+A\+\_\+\+O\+U\+T\+\_\+\+R\+EG~132}



read back register for write register operation 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ad458afbd85deb47d8d03f6598c371b7b}\label{_t_a_r_g_e_t_c___register_map_8h_ad458afbd85deb47d8d03f6598c371b7b}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_DBBIAS\_REG@{TC\_DBBIAS\_REG}}
\index{TC\_DBBIAS\_REG@{TC\_DBBIAS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_DBBIAS\_REG}{TC\_DBBIAS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+D\+B\+B\+I\+A\+S\+\_\+\+R\+EG~88}



D\+AC Voltage Bias for S\+S\+B\+I\+AS, V\+D\+I\+S\+CH and I\+S\+EL. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a40b8d179eced9e0232eb8f323e1bdc9d}\label{_t_a_r_g_e_t_c___register_map_8h_a40b8d179eced9e0232eb8f323e1bdc9d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH0\_REG@{TC\_eDO\_CH0\_REG}}
\index{TC\_eDO\_CH0\_REG@{TC\_eDO\_CH0\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH0\_REG}{TC\_eDO\_CH0\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H0\+\_\+\+R\+EG~133}



Sample readout for Channel 0 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a955fb8aa57f521bf1ecd73a46f436451}\label{_t_a_r_g_e_t_c___register_map_8h_a955fb8aa57f521bf1ecd73a46f436451}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH10\_REG@{TC\_eDO\_CH10\_REG}}
\index{TC\_eDO\_CH10\_REG@{TC\_eDO\_CH10\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH10\_REG}{TC\_eDO\_CH10\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H10\+\_\+\+R\+EG~143}



Sample readout for Channel 10 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ad21b7cae9364377be74c4f8955b8c591}\label{_t_a_r_g_e_t_c___register_map_8h_ad21b7cae9364377be74c4f8955b8c591}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH11\_REG@{TC\_eDO\_CH11\_REG}}
\index{TC\_eDO\_CH11\_REG@{TC\_eDO\_CH11\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH11\_REG}{TC\_eDO\_CH11\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H11\+\_\+\+R\+EG~144}



Sample readout for Channel 11 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a89d3c191e09b5a2fd9dba84d131bbcc7}\label{_t_a_r_g_e_t_c___register_map_8h_a89d3c191e09b5a2fd9dba84d131bbcc7}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH12\_REG@{TC\_eDO\_CH12\_REG}}
\index{TC\_eDO\_CH12\_REG@{TC\_eDO\_CH12\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH12\_REG}{TC\_eDO\_CH12\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H12\+\_\+\+R\+EG~145}



Sample readout for Channel 12 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0e1c8296e9f2306d1977b8d568c73dc3}\label{_t_a_r_g_e_t_c___register_map_8h_a0e1c8296e9f2306d1977b8d568c73dc3}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH13\_REG@{TC\_eDO\_CH13\_REG}}
\index{TC\_eDO\_CH13\_REG@{TC\_eDO\_CH13\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH13\_REG}{TC\_eDO\_CH13\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H13\+\_\+\+R\+EG~146}



Sample readout for Channel 13 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a29b485c0731976566c3af66844eb7462}\label{_t_a_r_g_e_t_c___register_map_8h_a29b485c0731976566c3af66844eb7462}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH14\_REG@{TC\_eDO\_CH14\_REG}}
\index{TC\_eDO\_CH14\_REG@{TC\_eDO\_CH14\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH14\_REG}{TC\_eDO\_CH14\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H14\+\_\+\+R\+EG~147}



Sample readout for Channel 14 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a36ebe25b50f49943be34477eef8c396a}\label{_t_a_r_g_e_t_c___register_map_8h_a36ebe25b50f49943be34477eef8c396a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH15\_REG@{TC\_eDO\_CH15\_REG}}
\index{TC\_eDO\_CH15\_REG@{TC\_eDO\_CH15\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH15\_REG}{TC\_eDO\_CH15\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H15\+\_\+\+R\+EG~148}



Sample readout for Channel 15 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aba1b2b59ff837fb5cd09d54fd982cdfe}\label{_t_a_r_g_e_t_c___register_map_8h_aba1b2b59ff837fb5cd09d54fd982cdfe}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH1\_REG@{TC\_eDO\_CH1\_REG}}
\index{TC\_eDO\_CH1\_REG@{TC\_eDO\_CH1\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH1\_REG}{TC\_eDO\_CH1\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H1\+\_\+\+R\+EG~134}



Sample readout for Channel 1 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a3c80cf8b07eb66f7831ba7a43fb33764}\label{_t_a_r_g_e_t_c___register_map_8h_a3c80cf8b07eb66f7831ba7a43fb33764}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH2\_REG@{TC\_eDO\_CH2\_REG}}
\index{TC\_eDO\_CH2\_REG@{TC\_eDO\_CH2\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH2\_REG}{TC\_eDO\_CH2\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H2\+\_\+\+R\+EG~135}



Sample readout for Channel 2 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6eed0aea901f042f61f48784f5811aa7}\label{_t_a_r_g_e_t_c___register_map_8h_a6eed0aea901f042f61f48784f5811aa7}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH3\_REG@{TC\_eDO\_CH3\_REG}}
\index{TC\_eDO\_CH3\_REG@{TC\_eDO\_CH3\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH3\_REG}{TC\_eDO\_CH3\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H3\+\_\+\+R\+EG~136}



Sample readout for Channel 3 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ac0d14d7a16998f3b6309c6ebce72123f}\label{_t_a_r_g_e_t_c___register_map_8h_ac0d14d7a16998f3b6309c6ebce72123f}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH4\_REG@{TC\_eDO\_CH4\_REG}}
\index{TC\_eDO\_CH4\_REG@{TC\_eDO\_CH4\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH4\_REG}{TC\_eDO\_CH4\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H4\+\_\+\+R\+EG~137}



Sample readout for Channel 4 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a1c0a273ae0bec71a899cf55556053c29}\label{_t_a_r_g_e_t_c___register_map_8h_a1c0a273ae0bec71a899cf55556053c29}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH5\_REG@{TC\_eDO\_CH5\_REG}}
\index{TC\_eDO\_CH5\_REG@{TC\_eDO\_CH5\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH5\_REG}{TC\_eDO\_CH5\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H5\+\_\+\+R\+EG~138}



Sample readout for Channel 5 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ae7344b1916ed6522f65a77de064f993e}\label{_t_a_r_g_e_t_c___register_map_8h_ae7344b1916ed6522f65a77de064f993e}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH6\_REG@{TC\_eDO\_CH6\_REG}}
\index{TC\_eDO\_CH6\_REG@{TC\_eDO\_CH6\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH6\_REG}{TC\_eDO\_CH6\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H6\+\_\+\+R\+EG~139}



Sample readout for Channel 6 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a3278d32f7947ce4978e23965d943f202}\label{_t_a_r_g_e_t_c___register_map_8h_a3278d32f7947ce4978e23965d943f202}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH7\_REG@{TC\_eDO\_CH7\_REG}}
\index{TC\_eDO\_CH7\_REG@{TC\_eDO\_CH7\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH7\_REG}{TC\_eDO\_CH7\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H7\+\_\+\+R\+EG~140}



Sample readout for Channel 7 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aa241e8643d2b2c2d70ab01e0d0b76c45}\label{_t_a_r_g_e_t_c___register_map_8h_aa241e8643d2b2c2d70ab01e0d0b76c45}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH8\_REG@{TC\_eDO\_CH8\_REG}}
\index{TC\_eDO\_CH8\_REG@{TC\_eDO\_CH8\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH8\_REG}{TC\_eDO\_CH8\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H8\+\_\+\+R\+EG~141}



Sample readout for Channel 8 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a39c687a6f9ec0d2f8ccb3b2faecfde3c}\label{_t_a_r_g_e_t_c___register_map_8h_a39c687a6f9ec0d2f8ccb3b2faecfde3c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_eDO\_CH9\_REG@{TC\_eDO\_CH9\_REG}}
\index{TC\_eDO\_CH9\_REG@{TC\_eDO\_CH9\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_eDO\_CH9\_REG}{TC\_eDO\_CH9\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+e\+D\+O\+\_\+\+C\+H9\+\_\+\+R\+EG~142}



Sample readout for Channel 9 using S\+M\+O\+DE=0. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a28fad39d9c8a3c759f3abf9dc9107bd7}\label{_t_a_r_g_e_t_c___register_map_8h_a28fad39d9c8a3c759f3abf9dc9107bd7}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_FSTWINDOW\_REG@{TC\_FSTWINDOW\_REG}}
\index{TC\_FSTWINDOW\_REG@{TC\_FSTWINDOW\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_FSTWINDOW\_REG}{TC\_FSTWINDOW\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+F\+S\+T\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG~151}



For windowr operation in User Mode (C\+P\+U\+M\+O\+DE=0), this register specifies the first window from 0 to 511. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ab5b96df1a3262e8aa6e63c70ec1c1439}\label{_t_a_r_g_e_t_c___register_map_8h_ab5b96df1a3262e8aa6e63c70ec1c1439}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_ISEL\_REG@{TC\_ISEL\_REG}}
\index{TC\_ISEL\_REG@{TC\_ISEL\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_ISEL\_REG}{TC\_ISEL\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+I\+S\+E\+L\+\_\+\+R\+EG~87}



D\+AC Voltage bias for increasing/decreasing the slope charge of the Wilkinson capacitor. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_af51134fc67d8fb0b51f0f740de167547}\label{_t_a_r_g_e_t_c___register_map_8h_af51134fc67d8fb0b51f0f740de167547}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MISCDIG\_REG@{TC\_MISCDIG\_REG}}
\index{TC\_MISCDIG\_REG@{TC\_MISCDIG\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MISCDIG\_REG}{TC\_MISCDIG\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+I\+S\+C\+D\+I\+G\+\_\+\+R\+EG~92}



Miscellanous register. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a8fe2df15572bcd67cf27adc1cb9b2702}\label{_t_a_r_g_e_t_c___register_map_8h_a8fe2df15572bcd67cf27adc1cb9b2702}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MONTIMING\_REG@{TC\_MONTIMING\_REG}}
\index{TC\_MONTIMING\_REG@{TC\_MONTIMING\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MONTIMING\_REG}{TC\_MONTIMING\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+O\+N\+T\+I\+M\+I\+N\+G\+\_\+\+R\+EG~76}



Monitor Timing Register. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_abba38eb7b4de931e6ca68697289b7f9d}\label{_t_a_r_g_e_t_c___register_map_8h_abba38eb7b4de931e6ca68697289b7f9d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_PASS\_MASK@{TC\_MT\_PASS\_MASK}}
\index{TC\_MT\_PASS\_MASK@{TC\_MT\_PASS\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_PASS\_MASK}{TC\_MT\_PASS\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+P\+A\+S\+S\+\_\+\+M\+A\+SK~0x00000004}



Monitor Timing Output Pin selection mask \+: P\+A\+SS. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ac914f73f7ff8db1a134d9e2b4b65c9b9}\label{_t_a_r_g_e_t_c___register_map_8h_ac914f73f7ff8db1a134d9e2b4b65c9b9}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_SSPIN\_MASK@{TC\_MT\_SSPIN\_MASK}}
\index{TC\_MT\_SSPIN\_MASK@{TC\_MT\_SSPIN\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_SSPIN\_MASK}{TC\_MT\_SSPIN\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+P\+I\+N\+\_\+\+M\+A\+SK~0x00000030}



Monitor Timing Output Pin selection mask \+: S\+S\+P\+IN. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aff546d26b72ef1f358437d0f020c523d}\label{_t_a_r_g_e_t_c___register_map_8h_aff546d26b72ef1f358437d0f020c523d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_SSPOUT\_MASK@{TC\_MT\_SSPOUT\_MASK}}
\index{TC\_MT\_SSPOUT\_MASK@{TC\_MT\_SSPOUT\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_SSPOUT\_MASK}{TC\_MT\_SSPOUT\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+P\+O\+U\+T\+\_\+\+M\+A\+SK~0x00000000}



Monitor Timing Output Pin selection mask \+: S\+S\+P\+O\+UT. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0a27210e8358fefa6032fcdbf5134d9d}\label{_t_a_r_g_e_t_c___register_map_8h_a0a27210e8358fefa6032fcdbf5134d9d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_SSTOUT\_MASK@{TC\_MT\_SSTOUT\_MASK}}
\index{TC\_MT\_SSTOUT\_MASK@{TC\_MT\_SSTOUT\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_SSTOUT\_MASK}{TC\_MT\_SSTOUT\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+T\+O\+U\+T\+\_\+\+M\+A\+SK~0x00000010}



Monitor Timing Output Pin selection mask \+: S\+S\+T\+O\+UT. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0d3beb83b6d42970d44a614735d1fe5a}\label{_t_a_r_g_e_t_c___register_map_8h_a0d3beb83b6d42970d44a614735d1fe5a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_SSTOUTFB\_MASK@{TC\_MT\_SSTOUTFB\_MASK}}
\index{TC\_MT\_SSTOUTFB\_MASK@{TC\_MT\_SSTOUTFB\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_SSTOUTFB\_MASK}{TC\_MT\_SSTOUTFB\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+S\+S\+T\+O\+U\+T\+F\+B\+\_\+\+M\+A\+SK~0x00000020}



Monitor Timing Output Pin selection mask \+: S\+S\+T\+O\+U\+T\+FB. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a137dfc2423fb0ce02c433b5e927e8b92}\label{_t_a_r_g_e_t_c___register_map_8h_a137dfc2423fb0ce02c433b5e927e8b92}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_VDD\_MASK@{TC\_MT\_VDD\_MASK}}
\index{TC\_MT\_VDD\_MASK@{TC\_MT\_VDD\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_VDD\_MASK}{TC\_MT\_VDD\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+V\+D\+D\+\_\+\+M\+A\+SK~0x00000080}



Monitor Timing Output Pin selection mask \+: V\+DD (set High) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a1eea5d7878d4afe383a653b3fa1c6ee1}\label{_t_a_r_g_e_t_c___register_map_8h_a1eea5d7878d4afe383a653b3fa1c6ee1}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_WR1\_ADDR\_SYNC\_MASK@{TC\_MT\_WR1\_ADDR\_SYNC\_MASK}}
\index{TC\_MT\_WR1\_ADDR\_SYNC\_MASK@{TC\_MT\_WR1\_ADDR\_SYNC\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_WR1\_ADDR\_SYNC\_MASK}{TC\_MT\_WR1\_ADDR\_SYNC\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+S\+Y\+N\+C\+\_\+\+M\+A\+SK~0x00000050}



Monitor Timing Output Pin selection mask \+: W\+R1\+\_\+\+A\+D\+DR. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a2f385bae7b60c9a60c6912e6b6f88d8a}\label{_t_a_r_g_e_t_c___register_map_8h_a2f385bae7b60c9a60c6912e6b6f88d8a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_WR2\_ADDR\_SYNC\_MASK@{TC\_MT\_WR2\_ADDR\_SYNC\_MASK}}
\index{TC\_MT\_WR2\_ADDR\_SYNC\_MASK@{TC\_MT\_WR2\_ADDR\_SYNC\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_WR2\_ADDR\_SYNC\_MASK}{TC\_MT\_WR2\_ADDR\_SYNC\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+S\+Y\+N\+C\+\_\+\+M\+A\+SK~0x00000070}



Monitor Timing Output Pin selection mask \+: W\+R2\+\_\+\+A\+D\+DR. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a2a1a65ddfd08eedd1613688a6484ffcd}\label{_t_a_r_g_e_t_c___register_map_8h_a2a1a65ddfd08eedd1613688a6484ffcd}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_WR\_STRB1\_MASK@{TC\_MT\_WR\_STRB1\_MASK}}
\index{TC\_MT\_WR\_STRB1\_MASK@{TC\_MT\_WR\_STRB1\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_WR\_STRB1\_MASK}{TC\_MT\_WR\_STRB1\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+M\+A\+SK~0x00000040}



Monitor Timing Output Pin selection mask \+: W\+R\+\_\+\+S\+T\+R\+B1. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a9909d44f8978de1e25a05fb55fe76eba}\label{_t_a_r_g_e_t_c___register_map_8h_a9909d44f8978de1e25a05fb55fe76eba}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_MT\_WR\_STRB2\_MASK@{TC\_MT\_WR\_STRB2\_MASK}}
\index{TC\_MT\_WR\_STRB2\_MASK@{TC\_MT\_WR\_STRB2\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_MT\_WR\_STRB2\_MASK}{TC\_MT\_WR\_STRB2\_MASK}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+M\+T\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+M\+A\+SK~0x00000060}



Monitor Timing Output Pin selection mask \+: W\+R\+\_\+\+S\+T\+R\+B2. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6ca907085d9165322955478f133bb97e}\label{_t_a_r_g_e_t_c___register_map_8h_a6ca907085d9165322955478f133bb97e}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_NBRWINDOW\_REG@{TC\_NBRWINDOW\_REG}}
\index{TC\_NBRWINDOW\_REG@{TC\_NBRWINDOW\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_NBRWINDOW\_REG}{TC\_NBRWINDOW\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+N\+B\+R\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG~152}



For window operation in User Mode (C\+P\+U\+M\+O\+DE=0), this register specifies the number of window to be readout consecutively, M\+A\+X\+I\+M\+UM is 15 windows. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6f70b4595954ee34ef051f037d60ad72}\label{_t_a_r_g_e_t_c___register_map_8h_a6f70b4595954ee34ef051f037d60ad72}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_PUBIAS\_REG@{TC\_PUBIAS\_REG}}
\index{TC\_PUBIAS\_REG@{TC\_PUBIAS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_PUBIAS\_REG}{TC\_PUBIAS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+P\+U\+B\+I\+A\+S\+\_\+\+R\+EG~90}



D\+AC Voltage Bias for the Pull-\/\+Up Mos\+F\+ET. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a851119f869d726fd2f491fe1a2f73c88}\label{_t_a_r_g_e_t_c___register_map_8h_a851119f869d726fd2f491fe1a2f73c88}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_QBIAS\_REG@{TC\_QBIAS\_REG}}
\index{TC\_QBIAS\_REG@{TC\_QBIAS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_QBIAS\_REG}{TC\_QBIAS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+Q\+B\+I\+A\+S\+\_\+\+R\+EG~78}



D\+AC Voltage Bias for the Delay Lock Loop (D\+LL) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aeea124acb8e9b77a31c2cab08e970e19}\label{_t_a_r_g_e_t_c___register_map_8h_aeea124acb8e9b77a31c2cab08e970e19}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_SBBIAS\_REG@{TC\_SBBIAS\_REG}}
\index{TC\_SBBIAS\_REG@{TC\_SBBIAS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_SBBIAS\_REG}{TC\_SBBIAS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+S\+B\+B\+I\+A\+S\+\_\+\+R\+EG~85}



D\+AC Voltage bias for Super Buffer and Registers. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6d7aa4301c9b6fce55b14bd17a214f46}\label{_t_a_r_g_e_t_c___register_map_8h_a6d7aa4301c9b6fce55b14bd17a214f46}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_SSPIN\_LE\_REG@{TC\_SSPIN\_LE\_REG}}
\index{TC\_SSPIN\_LE\_REG@{TC\_SSPIN\_LE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_SSPIN\_LE\_REG}{TC\_SSPIN\_LE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+S\+S\+P\+I\+N\+\_\+\+L\+E\+\_\+\+R\+EG~66}



T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+P\+IN Leading Edge (LE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aedc6e65dc93ee7c4c2dc5f54da4707fa}\label{_t_a_r_g_e_t_c___register_map_8h_aedc6e65dc93ee7c4c2dc5f54da4707fa}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_SSPIN\_TE\_REG@{TC\_SSPIN\_TE\_REG}}
\index{TC\_SSPIN\_TE\_REG@{TC\_SSPIN\_TE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_SSPIN\_TE\_REG}{TC\_SSPIN\_TE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+S\+S\+P\+I\+N\+\_\+\+T\+E\+\_\+\+R\+EG~67}



T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+P\+IN Trailling Edge (TE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a321a0eb262c8474b316901d339b2836c}\label{_t_a_r_g_e_t_c___register_map_8h_a321a0eb262c8474b316901d339b2836c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_SSTOUTFB\_REG@{TC\_SSTOUTFB\_REG}}
\index{TC\_SSTOUTFB\_REG@{TC\_SSTOUTFB\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_SSTOUTFB\_REG}{TC\_SSTOUTFB\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+S\+S\+T\+O\+U\+T\+F\+B\+\_\+\+R\+EG~65}



T\+A\+R\+G\+E\+TC Timing Generator parameter for S\+S\+T\+O\+UT Feedback. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a14c1fe49c274c8d2b558d9f06876e2bc}\label{_t_a_r_g_e_t_c___register_map_8h_a14c1fe49c274c8d2b558d9f06876e2bc}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_STATUS\_REG@{TC\_STATUS\_REG}}
\index{TC\_STATUS\_REG@{TC\_STATUS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_STATUS\_REG}{TC\_STATUS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+EG~130}



Programmable Logic (PL) status register. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0cbafe5115580fb4d1f0904c9922c984}\label{_t_a_r_g_e_t_c___register_map_8h_a0cbafe5115580fb4d1f0904c9922c984}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_TPG\_REG@{TC\_TPG\_REG}}
\index{TC\_TPG\_REG@{TC\_TPG\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_TPG\_REG}{TC\_TPG\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+T\+P\+G\+\_\+\+R\+EG~128}



Test pattern generator Register. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6ada6f68b8bb6491096841e849bdaacc}\label{_t_a_r_g_e_t_c___register_map_8h_a6ada6f68b8bb6491096841e849bdaacc}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VADJN\_REG@{TC\_VADJN\_REG}}
\index{TC\_VADJN\_REG@{TC\_VADJN\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VADJN\_REG}{TC\_VADJN\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+A\+D\+J\+N\+\_\+\+R\+EG~84}



D\+AC Voltage for the D\+LL. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a39420f232221429698f4a5d6b0316056}\label{_t_a_r_g_e_t_c___register_map_8h_a39420f232221429698f4a5d6b0316056}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VADJP\_REG@{TC\_VADJP\_REG}}
\index{TC\_VADJP\_REG@{TC\_VADJP\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VADJP\_REG}{TC\_VADJP\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+A\+D\+J\+P\+\_\+\+R\+EG~82}



D\+AC Voltage for the D\+LL. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a715bc2cab8b7e6b65146677373a30bf4}\label{_t_a_r_g_e_t_c___register_map_8h_a715bc2cab8b7e6b65146677373a30bf4}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VANBUFF\_REG@{TC\_VANBUFF\_REG}}
\index{TC\_VANBUFF\_REG@{TC\_VANBUFF\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VANBUFF\_REG}{TC\_VANBUFF\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+A\+N\+B\+U\+F\+F\+\_\+\+R\+EG~83}



D\+AC Voltage bias for V\+A\+D\+JN, 0 = disable. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a3b79a0397aab3ec3d35cf94070a9c730}\label{_t_a_r_g_e_t_c___register_map_8h_a3b79a0397aab3ec3d35cf94070a9c730}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VAPBUFF\_REG@{TC\_VAPBUFF\_REG}}
\index{TC\_VAPBUFF\_REG@{TC\_VAPBUFF\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VAPBUFF\_REG}{TC\_VAPBUFF\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+A\+P\+B\+U\+F\+F\+\_\+\+R\+EG~81}



D\+AC Voltage bias for V\+A\+D\+JP, 0 = disable. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aefc11a0ffdb29d47da553b0050f53ca9}\label{_t_a_r_g_e_t_c___register_map_8h_aefc11a0ffdb29d47da553b0050f53ca9}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VBIAS\_REG@{TC\_VBIAS\_REG}}
\index{TC\_VBIAS\_REG@{TC\_VBIAS\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VBIAS\_REG}{TC\_VBIAS\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+B\+I\+A\+S\+\_\+\+R\+EG~80}



D\+AC Voltage for global fine tune of the Vdly1 to Vdly64, with base address T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a13df1fcfc6c7eaebd8172059656a13ee}\label{_t_a_r_g_e_t_c___register_map_8h_a13df1fcfc6c7eaebd8172059656a13ee}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VDISCH\_REG@{TC\_VDISCH\_REG}}
\index{TC\_VDISCH\_REG@{TC\_VDISCH\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VDISCH\_REG}{TC\_VDISCH\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+D\+I\+S\+C\+H\+\_\+\+R\+EG~86}



D\+AC Voltage bias for the discharge of the Wilkinson compator capacitor. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a15641f642908b1f115a5295e2206fe87}\label{_t_a_r_g_e_t_c___register_map_8h_a15641f642908b1f115a5295e2206fe87}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VDLYTUNE\_REG@{TC\_VDLYTUNE\_REG}}
\index{TC\_VDLYTUNE\_REG@{TC\_VDLYTUNE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VDLYTUNE\_REG}{TC\_VDLYTUNE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG~1}



D\+AC Fine tune for delay cells 1 to 62, T\+C\+\_\+\+V\+D\+L\+Y\+T\+U\+N\+E\+\_\+\+R\+EG is the base address. 

Definition of Registers \mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a9479dfc6b7ea16de75f3f484bc33eb85}\label{_t_a_r_g_e_t_c___register_map_8h_a9479dfc6b7ea16de75f3f484bc33eb85}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VQBUFF\_REG@{TC\_VQBUFF\_REG}}
\index{TC\_VQBUFF\_REG@{TC\_VQBUFF\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VQBUFF\_REG}{TC\_VQBUFF\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+Q\+B\+U\+F\+F\+\_\+\+R\+EG~77}



D\+AC Voltage Bias for Q\+B\+I\+AS, V\+T\+R\+I\+MT and V\+B\+I\+AS. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ad8c2147fbc76ce5accfaf914e5618172}\label{_t_a_r_g_e_t_c___register_map_8h_ad8c2147fbc76ce5accfaf914e5618172}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_VTRIMT\_REG@{TC\_VTRIMT\_REG}}
\index{TC\_VTRIMT\_REG@{TC\_VTRIMT\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_VTRIMT\_REG}{TC\_VTRIMT\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+V\+T\+R\+I\+M\+T\+\_\+\+R\+EG~79}



D\+AC Voltage for fine tune of S\+S\+T\+O\+U\+FB signal. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a7d7e20c2496226449d02130ca7f9fd9e}\label{_t_a_r_g_e_t_c___register_map_8h_a7d7e20c2496226449d02130ca7f9fd9e}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR1\_ADDR\_LE\_REG@{TC\_WR1\_ADDR\_LE\_REG}}
\index{TC\_WR1\_ADDR\_LE\_REG@{TC\_WR1\_ADDR\_LE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR1\_ADDR\_LE\_REG}{TC\_WR1\_ADDR\_LE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+L\+E\+\_\+\+R\+EG~74}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Leading Edge (LE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_aceb2227d572ab34732319f88d9fd267d}\label{_t_a_r_g_e_t_c___register_map_8h_aceb2227d572ab34732319f88d9fd267d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR1\_ADDR\_TE\_REG@{TC\_WR1\_ADDR\_TE\_REG}}
\index{TC\_WR1\_ADDR\_TE\_REG@{TC\_WR1\_ADDR\_TE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR1\_ADDR\_TE\_REG}{TC\_WR1\_ADDR\_TE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R1\+\_\+\+A\+D\+D\+R\+\_\+\+T\+E\+\_\+\+R\+EG~75}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Trailling Edge (TE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6012bc090472db2dca717951f5f5581c}\label{_t_a_r_g_e_t_c___register_map_8h_a6012bc090472db2dca717951f5f5581c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR2\_ADDR\_LE\_REG@{TC\_WR2\_ADDR\_LE\_REG}}
\index{TC\_WR2\_ADDR\_LE\_REG@{TC\_WR2\_ADDR\_LE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR2\_ADDR\_LE\_REG}{TC\_WR2\_ADDR\_LE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+L\+E\+\_\+\+R\+EG~70}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Leading Edge (LE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a6dd9175b502ec0fe0801ef2b2ff38204}\label{_t_a_r_g_e_t_c___register_map_8h_a6dd9175b502ec0fe0801ef2b2ff38204}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR2\_ADDR\_TE\_REG@{TC\_WR2\_ADDR\_TE\_REG}}
\index{TC\_WR2\_ADDR\_TE\_REG@{TC\_WR2\_ADDR\_TE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR2\_ADDR\_TE\_REG}{TC\_WR2\_ADDR\_TE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R2\+\_\+\+A\+D\+D\+R\+\_\+\+T\+E\+\_\+\+R\+EG~71}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write 2 Address Trailling Edge (TE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a38b53d704e6a878c589ac60e5e467829}\label{_t_a_r_g_e_t_c___register_map_8h_a38b53d704e6a878c589ac60e5e467829}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR\_STRB1\_LE\_REG@{TC\_WR\_STRB1\_LE\_REG}}
\index{TC\_WR\_STRB1\_LE\_REG@{TC\_WR\_STRB1\_LE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR\_STRB1\_LE\_REG}{TC\_WR\_STRB1\_LE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+L\+E\+\_\+\+R\+EG~72}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 1 Leading Edge (LE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a3f4ae09c51bcb6caa320c000c8aaa4e3}\label{_t_a_r_g_e_t_c___register_map_8h_a3f4ae09c51bcb6caa320c000c8aaa4e3}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR\_STRB1\_TE\_REG@{TC\_WR\_STRB1\_TE\_REG}}
\index{TC\_WR\_STRB1\_TE\_REG@{TC\_WR\_STRB1\_TE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR\_STRB1\_TE\_REG}{TC\_WR\_STRB1\_TE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B1\+\_\+\+T\+E\+\_\+\+R\+EG~73}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 1 Trailling Edge (TE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a64e7b473064dda2388c62ca6f9401d9c}\label{_t_a_r_g_e_t_c___register_map_8h_a64e7b473064dda2388c62ca6f9401d9c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR\_STRB2\_LE\_REG@{TC\_WR\_STRB2\_LE\_REG}}
\index{TC\_WR\_STRB2\_LE\_REG@{TC\_WR\_STRB2\_LE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR\_STRB2\_LE\_REG}{TC\_WR\_STRB2\_LE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+L\+E\+\_\+\+R\+EG~68}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 2 Leading Edge (LE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_afb4e7e0a8c93b6d97873588ddc56dee0}\label{_t_a_r_g_e_t_c___register_map_8h_afb4e7e0a8c93b6d97873588ddc56dee0}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TC\_WR\_STRB2\_TE\_REG@{TC\_WR\_STRB2\_TE\_REG}}
\index{TC\_WR\_STRB2\_TE\_REG@{TC\_WR\_STRB2\_TE\_REG}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TC\_WR\_STRB2\_TE\_REG}{TC\_WR\_STRB2\_TE\_REG}}
{\footnotesize\ttfamily \#define T\+C\+\_\+\+W\+R\+\_\+\+S\+T\+R\+B2\+\_\+\+T\+E\+\_\+\+R\+EG~69}



T\+A\+R\+G\+E\+TC Timing Generator parameter for Write Strobe 2 Trailling Edge (TE) 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a073c40dc6c27cf12d24ae5afb37d25bd}\label{_t_a_r_g_e_t_c___register_map_8h_a073c40dc6c27cf12d24ae5afb37d25bd}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TESTFIFO\_MASK@{TESTFIFO\_MASK}}
\index{TESTFIFO\_MASK@{TESTFIFO\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TESTFIFO\_MASK}{TESTFIFO\_MASK}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+F\+I\+F\+O\+\_\+\+M\+A\+SK~0x00008000}



PL Control Mask \+: Test the F\+I\+FO manager by filling it with dummy data. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a37a6f450b340fa97d3ee7193c767db89}\label{_t_a_r_g_e_t_c___register_map_8h_a37a6f450b340fa97d3ee7193c767db89}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!TESTSTREAM\_MASK@{TESTSTREAM\_MASK}}
\index{TESTSTREAM\_MASK@{TESTSTREAM\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{TESTSTREAM\_MASK}{TESTSTREAM\_MASK}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+S\+T\+R\+E\+A\+M\+\_\+\+M\+A\+SK~0x00004000}



PL Control Mask \+: Test the stream by sending dummy data from A\+X\+I-\/\+Stream component. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a47f9d2a4d58cdfd1d178ca05bd3a5c17}\label{_t_a_r_g_e_t_c___register_map_8h_a47f9d2a4d58cdfd1d178ca05bd3a5c17}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!WINDOW\_MASK@{WINDOW\_MASK}}
\index{WINDOW\_MASK@{WINDOW\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{WINDOW\_MASK}{WINDOW\_MASK}}
{\footnotesize\ttfamily \#define W\+I\+N\+D\+O\+W\+\_\+\+M\+A\+SK~0x00000400}



PL Control Mask \+: Sample and Readout of windows depending on the arguments in T\+C\+\_\+\+F\+S\+T\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG and T\+C\+\_\+\+N\+B\+R\+W\+I\+N\+D\+O\+W\+\_\+\+R\+EG. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ac2e0faa3c4766775b9fbc072eead0651}\label{_t_a_r_g_e_t_c___register_map_8h_ac2e0faa3c4766775b9fbc072eead0651}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!WINDOWBUSY\_MASK@{WINDOWBUSY\_MASK}}
\index{WINDOWBUSY\_MASK@{WINDOWBUSY\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{WINDOWBUSY\_MASK}{WINDOWBUSY\_MASK}}
{\footnotesize\ttfamily \#define W\+I\+N\+D\+O\+W\+B\+U\+S\+Y\+\_\+\+M\+A\+SK~0x00000010}



PL Status Mask \+: Monitor busy bit for the readout, digitization and sample readout processes. 

\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a63ac36b9e7738f8045152703b0d12610}\label{_t_a_r_g_e_t_c___register_map_8h_a63ac36b9e7738f8045152703b0d12610}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!WRITE\_MASK@{WRITE\_MASK}}
\index{WRITE\_MASK@{WRITE\_MASK}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{WRITE\_MASK}{WRITE\_MASK}}
{\footnotesize\ttfamily \#define W\+R\+I\+T\+E\+\_\+\+M\+A\+SK~0x00000001}



PL Control Mask \+: Write to T\+A\+R\+G\+E\+TC register. 



\subsection{Function Documentation}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_ab78e8b74db0db6f7923e5e5b4d07cb9a}\label{_t_a_r_g_e_t_c___register_map_8h_ab78e8b74db0db6f7923e5e5b4d07cb9a}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!ControlRegisterWrite@{ControlRegisterWrite}}
\index{ControlRegisterWrite@{ControlRegisterWrite}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{ControlRegisterWrite()}{ControlRegisterWrite()}}
{\footnotesize\ttfamily void Control\+Register\+Write (\begin{DoxyParamCaption}\item[{int}]{mask,  }\item[{int}]{action\+ID }\end{DoxyParamCaption})}



Change a bit in the control register. 


\begin{DoxyParams}{Parameters}
{\em mask} & which to change \\
\hline
{\em action\+ID} & set with E\+N\+A\+B\+LE, reset with D\+I\+S\+A\+B\+LE, initialized with I\+N\+IT\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
-\/
\end{DoxyReturn}
\begin{DoxyNote}{Note}
-\/ 
\end{DoxyNote}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a94d4774c370e66c8f467fb25ba84ac0e}\label{_t_a_r_g_e_t_c___register_map_8h_a94d4774c370e66c8f467fb25ba84ac0e}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!GetTargetCControl@{GetTargetCControl}}
\index{GetTargetCControl@{GetTargetCControl}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{GetTargetCControl()}{GetTargetCControl()}}
{\footnotesize\ttfamily void Get\+Target\+C\+Control (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



In V\+E\+R\+B\+O\+SE mode, print the control bit. 


\begin{DoxyParams}{Parameters}
{\em -\/} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
-\/
\end{DoxyReturn}
\begin{DoxyNote}{Note}
-\/ 
\end{DoxyNote}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0d2306afc10a029a7860a9397c4a168d}\label{_t_a_r_g_e_t_c___register_map_8h_a0d2306afc10a029a7860a9397c4a168d}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!GetTargetCStatus@{GetTargetCStatus}}
\index{GetTargetCStatus@{GetTargetCStatus}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{GetTargetCStatus()}{GetTargetCStatus()}}
{\footnotesize\ttfamily void Get\+Target\+C\+Status (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



In V\+E\+R\+B\+O\+SE mode, print the status bit. 


\begin{DoxyParams}{Parameters}
{\em -\/} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
-\/
\end{DoxyReturn}
\begin{DoxyNote}{Note}
-\/ 
\end{DoxyNote}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a75c207718aac25b039f539a717bedf1c}\label{_t_a_r_g_e_t_c___register_map_8h_a75c207718aac25b039f539a717bedf1c}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!SetTargetCRegisters@{SetTargetCRegisters}}
\index{SetTargetCRegisters@{SetTargetCRegisters}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{SetTargetCRegisters()}{SetTargetCRegisters()}}
{\footnotesize\ttfamily void Set\+Target\+C\+Registers (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Set the TargetC Registers to default value using A\+XI Lite control. 



 
\begin{DoxyParams}{Parameters}
{\em -\/} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status
\end{DoxyReturn}
\begin{DoxyNote}{Note}
-\/ \begin{DoxyVerb}\end{DoxyVerb}
 
\end{DoxyNote}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_adae92300a2b891ea8cc718bf2904ca74}\label{_t_a_r_g_e_t_c___register_map_8h_adae92300a2b891ea8cc718bf2904ca74}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!WriteReadBackRegister@{WriteReadBackRegister}}
\index{WriteReadBackRegister@{WriteReadBackRegister}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{WriteReadBackRegister()}{WriteReadBackRegister()}}
{\footnotesize\ttfamily void Write\+Read\+Back\+Register (\begin{DoxyParamCaption}\item[{int}]{reg\+ID,  }\item[{int}]{reg\+Data }\end{DoxyParamCaption})}



Change the value of a T\+A\+R\+G\+ET register and reads it back. 


\begin{DoxyParams}{Parameters}
{\em reg\+ID} & register ID \\
\hline
{\em reg\+Data} & new value to set\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
-\/
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Result is printed 
\end{DoxyNote}
\mbox{\Hypertarget{_t_a_r_g_e_t_c___register_map_8h_a0171687cfd99ad3e2d9b00bdacd88d36}\label{_t_a_r_g_e_t_c___register_map_8h_a0171687cfd99ad3e2d9b00bdacd88d36}} 
\index{TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}!WriteRegister@{WriteRegister}}
\index{WriteRegister@{WriteRegister}!TARGETC\_RegisterMap.h@{TARGETC\_RegisterMap.h}}
\subsubsection{\texorpdfstring{WriteRegister()}{WriteRegister()}}
{\footnotesize\ttfamily void Write\+Register (\begin{DoxyParamCaption}\item[{int}]{reg\+ID,  }\item[{int}]{reg\+Data }\end{DoxyParamCaption})}



Change the value of a T\+A\+R\+G\+ET register. 


\begin{DoxyParams}{Parameters}
{\em reg\+ID} & register ID \\
\hline
{\em reg\+Data} & new value to set\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
-\/
\end{DoxyReturn}
\begin{DoxyNote}{Note}
-\/ 
\end{DoxyNote}
