<?xml version="1.0" encoding="UTF-8"?>
<system name="platform">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System"
   tool="QsysPro" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clock_in
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element imu_ram
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element pcie
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pcie_clock_bridge
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pio_input
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pio_input.s1
   {
      datum baseAddress
      {
         value = "16400";
         type = "String";
      }
   }
   element pio_output
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pio_output.s1
   {
      datum baseAddress
      {
         value = "16384";
         type = "String";
      }
   }
   element reg_ram
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10CX220YF672E6G" />
 <parameter name="deviceFamily" value="Cyclone 10 GX" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos>
        <entry>
            <key>clk</key>
            <value>
                <connectionPointName>clk</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos/>
            </value>
        </entry>
        <entry>
            <key>imu_ram_s2</key>
            <value>
                <connectionPointName>imu_ram_s2</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='imu_ram.s2' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>10</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>32</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>pcie_clock_bridge_out_clk</key>
            <value>
                <connectionPointName>pcie_clock_bridge_out_clk</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                        <value>125000000</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>pcie_txs</key>
            <value>
                <connectionPointName>pcie_txs</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='pcie.txs' start='0x0' end='0x400000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>22</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>128</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>reg_ram_s2</key>
            <value>
                <connectionPointName>reg_ram_s2</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='reg_ram.s2' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>10</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>32</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
    </connPtSystemInfos>
</systemInfosDefinition>]]></parameter>
 <parameter name="systemScripts" value="" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clock_in.in_clk" type="clock" dir="end" />
 <interface name="imu_ram_s2" internal="imu_ram.s2" type="avalon" dir="end" />
 <interface
   name="pcie_clock_bridge_out_clk"
   internal="pcie_clock_bridge.out_clk"
   type="clock"
   dir="start" />
 <interface
   name="pcie_hip_ctrl"
   internal="pcie.hip_ctrl"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hip_pipe"
   internal="pcie.hip_pipe"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hip_serial"
   internal="pcie.hip_serial"
   type="conduit"
   dir="end" />
 <interface name="pcie_npor" internal="pcie.npor" type="conduit" dir="end" />
 <interface name="pcie_txs" internal="pcie.txs" type="avalon" dir="end" />
 <interface
   name="pio_input_external_connection"
   internal="pio_input.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pio_output_external_connection"
   internal="pio_output.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reg_ram_s2" internal="reg_ram.s2" type="avalon" dir="end" />
 <module
   name="clock_in"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>18.0</version>
        <displayName>Clock Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>100000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>platform_clock_in</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>platform_clock_in</fileSetName>
            <fileSetFixedName>platform_clock_in</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>platform_clock_in</fileSetName>
            <fileSetFixedName>platform_clock_in</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>platform_clock_in</fileSetName>
            <fileSetFixedName>platform_clock_in</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">platform_clock_in.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="imu_ram"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s2</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address2</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>chipselect2</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>clken2</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write2</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata2</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata2</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable2</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>18.0</version>
        <displayName>On-Chip Memory (RAM or ROM) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>s2</key>
                <value>
                    <connectionPointName>s2</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s2' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>imu_ram</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>imu_ram</fileSetName>
            <fileSetFixedName>imu_ram</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>imu_ram</fileSetName>
            <fileSetFixedName>imu_ram</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>imu_ram</fileSetName>
            <fileSetFixedName>imu_ram</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">imu_ram.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>imu_ram_imu_ram</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>OLD_DATA</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>1024</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>imu_ram_imu_ram</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module name="pcie" kind="altera_generic_component" version="1.0" enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>app_nreset_status</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>app_nreset_status</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>none</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>coreclkout_hip</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>coreclkout_hip</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>125000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>cra_chipselect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_address_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>14</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_byteenable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_read_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_readdata_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_write_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_writedata_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_waitrequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>16384</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>cra_irq_o</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                            <value>pcie.cra</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_ctrl</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>test_in</name>
                        <role>test_in</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>simu_mode_pipe</name>
                        <role>simu_mode_pipe</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_pipe</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sim_pipe_pclk_in</name>
                        <role>sim_pipe_pclk_in</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>sim_pipe_rate</name>
                        <role>sim_pipe_rate</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sim_ltssmstate</name>
                        <role>sim_ltssmstate</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel0</name>
                        <role>eidleinfersel0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel1</name>
                        <role>eidleinfersel1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel2</name>
                        <role>eidleinfersel2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel3</name>
                        <role>eidleinfersel3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown0</name>
                        <role>powerdown0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown1</name>
                        <role>powerdown1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown2</name>
                        <role>powerdown2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown3</name>
                        <role>powerdown3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity0</name>
                        <role>rxpolarity0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity1</name>
                        <role>rxpolarity1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity2</name>
                        <role>rxpolarity2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity3</name>
                        <role>rxpolarity3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl0</name>
                        <role>txcompl0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl1</name>
                        <role>txcompl1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl2</name>
                        <role>txcompl2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl3</name>
                        <role>txcompl3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdata0</name>
                        <role>txdata0</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata1</name>
                        <role>txdata1</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata2</name>
                        <role>txdata2</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata3</name>
                        <role>txdata3</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak0</name>
                        <role>txdatak0</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak1</name>
                        <role>txdatak1</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak2</name>
                        <role>txdatak2</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak3</name>
                        <role>txdatak3</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx0</name>
                        <role>txdetectrx0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx1</name>
                        <role>txdetectrx1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx2</name>
                        <role>txdetectrx2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx3</name>
                        <role>txdetectrx3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle0</name>
                        <role>txelecidle0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle1</name>
                        <role>txelecidle1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle2</name>
                        <role>txelecidle2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle3</name>
                        <role>txelecidle3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph0</name>
                        <role>txdeemph0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph1</name>
                        <role>txdeemph1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph2</name>
                        <role>txdeemph2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph3</name>
                        <role>txdeemph3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txmargin0</name>
                        <role>txmargin0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin1</name>
                        <role>txmargin1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin2</name>
                        <role>txmargin2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin3</name>
                        <role>txmargin3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txswing0</name>
                        <role>txswing0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing1</name>
                        <role>txswing1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing2</name>
                        <role>txswing2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing3</name>
                        <role>txswing3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus0</name>
                        <role>phystatus0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus1</name>
                        <role>phystatus1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus2</name>
                        <role>phystatus2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus3</name>
                        <role>phystatus3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdata0</name>
                        <role>rxdata0</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata1</name>
                        <role>rxdata1</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata2</name>
                        <role>rxdata2</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata3</name>
                        <role>rxdata3</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak0</name>
                        <role>rxdatak0</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak1</name>
                        <role>rxdatak1</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak2</name>
                        <role>rxdatak2</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak3</name>
                        <role>rxdatak3</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle0</name>
                        <role>rxelecidle0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle1</name>
                        <role>rxelecidle1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle2</name>
                        <role>rxelecidle2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle3</name>
                        <role>rxelecidle3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus0</name>
                        <role>rxstatus0</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus1</name>
                        <role>rxstatus1</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus2</name>
                        <role>rxstatus2</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus3</name>
                        <role>rxstatus3</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid0</name>
                        <role>rxvalid0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid1</name>
                        <role>rxvalid1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid2</name>
                        <role>rxvalid2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid3</name>
                        <role>rxvalid3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip0</name>
                        <role>rxdataskip0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip1</name>
                        <role>rxdataskip1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip2</name>
                        <role>rxdataskip2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip3</name>
                        <role>rxdataskip3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst0</name>
                        <role>rxblkst0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst1</name>
                        <role>rxblkst1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst2</name>
                        <role>rxblkst2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst3</name>
                        <role>rxblkst3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd0</name>
                        <role>rxsynchd0</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd1</name>
                        <role>rxsynchd1</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd2</name>
                        <role>rxsynchd2</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd3</name>
                        <role>rxsynchd3</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff0</name>
                        <role>currentcoeff0</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff1</name>
                        <role>currentcoeff1</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff2</name>
                        <role>currentcoeff2</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff3</name>
                        <role>currentcoeff3</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset0</name>
                        <role>currentrxpreset0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset1</name>
                        <role>currentrxpreset1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset2</name>
                        <role>currentrxpreset2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset3</name>
                        <role>currentrxpreset3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd0</name>
                        <role>txsynchd0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd1</name>
                        <role>txsynchd1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd2</name>
                        <role>txsynchd2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd3</name>
                        <role>txsynchd3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txblkst0</name>
                        <role>txblkst0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst1</name>
                        <role>txblkst1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst2</name>
                        <role>txblkst2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst3</name>
                        <role>txblkst3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip0</name>
                        <role>txdataskip0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip1</name>
                        <role>txdataskip1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip2</name>
                        <role>txdataskip2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip3</name>
                        <role>txdataskip3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rate0</name>
                        <role>rate0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate1</name>
                        <role>rate1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate2</name>
                        <role>rate2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate3</name>
                        <role>rate3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_serial</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_in0</name>
                        <role>rx_in0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in1</name>
                        <role>rx_in1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in2</name>
                        <role>rx_in2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in3</name>
                        <role>rx_in3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out0</name>
                        <role>tx_out0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out1</name>
                        <role>tx_out1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out2</name>
                        <role>tx_out2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out3</name>
                        <role>tx_out3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>npor</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>npor</name>
                        <role>npor</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>pin_perst</name>
                        <role>pin_perst</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>refclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>refclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_bar0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_bar0_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_byteenable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_readdata_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_writedata_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_burstcount_o</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_readdatavalid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_waitrequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_bar2</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_bar2_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_byteenable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_readdata_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_writedata_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_burstcount_o</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_readdatavalid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar2_waitrequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>2</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_bar3</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_bar3_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_byteenable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_readdata_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_writedata_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_burstcount_o</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_readdatavalid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar3_waitrequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>3</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_irq</name>
                <type>interrupt</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_irq_i</name>
                        <role>irq</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                            <value>pcie.rxm_bar0</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>irqMap</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>INDIVIDUAL_REQUESTS</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>txs</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>txs_address_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>22</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_chipselect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_byteenable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_readdata_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_writedata_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_read_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_write_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_burstcount_i</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_readdatavalid_o</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_waitrequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>4194304</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_pcie_a10_hip</className>
        <version>18.0</version>
        <displayName>Intel Arria 10/Cyclone 10 Hard IP for PCI Express</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_RXM_IRQ_INTERRUPTS_USED</parameterName>
                <parameterType>java.math.BigInteger</parameterType>
                <systemInfoArgs>rxm_irq</systemInfoArgs>
                <systemInfotype>INTERRUPTS_USED</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>base_device</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>BASE_DEVICE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>design_environment_hwtcl</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DESIGN_ENVIRONMENT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>device_family</parameterDefaultValue>
                <parameterName>device_family</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>part_trait_device</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_0_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_1_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar1</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_2_hprxm_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>hprxm</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_2_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar2</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_3_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar3</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_4_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar4</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>4</parameterDefaultValue>
                <parameterName>slave_address_map_5_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar5</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>coreclkout_hip</key>
                <value>
                    <connectionPointName>coreclkout_hip</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>125000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>cra</key>
                <value>
                    <connectionPointName>cra</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='cra' start='0x0' end='0x4000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>14</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>rxm_bar0</key>
                <value>
                    <connectionPointName>rxm_bar0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>rxm_bar2</key>
                <value>
                    <connectionPointName>rxm_bar2</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>rxm_bar3</key>
                <value>
                    <connectionPointName>rxm_bar3</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>rxm_irq</key>
                <value>
                    <connectionPointName>rxm_irq</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>INTERRUPTS_USED</key>
                            <value>-1</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>txs</key>
                <value>
                    <connectionPointName>txs</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='txs' start='0x0' end='0x400000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>22</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>128</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>pcie</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>pcie</fileSetName>
            <fileSetFixedName>pcie</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pcie</fileSetName>
            <fileSetFixedName>pcie</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pcie</fileSetName>
            <fileSetFixedName>pcie</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView" value="pcie.ip" />
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>testbench.partner.map.hip_ctrl</key>
            <value>pcie_tb.hip_ctrl</value>
        </entry>
        <entry>
            <key>testbench.partner.map.hip_pipe</key>
            <value>pcie_tb.hip_pipe</value>
        </entry>
        <entry>
            <key>testbench.partner.map.hip_serial</key>
            <value>pcie_tb.hip_serial</value>
        </entry>
        <entry>
            <key>testbench.partner.map.npor</key>
            <value>pcie_tb.npor</value>
        </entry>
        <entry>
            <key>testbench.partner.map.refclk</key>
            <value>pcie_tb.refclk</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.class</key>
            <value>altera_pcie_a10_tbed</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.apps_type_hwtcl</key>
            <value>5</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_control_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_npor_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_pipe_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl</key>
            <value>0</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl</key>
            <value>Gen2 (5.0 Gbps)</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.lane_mask_hwtcl</key>
            <value>x4</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl</key>
            <value>100 MHz</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.port_type_hwtcl</key>
            <value>Native endpoint</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.serial_sim_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.version</key>
            <value>18.0</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="pcie_clock_bridge"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>125000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>18.0</version>
        <displayName>Clock Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>125000000</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>125000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>pcie_clock_bridge</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>pcie_clock_bridge</fileSetName>
            <fileSetFixedName>pcie_clock_bridge</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pcie_clock_bridge</fileSetName>
            <fileSetFixedName>pcie_clock_bridge</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pcie_clock_bridge</fileSetName>
            <fileSetFixedName>pcie_clock_bridge</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">pcie_clock_bridge.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="pio_input"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>external_connection</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_port</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>NATIVE</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;    
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &gt;
  &lt;peripherals&gt;
   &lt;peripheral&gt;
      &lt;name&gt;altera_avalon_pio&lt;/name&gt;&lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt; 
      &lt;addressBlock&gt;
        &lt;offset&gt;0x0&lt;/offset&gt;
        &lt;size&gt;32&lt;/size&gt;
        &lt;usage&gt;registers&lt;/usage&gt;
      &lt;/addressBlock&gt;
      &lt;registers&gt;
        &lt;register&gt;     
         &lt;name&gt;DATA&lt;/name&gt;  
         &lt;displayName&gt;Data&lt;/displayName&gt;
         &lt;description&gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&lt;/description&gt;
         &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;data&lt;/name&gt;
           &lt;description&gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;DIRECTION&lt;/name&gt;  
         &lt;displayName&gt;Direction&lt;/displayName&gt;
         &lt;description&gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&lt;/description&gt;
         &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;direction&lt;/name&gt;
            &lt;description&gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;IRQ_MASK&lt;/name&gt;  
         &lt;displayName&gt;Interrupt mask&lt;/displayName&gt;
         &lt;description&gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&lt;/description&gt;
         &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;interruptmask&lt;/name&gt;
            &lt;description&gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;EDGE_CAP&lt;/name&gt;  
         &lt;displayName&gt;Edge capture&lt;/displayName&gt;
         &lt;description&gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&lt;/description&gt;
         &lt;addressOffset&gt;0xc&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;edgecapture&lt;/name&gt;
            &lt;description&gt;Edge detection for each input port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;
         &lt;name&gt;SET_BIT&lt;/name&gt;  
         &lt;displayName&gt;Outset&lt;/displayName&gt;
         &lt;description&gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outset&lt;/name&gt;
            &lt;description&gt;Specifies which bit of the output port to set.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;CLEAR_BITS&lt;/name&gt;  
         &lt;displayName&gt;Outclear&lt;/displayName&gt;
         &lt;description&gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x14&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outclear&lt;/name&gt;
            &lt;description&gt;Specifies which output bit to clear.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt;            
    &lt;/registers&gt;
   &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt; </cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_pio</className>
        <version>18.0</version>
        <displayName>PIO (Parallel I/O) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>clockRate</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>125000000</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>pio_input</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>pio_input</fileSetName>
            <fileSetFixedName>pio_input</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pio_input</fileSetName>
            <fileSetFixedName>pio_input</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pio_input</fileSetName>
            <fileSetFixedName>pio_input</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView" value="pio_input.ip" />
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CAPTURE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DO_TEST_BENCH_WIRING</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DRIVEN_SIM_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.EDGE_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.FREQ</key>
            <value>125000000</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_IN</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_OUT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_TRI</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.IRQ_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESET_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,pio-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>gpio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>pio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.altr,gpio-bank-width</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.resetvalue</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="pio_output"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>external_connection</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>out_port</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>write_n</name>
                        <role>write_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>NATIVE</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;    
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &gt;
  &lt;peripherals&gt;
   &lt;peripheral&gt;
      &lt;name&gt;altera_avalon_pio&lt;/name&gt;&lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt; 
      &lt;addressBlock&gt;
        &lt;offset&gt;0x0&lt;/offset&gt;
        &lt;size&gt;32&lt;/size&gt;
        &lt;usage&gt;registers&lt;/usage&gt;
      &lt;/addressBlock&gt;
      &lt;registers&gt;
        &lt;register&gt;     
         &lt;name&gt;DATA&lt;/name&gt;  
         &lt;displayName&gt;Data&lt;/displayName&gt;
         &lt;description&gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&lt;/description&gt;
         &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;data&lt;/name&gt;
           &lt;description&gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;DIRECTION&lt;/name&gt;  
         &lt;displayName&gt;Direction&lt;/displayName&gt;
         &lt;description&gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&lt;/description&gt;
         &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;direction&lt;/name&gt;
            &lt;description&gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;IRQ_MASK&lt;/name&gt;  
         &lt;displayName&gt;Interrupt mask&lt;/displayName&gt;
         &lt;description&gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&lt;/description&gt;
         &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;interruptmask&lt;/name&gt;
            &lt;description&gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;EDGE_CAP&lt;/name&gt;  
         &lt;displayName&gt;Edge capture&lt;/displayName&gt;
         &lt;description&gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&lt;/description&gt;
         &lt;addressOffset&gt;0xc&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;edgecapture&lt;/name&gt;
            &lt;description&gt;Edge detection for each input port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;
         &lt;name&gt;SET_BIT&lt;/name&gt;  
         &lt;displayName&gt;Outset&lt;/displayName&gt;
         &lt;description&gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outset&lt;/name&gt;
            &lt;description&gt;Specifies which bit of the output port to set.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;CLEAR_BITS&lt;/name&gt;  
         &lt;displayName&gt;Outclear&lt;/displayName&gt;
         &lt;description&gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x14&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outclear&lt;/name&gt;
            &lt;description&gt;Specifies which output bit to clear.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt;            
    &lt;/registers&gt;
   &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt; </cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_pio</className>
        <version>18.0</version>
        <displayName>PIO (Parallel I/O) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>clockRate</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>125000000</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>pio_output</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>pio_output</fileSetName>
            <fileSetFixedName>pio_output</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pio_output</fileSetName>
            <fileSetFixedName>pio_output</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>pio_output</fileSetName>
            <fileSetFixedName>pio_output</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView" value="pio_output.ip" />
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CAPTURE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DO_TEST_BENCH_WIRING</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DRIVEN_SIM_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.EDGE_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.FREQ</key>
            <value>125000000</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_IN</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_OUT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_TRI</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.IRQ_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESET_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,pio-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>gpio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>pio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.altr,gpio-bank-width</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.resetvalue</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="reg_ram"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s2</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address2</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>chipselect2</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>clken2</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write2</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata2</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata2</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable2</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>1024</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>18.0</version>
        <displayName>On-Chip Memory (RAM or ROM) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>s2</key>
                <value>
                    <connectionPointName>s2</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s2' start='0x0' end='0x400' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>reg_ram</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>reg_ram</fileSetName>
            <fileSetFixedName>reg_ram</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>reg_ram</fileSetName>
            <fileSetFixedName>reg_ram</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>reg_ram</fileSetName>
            <fileSetFixedName>reg_ram</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView" value="reg_ram.ip" />
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>reg_ram_init</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>OLD_DATA</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>1024</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>reg_ram_init</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <connection kind="avalon" version="18.0" start="pcie.rxm_bar0" end="pcie.cra">
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="18.0"
   start="pcie.rxm_bar0"
   end="pio_output.s1">
  <parameter name="baseAddress" value="0x4000" />
 </connection>
 <connection kind="avalon" version="18.0" start="pcie.rxm_bar0" end="pio_input.s1">
  <parameter name="baseAddress" value="0x4010" />
 </connection>
 <connection kind="avalon" version="18.0" start="pcie.rxm_bar2" end="reg_ram.s1">
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection kind="avalon" version="18.0" start="pcie.rxm_bar3" end="imu_ram.s1">
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="18.0"
   start="pcie.coreclkout_hip"
   end="pio_output.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pcie.coreclkout_hip"
   end="pio_input.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="pcie.coreclkout_hip"
   end="reg_ram.clk1" />
 <connection
   kind="clock"
   version="18.0"
   start="pcie.coreclkout_hip"
   end="imu_ram.clk1" />
 <connection
   kind="clock"
   version="18.0"
   start="pcie.coreclkout_hip"
   end="pcie_clock_bridge.in_clk" />
 <connection
   kind="clock"
   version="18.0"
   start="clock_in.out_clk"
   end="pcie.refclk" />
 <connection
   kind="reset"
   version="18.0"
   start="pcie.app_nreset_status"
   end="pio_output.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="pcie.app_nreset_status"
   end="pio_input.reset" />
 <connection
   kind="reset"
   version="18.0"
   start="pcie.app_nreset_status"
   end="reg_ram.reset1" />
 <connection
   kind="reset"
   version="18.0"
   start="pcie.app_nreset_status"
   end="imu_ram.reset1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
