{
  "total_processed": 1300,
  "matches_count": 109,
  "mismatches_count": 551,
  "errors_count": 34,
  "match_rate": 0.08384615384615385,
  "mismatch_rate": 0.4238461538461539,
  "matches": [
    {
      "model": "deepseek-v3-1-250821",
      "index": 24,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 34,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 37,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 39,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 49,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 150,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 167,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 179,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 189,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 197,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 228,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 249,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 262,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 271,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 323,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 20,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 25,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 30,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 31,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 34,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 39,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 64,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 66,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 80,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 95,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 101,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 106,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 134,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 136,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 150,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 161,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 174,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 189,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 194,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 197,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 198,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 221,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 222,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 226,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 228,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 245,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 248,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 263,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 269,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 297,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "gpt-5.1",
      "index": 300,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 316,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "gpt-5.1",
      "index": 319,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 2,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 17,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 21,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 31,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 39,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 58,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 65,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 101,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 106,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 144,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 150,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 179,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 189,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 190,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 201,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 221,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 226,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 256,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 262,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 263,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 271,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 275,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 283,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 304,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 308,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 311,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 21,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 24,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 28,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 36,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 37,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 39,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 53,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 57,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 82,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 89,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 93,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 100,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 116,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 129,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 149,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 150,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 156,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 167,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 173,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 174,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 189,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 197,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 201,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 223,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 226,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 233,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 251,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 263,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 270,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 271,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 275,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 277,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 288,
      "relationship": "reference_implies_generated"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 292,
      "relationship": "generated_implies_reference"
    },
    {
      "model": "qwen3-coder-plus",
      "index": 308,
      "relationship": "generated_implies_reference"
    }
  ],
  "mismatches": [
    {
      "model": "deepseek-v3-1-250821",
      "index": 5,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_subtra_shift_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 subtra_shift == ($past(subtrahend) >> $past(exponent_diff));\nendproperty\nassert_...",
      "sva2": "property p_subtra_shift_correct;\n@(posedge clk) disable iff (rst)\n(rst == 0 && enable == 1) |=> (subtra_shift == (subtrahend >> exponent_diff));\nendproperty\nassert property (p_subtra_shift_correct) el..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 11,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_tapfordqs1_assignment_on_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset_r == 1 |-> ##1 tapfordqs1 == $past(default_tap);\nendproperty\nassert_p_tapfordqs1_assignment_on_rese...",
      "sva2": "property p_tapfordqs1_after_reset;\n@(posedge clk) disable iff (reset == 0)\n(reset_r == 1) |=> (tapfordqs1 == $past(default_tap, 2));\nendproperty\nassert property (p_tapfordqs1_after_reset) else $error(..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 16,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_crc_reset_assignment;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset_assignment: assert property (p_crc_reset_ass...",
      "sva2": "property p_crc_init_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (Crc == 32'hffffffff);\nendproperty\nassert property (p_crc_init_after_reset) else $error(\"CRC not initialized to 32..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 17,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && wBRU == 1) |-> ##1 bra_ex[0] == $past(ra_of[4]);\nendproperty\nassert_p_bra_ex_assignment: as...",
      "sva2": "property p_bra_ex_ra_of_match;\n@(posedge gclk) disable iff (grst) (dena && wBRU) |=> (bra_ex[0] == $past(ra_of[4], 1));\nendproperty\nassert property (p_bra_ex_ra_of_match) else $error(\"bra_ex[0] did no..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 18,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_2d_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 MdoEn_2d == 0;\nendproperty\nassert_p_MdoEn_2d_reset_logic: assert property (p_MdoEn_2d_reset_logi...",
      "sva2": "property p_MdoEn_2d_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn_2d == 0);\nendproperty\nassert property (p_MdoEn_2d_reset) else $error(\"MdoEn_2d not 0 one cycle after Reset assert..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 20,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_countx_ff_q_assignment_on_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 countx_ff_q == $past(X);\nendproperty\nassert_p_countx_ff_q_assignment_on_reset: assert pro...",
      "sva2": "property p_countx_ff_q_reset;\n@(posedge clk) disable iff (!RST)\n$rose(RST) |=> (countx_ff_q == $past(X, 1));\nendproperty\nassert property (p_countx_ff_q_reset) else $error(\"countx_ff_q not equal to pre..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 29,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_reload_count_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 reload_count == 1'b0;\nendproperty\nassert_p_reload_count_assignment: assert pr...",
      "sva2": "property p_reload_count_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (reload_count == 1'b0);\nendproperty\nassert property (p_reload_count_after_reset) else $error(\"r..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 33,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rDWBSTB_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_assignment_on_grst: assert property (p_rDWBSTB_a...",
      "sva2": "property p_rDWBSTB_after_reset;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rDWBSTB == 0);\nendproperty\nassert property (p_rDWBSTB_after_reset) else $error(\"rDWBSTB not 0 one cycle after g..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 35,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wb_ack_o_reset;\n    @(posedge wb_clk_i) disable iff (wb_rst_i == 0)\n        wb_rst_i == 1 |-> ##1 wb_ack_o == 0;\nendproperty\nassert_p_wb_ack_o_reset: assert property (p_wb_ack_o_reset) else...",
      "sva2": "property p_wb_ack_o_low_after_reset;\n@(posedge wb_clk_i) disable iff (!wb_rst_i) $rose(wb_rst_i) |=> (wb_ack_o == 0);\nendproperty\nassert property (p_wb_ack_o_low_after_reset) else $error(\"wb_ack_o not..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 38,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_d_reset_initialization;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 data_d == 0;\nendproperty\nassert_p_data_d_reset_initialization: assert property (p_data_d_...",
      "sva2": "property data_d_init_after_reset;\n@(posedge clk) disable iff (rst) (!rst |=> (data_d == 0));\nendproperty\nassert property (data_d_init_after_reset) else $error(\"data_d not initialized to 0 after reset ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 47,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_drop_reset;\n    @(posedge Clk)\n    disable iff (Reset == 0)\n    Reset == 1 |-> ##1 broadcast_drop == 0;\nendproperty\nassert_p_broadcast_drop_reset: assert property (p_broadcast_dro...",
      "sva2": "property p_broadcast_drop_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_drop == 0);\nendproperty\nassert property (p_broadcast_drop_after_reset) else $error(\"broadcast_dro..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 48,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_RxLateCollision_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 0);\nendproperty\nassert property (p_RxLateCollision_after_Reset) else $error(\"RxLateC..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 53,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_program_counter_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && program_counter == 16'd0) |-> ##1 program_counter == 16'd3;\nendproperty\nassert_p_program_counter_a...",
      "sva2": "property p_program_counter_zero_to_three;\n@(posedge clk) disable iff (rst) (program_counter == 16'd0) |=> (program_counter == 16'd3);\nendproperty\nassert property (p_program_counter_zero_to_three) else..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 56,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x)\n!$past(rst_x) |-> (rs_write_counter == 0);\nendproperty\nassert property (p_rs_write_counter_reset) else $error(\"rs_write_count..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 59,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_ena == $past(INIT_ENA);\nendproperty\nassert_p_cop_ena_assignment: assert proper...",
      "sva2": "property p_cop_ena_after_reset;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (cop_ena == $past(INIT_ENA));\nendproperty\nassert property (p_cop_ena_after_reset) else $error(\"cop_..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 67,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rIMM_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rIMM == 16'h0;\nendproperty\nassert_p_rIMM_assignment_on_grst: assert property (p_rIMM_assignmen...",
      "sva2": "property p_rIMM_after_reset;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rIMM == 16'h0);\nendproperty\nassert property (p_rIMM_after_reset) else $error(\"rIMM not 16'h0 one cycle after grst asse..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 68,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_rx_late_collision_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !RxLateCollision;\nendproperty\nassert property (p_rx_late_collision_after_reset)\nelse $error(\"RxLateCol..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 70,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset==1)\n        nreset == 0 |-> ##1 DFFE_inst4 == 0;\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst4_assi...",
      "sva2": "property p_dffe_after_nreset;\n@(posedge clk) disable iff (nreset)\n!nreset |=> ##1 (DFFE_inst4 == 0);\nendproperty\nassert property (p_dffe_after_nreset) else $error(\"DFFE_inst4 not 0 one cycle after nre..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 83,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_prop;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (fifo_tail == 0);\nendproperty\nassert property (fifo_tail_reset_prop) else $error(\"fifo_tail not reset to zero one ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 86,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DlyCrcCnt_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 DlyCrcCnt == 3'h0;\nendproperty\nassert_p_DlyCrcCnt_assignment_on_RxReset: asser...",
      "sva2": "property p_DlyCrcCnt_after_reset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (DlyCrcCnt == 3'h0);\nendproperty\nassert property (p_DlyCrcCnt_after_reset) else $error(\"DlyCrcCnt not 0 on..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 91,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_d_assignment;\n    @(posedge clk) disable iff (reset == 1)\n        (reset == 0) |-> ##1 (data_d == 0);\nendproperty\nassert_p_data_d_assignment: assert property (p_data_d_assignment) else...",
      "sva2": "property data_d_zero_after_reset;\n@(posedge clk) disable iff (rst)\n!rst |=> (data_d == 0);\nendproperty\nassert property (data_d_zero_after_reset) else $error(\"data_d not 0 one cycle after reset deasser..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 95,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property p_bus_wait_state_after_reset;\n@(posedge wb_clk_i) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert property (p_bus_wait_state_after_reset)\nelse $erro..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 101,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_minuend_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 minuend == {$past(!large_is_denorm), $past(mantissa_large), 2'b00};\nendproperty...",
      "sva2": "property minuend_assignment_p;\n@(posedge clk) disable iff (rst)\n(enable == 1'b1) |-> ##1 (minuend == {!large_is_denorm, mantissa_large, 2'b00});\nendproperty\nassert property (minuend_assignment_p) else..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 104,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 state_ff_q == $past(RESET);\nendproperty\nassert_p_state_ff_q_reset: assert property (p_state_ff_q_reset) ...",
      "sva2": "property p_reset_state_check;\n@(posedge clk) disable iff (!RST)\nRST |-> ##1 (state_ff_q == $past(RST));\nendproperty\nassert property (p_reset_state_check) else $error(\"Reset state check failed\");"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 106,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_denorm_to_norm_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 denorm_to_norm == ($past(sum_leading_one) & $past(large_is_denorm));\nendproper...",
      "sva2": "property p_denorm_to_norm_check;\n@(posedge clk) disable iff (rst) (enable && !rst) |=> (denorm_to_norm == (sum_leading_one && large_is_denorm));\nendproperty\nassert property (p_denorm_to_norm_check) el..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 116,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_in_reset_assignment;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        i_reset == 1 |-> ##1 in_reset == 1;\nendproperty\nassert_p_in_reset_assignment: assert property (p_in_reset_assign...",
      "sva2": "property p_in_reset_timing;\n@(posedge i_clk) disable iff (i_reset == 0)\n$rose(i_reset) |=> (in_reset == 1);\nendproperty\nassert property (p_in_reset_timing) else $error(\"in_reset not set one cycle afte..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 117,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_next_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 next_tail == 1;\nendproperty\nassert_p_next_tail_reset: assert property (p_next_tail_reset) else $err...",
      "sva2": "property p_next_tail_after_reset;\n@(posedge clk_i) disable iff (!rst_i) (!rst_i ##1 rst_i) |=> (next_tail == 1);\nendproperty\nassert property (p_next_tail_after_reset) else $error(\"next_tail not 1 one ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 119,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property p_bus_wait_state_after_reset;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1'b1)\n$fell(async_rst_b) |=> (bus_wait_state == 1'b0);\nendproperty\nassert property (p_bus_wait_state_after_reset)..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 123,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property p_ReceivedPacketTooBig_cleared_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !ReceivedPacketTooBig;\nendproperty\nassert property (p_ReceivedPacketTooBig_cleared_after_re..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 125,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_step_assignment_during_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 Step == $past(Step);\nendproperty\nassert_p_step_assignment_during_reset: assert property ...",
      "sva2": "property step_stable_during_reset;\n@(posedge clk) disable iff (!reset) (reset) |-> (Step == $past(Step));\nendproperty\nassert property (step_stable_during_reset) else $error(\"Step signal changed during..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 130,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broa...",
      "sva2": "property p_broadcast_counter_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_counter == 0);\nendproperty\nassert property (p_broadcast_counter_reset) else $error(\"broadcast_counte..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 138,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_o_depp_assignment;\n    @(posedge i_clk)\n        (o_tx_busy == 0 && i_tx_stb == 1) |-> ##1 o_depp == { $past(i_tx_data[7]), $past(i_tx_data[6:0]) };\nendproperty\nassert_p_o_depp_assignment: a...",
      "sva2": "property p_depp_update;\n@(posedge i_clk) disable iff (i_rst)\n(!o_tx_busy && i_tx_stb) |=> (o_depp == {i_tx_data[-2][7], i_tx_data[-1][6:0]});\nendproperty\nassert property (p_depp_update) else $error(\"o..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 142,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_empty_assignment;\n    @(posedge clock) disable iff (resetn == 0)\n        (write_ptr - read_ptr == 5'b00000) |-> (empty == 1'b1);\nendproperty\nassert_p_empty_assignment: assert property (p_em...",
      "sva2": "property p_empty_asserted_when_ptr_diff_zero;\n@(posedge clk) disable iff (!resetn)\n(($past(write_ptr,1) - $past(read_ptr,1)) == 5'b00000) |-> (empty == 1'b1);\nendproperty\nassert property (p_empty_asse..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 144,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_sum_final_rounding_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && round_trigger == 1) |-> ##1 sum_final == $past(sum_round_2);\nendproperty\nassert_p_sum_final_rounding...",
      "sva2": "property p_rounding_sum_match;\n@(posedge clk) disable iff (rst) (round_trigger == 1) |=> (sum_final == $past(sum_round_2, 1));\nendproperty\nassert property (p_rounding_sum_match) else $error(\"Sum final..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 147,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_wdat_assignment_logic;\n    @(posedge ckmb) disable iff (reset == 1)\n        (reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000) |-> ##1 wdat[31:0] == $p...",
      "sva2": "property p_wdat_capture;\n@(posedge ckmb) disable iff (reset) (\n(IO_Addr_Strobe && IO_Write_Strobe && (IO_Address[4:2] == 3'b000)) |=> (wdat[31:0] == $past(iowd, 1))\n);\nendproperty\nassert property (p_w..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 159,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_reset_init;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_reset_init: assert property (p_r_state...",
      "sva2": "property p_r_state_idle_after_reset;\n@(posedge clk_core) disable iff (rst_x)\n!$past(rst_x) |-> r_state == $past(P_IDLE);\nendproperty\nassert property (p_r_state_idle_after_reset) else $error(\"r_state d..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 165,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        (hresetn == 1 && hready == 1 && hsel == 1 && hburst == 3'b000 && htrans == 2'b00) |-> ##1 (cyc_o == 0);\nendproperty\n...",
      "sva2": "property cyc_o_zero_after_condition;\n@(posedge hclk) disable iff (!hresetn)\n(hready && hsel && (hburst == 3'b000) && (htrans == 2'b00)) |=> (cyc_o == 0);\nendproperty\nassert property (cyc_o_zero_after_..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 172,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sfr_mx_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        (grst == 1) |-> ##1 (sfr_mx == 32'h0);\nendproperty\nassert_p_sfr_mx_assignment_on_grst: assert property (p_sfr_...",
      "sva2": "property p_sfr_mx_after_reset;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sfr_mx == 32'h0);\nendproperty\nassert property (p_sfr_mx_after_reset) else $error(\"sfr_mx not 0 one cycle after grst ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 175,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_mem_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 mem_ex == 30'h0;\nendproperty\nassert_p_mem_ex_assignment_on_grst: assert property (p_mem_ex_a...",
      "sva2": "property mem_ex_reset_check;\n@(posedge gclk) disable iff (!grst) $rose(grst) |=> (mem_ex == 30'h0);\nendproperty\nassert property (mem_ex_reset_check) else $error(\"mem_ex not 0 one cycle after grst asse..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 176,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_RxLateCollision_After_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 0);\nendproperty\nassert property (p_RxLateCollision_After_Reset) else $error(\"RxLateC..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 180,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_mul_a_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 mul_a == { $past(a_is_norm), $past(mantissa_a) };\nendproperty\nassert_p_mul_a_assi...",
      "sva2": "property p_mul_a_assignment;\n@(posedge clk) disable iff (rst)\n(!rst && enable) |=> (mul_a == {a_is_norm, mantissa_a});\nendproperty\nassert property (p_mul_a_assignment) else $error(\"mul_a assignment fa..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 186,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_WillSendControlFrame_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (WillSendControlFrame == 0);\nendproperty\nassert_p_WillSendControlFrame_TxReset:...",
      "sva2": "property p_WillSendControlFrame_deassert_after_TxReset;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> !WillSendControlFrame;\nendproperty\nassert property (p_WillSendControlFrame_deassert_..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 187,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rDWBSTB_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_reset: assert property (p_rDWBSTB_reset) else $error(\"Asserti...",
      "sva2": "property p_rDWBSTB_reset_check;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rDWBSTB == 0);\nendproperty\nassert property (p_rDWBSTB_reset_check) else $error(\"rDWBSTB not 0 one cycle after g..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 194,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_x_signals_assignment;\n    @(posedge i_clk)\n        { i_dstb_n == 1, i_astb_n == 1, i_write_n == 1, i_depp == 1 } |-> ##1 { x_dstb_n, x_astb_n, x_write_n, x_depp } == $past({ i_dstb_n, i_ast...",
      "sva2": "property p_signal_delay_check;\n@(posedge i_clk) ({i_dstb_n, i_astb_n, i_write_n, i_depp} == 4'b1111) |=> ({x_dstb_n, x_astb_n, x_write_n, x_depp} == $past({i_dstb_n, i_astb_n, i_write_n, i_depp}, 1));..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 195,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_assignment: assert property (p_r_state...",
      "sva2": "property p_rstate_transition_after_reset;\n@(posedge clk_core) disable iff (rst_x)\n!$past(rst_x) |-> r_state == $past(P_IDLE);\nendproperty\nassert property (p_rstate_transition_after_reset) else $error(..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 199,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 (TTMP == $past(io_di));\nendproperty\nassert_p_TTMP_as...",
      "sva2": "property p_ttmp_write_capture;\n@(posedge clk) disable iff (rst)\n((io_we == 1'b1) && (io_re == 1'b0) && (io_a == 2'b01)) |=> (TTMP == $past(io_di, 1));\nendproperty\nassert property (p_ttmp_write_capture..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 202,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_button_1_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 button_1 == 0;\nendproperty\nassert_p_button_1_reset: assert property (p_button_1_reset) else $error(\"...",
      "sva2": "property p_button_1_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (button_1 == 0);\nendproperty\nassert property (p_button_1_after_reset) else $error(\"button_1 not 0 one cycle afte..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 204,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_counter_load;\n    @(posedge clk) disable iff (reset == 1)\n        load == 1 |-> ##1 counter == $past(count);\nendproperty\nassert_p_counter_load: assert property (p_counter_load) else $error(...",
      "sva2": "property p_load_counter_match;\n@(posedge clk) disable iff (reset)\nload |-> ##1 (counter == $past(count, 2));\nendproperty\nassert property (p_load_counter_match) else $error(\"Counter did not match past ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 209,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_irq_o_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_o == 0;\nendproperty\nassert_p_cop_irq_o_assignment: assert property (p_co...",
      "sva2": "property cop_irq_o_zero_after_reset;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (cop_irq_o == 0);\nendproperty\nassert property (cop_irq_o_zero_after_reset) else $error(\"cop_ir..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 212,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_EnableCnt_assignment;\n    @(posedge MTxClk) disable iff (TxReset == 1)\n        DlyCrcEn == 0 |-> EnableCnt == 1;\nendproperty\nassert_p_EnableCnt_assignment: assert property (p_EnableCnt_assi...",
      "sva2": "property p_dlycrc_en_disable_enable_cnt;\n@(posedge MTxClk) disable iff (TxReset)\n(DlyCrcEn == 0) |=> (EnableCnt == 1);\nendproperty\nassert property (p_dlycrc_en_disable_enable_cnt) else $error(\"EnableC..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 213,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cc_reset_logic;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 cc == 0;\nendproperty\nassert_p_cc_reset_logic: assert property (p_cc_reset_logic) else $error(\"Assertion fa...",
      "sva2": "property cc_zero_after_rst;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (cc == 0);\nendproperty\nassert property (cc_zero_after_rst) else $error(\"cc signal not 0 one cycle after rst assertion\");"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 222,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_stop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 stop_ena == 1'b0;\nendproperty\nassert_p_stop_ena_assignment: assert property (p_st...",
      "sva2": "property p_stop_ena_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (stop_ena == 0);\nendproperty\nassert property (p_stop_ena_after_reset) else $error(\"stop_ena not 0 o..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 226,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sign_assignment_logic;\n    @(posedge clk) disable iff (rst==1)\n        (rst == 0 && enable == 1) |-> ##1 sign == ($past(opa[63]) ^ $past(opb[63]));\nendproperty\nassert_p_sign_assignment_logi...",
      "sva2": "property sign_xor_check;\n@(posedge clk) disable iff (rst) (enable ##1 (1'b1)) |-> ##1 (sign == (opa[63] ^ opb[63]));\nendproperty\nassert property (sign_xor_check) else $error(\"Sign signal incorrect XOR..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 229,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_reset_logic;\n    @(posedge clk2M) disable iff (reset == 0)\n        reset == 1 |-> ##1 state == $past(WAITFORGAP);\nendproperty\nassert_p_state_reset_logic: assert property (p_state_rese...",
      "sva2": "property p_reset_holds_state;\n@(posedge clk2M) disable iff (!reset) (reset && $past(WAITFORGAP, 1)) |=> (state == $past(WAITFORGAP, 2));\nendproperty\nassert property (p_reset_holds_state) else $error(\"..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 232,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rEAR_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rEAR == 32'h0;\nendproperty\nassert_p_rEAR_assignment_on_grst: assert property (p_rEAR_assignmen...",
      "sva2": "property p_rEAR_after_reset;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rEAR == 32'h0);\nendproperty\nassert property (p_rEAR_after_reset) else $error(\"rEAR not 0 one cycle after grst asse..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 235,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_count_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 count == 0;\nendproperty\nassert_p_count_reset_logic: assert property (p_count_reset_logic) else $e...",
      "sva2": "property p_count_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (count == 0);\nendproperty\nassert property (p_count_reset) else $error(\"Count not reset to zero after reset assertion\");"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 236,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property p_bus_wait_state_after_reset;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert property (p_bus_wait_state_after_reset)\nelse ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 237,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_debug_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 debug_ena == 1'b0;\nendproperty\nassert_p_debug_ena_assignment: assert property (p...",
      "sva2": "property debug_ena_reset_check;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (debug_ena == 0);\nendproperty\nassert property (debug_ena_reset_check) else $error(\"debug_ena was not..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 240,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 state_ff_q == $past(RESET);\nendproperty\nassert_p_state_ff_q_reset: assert property (p_state_ff_q_reset) ...",
      "sva2": "property p_reset_state_check;\n@(posedge clk) disable iff (!RST) RST |=> (state_ff_q == $past(RESET, 2));\nendproperty\nassert property (p_reset_state_check) else $error(\"state_ff_q does not equal previo..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 242,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_alive_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 alive_o == 0;\nendproperty\nassert_p_alive_o_reset: assert property (p_alive_o_reset) else $error(\"Asse...",
      "sva2": "property alive_o_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (alive_o == 0);\nendproperty\nassert property (alive_o_after_reset) else $error(\"alive_o did not become 0 one cycle a..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 248,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_rdat_assignment;\n    @(posedge ckdr) disable iff (reset == 1)\n        (reset == 0 && srdy == 1 && addr[4:2] == 3'b000) |-> ##1 rdat == $past(srdat[31:0]);\nendproperty\nassert_p_rdat_assignme...",
      "sva2": "property p_srdy_addr_rdat_check;\n@(posedge ckdr) disable iff (reset) (\n(srdy && (addr[4:2] == 3'b000)) |=> (rdat == $past(srdat[31:0], 1))\n);\nendproperty\nassert property (p_srdy_addr_rdat_check) else ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 251,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DeferLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 DeferLatched == 0;\nendproperty\nassert_p_DeferLatched_Reset: assert property (p_DeferLatched_Res...",
      "sva2": "property p_DeferLatched_after_Reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (DeferLatched == 0);\nendproperty\nassert property (p_DeferLatched_after_Reset) else $error(\"DeferLatched not..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 253,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_core_write_request_assignment;\n    @(posedge i_clk)\n        (i_select == 1 && i_write_enable == 1) |-> core_write_request == (i_select == 1 && i_write_enable == 1);\nendproperty\nassert_p_cor...",
      "sva2": "property p_core_write_request_mirror;\n@(posedge i_clk) disable iff (0) ((i_select && i_write_enable) |-> core_write_request) and\n((!i_select || !i_write_enable) |-> !core_write_request);\nendproperty\na..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 265,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_z1_assignment_on_reset;\n    @(posedge clk) disable iff (rstn == 1)\n        rstn == 0 |-> ##1 z1 == $past(INIT_Z1);\nendproperty\nassert_p_z1_assignment_on_reset: assert property (p_z1_assignm...",
      "sva2": "property z1_init_after_reset;\n@(posedge clk) disable iff (rstn)\n$fell(rstn) |=> (z1 == $past(INIT_Z1, 2));\nendproperty\nassert property (z1_init_after_reset) else $error(\"z1 not correctly initialized a..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 266,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_PauseTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 PauseTimer[15:0] == 16'h0;\nendproperty\nassert_p_PauseTimer_assignment_on_RxRe...",
      "sva2": "property PauseTimerClearedAfterRxReset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (PauseTimer == 16'h0);\nendproperty\nassert property (PauseTimerClearedAfterRxReset) else $error(\"Paus..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 273,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_prescaler_increment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && tcnt_write == 0 && prescaler < 1) |-> ##1 prescaler == $past(prescaler) + 1;\nendproperty\nassert_p_prescal...",
      "sva2": "property prescaler_increment_p;\n@(posedge clk) disable iff (rst) (\n((tcnt_write == 0) && ($past(prescaler) < 1)) |=> (prescaler == $past(prescaler) + 1)\n);\nendproperty\nassert property (prescaler_incre..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 275,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_S_and_Step_assignment;\n    @(posedge clk) disable iff (reset == 1)\n        (reset == 0 && Step == Step1 && Sm_ready == 1) |-> \n        ##1 S[1] == $past(Sm1) && \n            S[2] == $past(S...",
      "sva2": "property p_s_array_step_capture;\n@(posedge clk) disable iff (reset)\n((Step == Step1) && (Sm_ready == 1)) |=>\n(($past(Step2) == Step) &&\n(S[1] == $past(Sm1)) && (S[2] == $past(Sm2)) && (S[3] == $past(S..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 280,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_valid_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        (rst_i == 1) |-> ##1 (valid_o == 0);\nendproperty\nassert_p_valid_o_reset: assert property (p_valid_o_reset) else $error(\"...",
      "sva2": "property valid_o_low_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> !valid_o;\nendproperty\nassert property (valid_o_low_after_reset) else $error(\"valid_o not deasserted one cycle a..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 285,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wait_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b==1)\n        async_rst_b == 0 |-> ##1 wait_ena == 1'b0;\nendproperty\nassert_p_wait_ena_assignment: assert property (p_wait...",
      "sva2": "property p_wait_ena_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 0)\n$rose(async_rst_b) |=> (wait_ena == 0);\nendproperty\nassert property (p_wait_ena_reset_deassert) else $error(\"wait_..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 289,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_irq_assignment_on_reset;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq == 0;\nendproperty\nassert_p_cop_irq_assignment_on_reset: assert pr...",
      "sva2": "property p_cop_irq_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b) !$stable(async_rst_b) |=> (cop_irq == 0);\nendproperty\nassert property (p_cop_irq_after_reset) else $error(\"cop_irq not 0 on..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 290,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_event_assignment;\n    @(posedge bus_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_event == 0;\nendproperty\nassert_p_cop_event_assignment: assert property (p_co...",
      "sva2": "property cop_event_zero_after_por_reset;\n@(posedge bus_clk) disable iff (por_reset_i == 1'b1)\n($fell(por_reset_i) |=> (cop_event == 1'b0));\nendproperty\nassert property (cop_event_zero_after_por_reset)..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 293,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_Stall_active;\n    @(posedge clock) disable iff (reset == 1)\n        active == 1 |-> Stall == (active == 1);\nendproperty\nassert_p_Stall_active: assert property (p_Stall_active) else $error(\"...",
      "sva2": "property p_active_implies_stall;\n@(posedge clk) disable iff (reset)\nactive |-> stall;\nendproperty\nassert property (p_active_implies_stall) else $error(\"Stall not asserted when active is high\");"
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 295,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_rdata_assignment;\n    @(posedge clk_core) disable iff (rst_x == 0)\n        (rst_x == 1 && r_state == P_WAIT_ACK && i_ack == 1 && r_wr == 0 && i_rstr == 1) |-> ##1 r_rdata == $past(i_rd);\n...",
      "sva2": "property p_rdata_capture;\n@(posedge clk_core) disable iff (!rst_x)\n(r_state == P_WAIT_ACK && i_ack && !r_wr && i_rstr) |=> (r_rdata == $past(i_rd));\nendproperty\nassert property (p_rdata_capture) else ..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 298,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_o_dly_stb_assignment;\n    @(posedge i_clk)\n        (o_wb_stall == 0 && i_wb_cyc == 1 && i_wb_stb == 1) |-> ##1 (o_dly_stb == ($past(i_wb_cyc) && $past(i_wb_stb)));\nendproperty\nassert_p_o_dl...",
      "sva2": "property p_o_dly_stb_check;\n@(posedge i_clk) (o_wb_stall == 0 && i_wb_cyc == 1 && i_wb_stb == 1) |=> (o_dly_stb == (i_wb_cyc && i_wb_stb));\nendproperty\nassert property (p_o_dly_stb_check) else $error(..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 302,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rSTALL_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rSTALL == 0;\nendproperty\nassert_p_rSTALL_grst: assert property (p_rSTALL_grst) else $error(\"Assertion fail...",
      "sva2": "property p_rstall_after_grst;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rSTALL == 0);\nendproperty\nassert property (p_rstall_after_grst) else $error(\"rSTALL not 0 one cycle after grst ro..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 305,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property p_received_packet_too_big_deasserted_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !ReceivedPacketTooBig;\nendproperty\nassert property (p_received_packet_too_big_deasser..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 306,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_synchro_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 synchro == 3'b0;\nendproperty\nassert_p_synchro_reset: assert property (p_synchro_reset) else $error(\"A...",
      "sva2": "property synchro_zero_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (synchro == 3'b0);\nendproperty\nassert_synchro_zero_after_reset: assert property (synchro_zero_after_reset) els..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 313,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_CarrierSenseLost_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 CarrierSenseLost == 0;\nendproperty\nassert_p_CarrierSenseLost_Reset: assert property (p_Carr...",
      "sva2": "property p_carrier_sense_lost_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (CarrierSenseLost == 0);\nendproperty\nassert property (p_carrier_sense_lost_after_reset) else $error(\"..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 314,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_en_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_en == 2'b00;\nendproperty\nassert_p_cop_irq_en_assignment: assert propert...",
      "sva2": "property p_cop_irq_en_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b == 1'b1)\n$fell(async_rst_b) |=> (cop_irq_en == 2'b00);\nendproperty\nassert property (p_cop_irq_en_after_reset) else $error..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 316,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_assignment_during_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_assignment_during_reset: asser...",
      "sva2": "property p_state_reflects_wait_state_on_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (state == $past(wait_state));\nendproperty\nassert property (p_state_reflects_wait_state_on_reset) e..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 319,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_mul_a_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 mul_a == { $past(a_is_norm), $past(mantissa_a) };\nendproperty\nassert_p_mul_a_assignment...",
      "sva2": "property p_mul_a_update;\n@(posedge clk) disable iff (rst)\n(!rst && enable) |=> (mul_a == {a_is_norm, mantissa_a});\nendproperty\nassert property (p_mul_a_update) else $error(\"mul_a did not update correc..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 320,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxColWindow_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxColWindow == 1;\nendproperty\nassert_p_RxColWindow_Reset: assert property (p_RxColWindow_Reset) ...",
      "sva2": "property p_RxColWindow_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> RxColWindow;\nendproperty\nassert property (p_RxColWindow_after_Reset) else $error(\"RxColWindow not asserted o..."
    },
    {
      "model": "deepseek-v3-1-250821",
      "index": 321,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_sum_0_assignment_logic;\n    @(posedge clk) disable iff (rst==1)\n        (rst == 0 && enable == 1) |-> ##1 sum_0 == ($past(product_a[40:17]) + $past(product_b));\nendproperty\nassert_p_sum_0_a...",
      "sva2": "property p_sum_calculation;\n@(posedge clk) disable iff (rst) (en & !rst) |=> (sum_0 == ($past(product_a[40:17]) + $past(product_b)));\nendproperty\nassert property (p_sum_calculation) else $error(\"sum_0..."
    },
    {
      "model": "gpt-5.1",
      "index": 0,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_exponent_a_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 exponent_a == 0;\nendproperty\nassert_p_exponent_a_reset: assert property (p_exponent_a_reset) else $error...",
      "sva2": "property exponent_a_reset_one_cycle_after_rst;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (exponent_a == 0);\nendproperty\nassert_exponent_a_reset_one_cycle_after_rst: assert property (exponent_a_..."
    },
    {
      "model": "gpt-5.1",
      "index": 1,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "unknown",
      "sva1": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (TypeLengthOK == 0);\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_Type...",
      "sva2": "property type_length_ok_reset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (TypeLengthOK == 0);\nendproperty\nassert_type_length_ok_reset: assert property (type_length_ok_reset)\nelse $er..."
    },
    {
      "model": "gpt-5.1",
      "index": 2,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxColWindow_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxColWindow == 1;\nendproperty\nassert_p_RxColWindow_Reset: assert property (p_RxColWindow_Reset) ...",
      "sva2": "property p_rxcolwindow_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxColWindow == 1);\nendproperty\nassert property (p_rxcolwindow_after_reset)\nelse $error(\"RxColWindow did not..."
    },
    {
      "model": "gpt-5.1",
      "index": 3,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset==0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateCol...",
      "sva2": "property p_rx_late_collision_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\nassert property (p_rx_late_collision_reset)\nelse $error(\"RxLateCollis..."
    },
    {
      "model": "gpt-5.1",
      "index": 6,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert property (cstate_init_after_reset)\nelse $error(\"cstate not initialized to 3'b00..."
    },
    {
      "model": "gpt-5.1",
      "index": 7,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert_rs_read_counter_reset_after_deassert: assert pro..."
    },
    {
      "model": "gpt-5.1",
      "index": 9,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_xon_gen_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 xon_gen == 0;\nendproperty\nassert_p_xon_gen_reset: assert property (p_xon_gen_reset) else $error(\"Assert...",
      "sva2": "property xon_gen_reset_drives_zero;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (xon_gen == 0);\nendproperty\nassert property (xon_gen_reset_drives_zero)\nelse $error(\"xon_gen was not 0 one cycl..."
    },
    {
      "model": "gpt-5.1",
      "index": 12,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_in_reset_assignment;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        i_reset == 1 |-> ##1 in_reset == 1;\nendproperty\nassert_p_in_reset_assignment: assert property (p_in_reset_assign...",
      "sva2": "property in_reset_follows_reset;\n@(posedge i_clk) disable iff (!i_reset)\n$rose(i_reset) |=> in_reset;\nendproperty\nassert_in_reset_follows_reset: assert property (in_reset_follows_reset)\nelse $error(\"i..."
    },
    {
      "model": "gpt-5.1",
      "index": 13,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_shift_counter_initialization;\n    @(posedge clk2M) disable iff (reset==0)\n        reset == 1 |-> ##1 shift_counter == 5'b0;\nendproperty\nassert_p_shift_counter_initialization: assert propert...",
      "sva2": "property shift_counter_init_after_reset;\n@(posedge clk2M) disable iff (!reset)\n$rose(reset) |=> shift_counter == 5'b0;\nendproperty\nassert_shift_counter_init_after_reset: assert property (shift_counter..."
    },
    {
      "model": "gpt-5.1",
      "index": 16,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_crc_reset_assignment;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset_assignment: assert property (p_crc_reset_ass...",
      "sva2": "property crc_init_after_reset;\n@(posedge Clk) disable iff (Reset == 0)\n(Reset && !$past(Reset)) |=> (Crc == 32'hffffffff);\nendproperty\nassert_crc_init_after_reset: assert property (crc_init_after_rese..."
    },
    {
      "model": "gpt-5.1",
      "index": 17,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && wBRU == 1) |-> ##1 bra_ex[0] == $past(ra_of[4]);\nendproperty\nassert_p_bra_ex_assignment: as...",
      "sva2": "property bra_ex_matches_prev_ra_of;\n@(posedge gclk) disable iff (grst)\n(dena && wBRU) |=> (bra_ex[0] == $past(ra_of[4],1));\nendproperty\nassert_bra_ex_matches_prev_ra_of: assert property (bra_ex_matche..."
    },
    {
      "model": "gpt-5.1",
      "index": 18,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_MdoEn_2d_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 MdoEn_2d == 0;\nendproperty\nassert_p_MdoEn_2d_reset_logic: assert property (p_MdoEn_2d_reset_logi...",
      "sva2": "property mdoen_2d_resets_low_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn_2d == 1'b0);\nendproperty\nassert_mdoen_2d_resets_low_after_reset: assert property (mdoen_2d_resets_..."
    },
    {
      "model": "gpt-5.1",
      "index": 19,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (broadcast_counter == 0);\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_...",
      "sva2": "property broadcast_counter_resets_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_counter == 0);\nendproperty\nassert_broadcast_counter_resets_after_reset:\nassert property (..."
    },
    {
      "model": "gpt-5.1",
      "index": 21,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        hresetn == 0 |-> ##1 cyc_o == 0;\nendproperty\nassert_p_cyc_o_assignment: assert property (p_cyc_o_assignment) else $e...",
      "sva2": "property cyc_o_low_after_reset_deassert;\n@(posedge hclk) disable iff (hresetn == 1)\n$fell(hresetn) |=> (cyc_o == 0);\nendproperty\nassert_cyc_o_low_after_reset_deassert: assert property (cyc_o_low_after..."
    },
    {
      "model": "gpt-5.1",
      "index": 22,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedMRxErr_idle_condition;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && MRxErr == 1 && MRxDV == 1 && RxStateIdle == 1 && Transmitting == 0) |-> ##1 LatchedMRxErr...",
      "sva2": "property p_latched_mrxerr_set_next_cycle;\n@(posedge MRxClk) disable iff (Reset)\n(Reset == 0 && MRxErr == 1 && MRxDV == 1 && RxStateIdle == 1 && Transmitting == 0)\n|=> ##1 (LatchedMRxErr == 1);\nendprop..."
    },
    {
      "model": "gpt-5.1",
      "index": 23,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rHTRANS_reset_logic;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 rHTRANS == 0;\nendproperty\nassert_p_rHTRANS_reset_logic: assert property (p_rHTRANS_reset_log...",
      "sva2": "property rHTRANS_reset_on_HRESETn_deassert;\n@(posedge HCLK) disable iff (HRESETn)\n$fell(HRESETn) |=> (rHTRANS == 0);\nendproperty\nassert property (rHTRANS_reset_on_HRESETn_deassert)\nelse $error(\"rHTRAN..."
    },
    {
      "model": "gpt-5.1",
      "index": 26,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assi...",
      "sva2": "property ttmp_captures_past_io_di;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di, 1));\nendproperty\nassert property (ttmp_captures_past_io_di)\nelse $err..."
    },
    {
      "model": "gpt-5.1",
      "index": 27,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_x_assignment_on_rst;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 x == $past(rstx[8:0]);\nendproperty\nassert_p_x_assignment_on_rst: assert property (p_x_assignment_on_r...",
      "sva2": "property x_matches_rstx_after_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (x == $past(rstx[8:0], 1));\nendproperty\nassert_x_matches_rstx_after_reset: assert property (x_matches_rstx_after_r..."
    },
    {
      "model": "gpt-5.1",
      "index": 28,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedCrcError_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && RxStateSFD == 0 && RxStateData[0] == 1 && RxCrcError == 1 && RxByteCntEq0 == 0) |-> ##1 Lat...",
      "sva2": "property LatchedCrcError_set_on_conditions;\n@(posedge MRxClk) disable iff (Reset)\n(!RxStateSFD && RxStateData[0] && RxCrcError && !RxByteCntEq0) |=> ##1 LatchedCrcError;\nendproperty\nassert_LatchedCrcE..."
    },
    {
      "model": "gpt-5.1",
      "index": 29,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_reload_count_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 reload_count == 1'b0;\nendproperty\nassert_p_reload_count_assignment: assert pr...",
      "sva2": "property reload_count_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (reload_count == 1'b0);\nendproperty\nassert_reload_count_after_reset_deassert: assert pro..."
    },
    {
      "model": "gpt-5.1",
      "index": 33,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rDWBSTB_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_assignment_on_grst: assert property (p_rDWBSTB_a...",
      "sva2": "property p_rDWBSTB_reset_low_next_cycle;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rDWBSTB == 0);\nendproperty\nassert property (p_rDWBSTB_reset_low_next_cycle)\nelse $error(\"rDWBSTB was not 0..."
    },
    {
      "model": "gpt-5.1",
      "index": 35,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_wb_ack_o_reset;\n    @(posedge wb_clk_i) disable iff (wb_rst_i == 0)\n        wb_rst_i == 1 |-> ##1 wb_ack_o == 0;\nendproperty\nassert_p_wb_ack_o_reset: assert property (p_wb_ack_o_reset) else...",
      "sva2": "property wb_ack_o_low_after_reset;\n@(posedge wb_clk_i) disable iff (!wb_rst_i)\n$rose(wb_rst_i) |=> (wb_ack_o == 1'b0);\nendproperty\nassert_wb_ack_o_low_after_reset: assert property (wb_ack_o_low_after_..."
    },
    {
      "model": "gpt-5.1",
      "index": 36,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_exponent_5_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1 && in_zero == 1) |-> ##1 (exponent_5 == 12'b0);\nendproperty\nassert_p_exponent_5_assignment:...",
      "sva2": "property p_in_zero_exponent5_zero;\n@(posedge clk) disable iff (rst)\n(enable && in_zero) |=> (exponent_5 == 12'b0);\nendproperty\nassert property (p_in_zero_exponent5_zero)\nelse $error(\"exponent_5 must b..."
    },
    {
      "model": "gpt-5.1",
      "index": 40,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_WCnt_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 WCnt == 0;\nendproperty\nassert_p_WCnt_reset: assert property (p_WCnt_reset) else $error(\"Assertion failed: WCnt...",
      "sva2": "property wcnt_reset_after_rst_high;\n@(posedge Clk) disable iff (Rst == 0)\n(Rst && !$past(Rst)) |=> (WCnt == 0);\nendproperty\nassert_wcnt_reset_after_rst_high: assert property (wcnt_reset_after_rst_high..."
    },
    {
      "model": "gpt-5.1",
      "index": 41,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sum_round_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 sum_round == 0;\nendproperty\nassert_p_sum_round_reset: assert property (p_sum_round_reset) else $error(\"As...",
      "sva2": "property sum_round_zero_after_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (sum_round == 0);\nendproperty\nassert_sum_round_zero_after_reset: assert property (sum_round_zero_after_reset)\nelse..."
    },
    {
      "model": "gpt-5.1",
      "index": 42,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert property (cstate_init_after_reset)\nelse $error(\"cstate not initialized to 3'b00..."
    },
    {
      "model": "gpt-5.1",
      "index": 43,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_zero_divisor_reset;\n    @(posedge i_clk) disable iff (i_rst==0)\n        (i_rst == 1) |-> ##1 (zero_divisor == 0);\nendproperty\nassert_p_zero_divisor_reset: assert property (p_zero_divisor_re...",
      "sva2": "property zero_divisor_after_reset;\n@(posedge i_clk) disable iff (!i_rst)\n$rose(i_rst) |=> (zero_divisor == 0);\nendproperty\nassert_zero_divisor_after_reset: assert property (zero_divisor_after_reset)\ne..."
    },
    {
      "model": "gpt-5.1",
      "index": 44,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_tx_pause_en_dl1_reset;\n    @(posedge Clk) disable iff (Reset==0)\n        (Reset == 1) |-> ##1 (tx_pause_en_dl1 == 0);\nendproperty\nassert_p_tx_pause_en_dl1_reset: assert property (p_tx_pause...",
      "sva2": "property tx_pause_en_dl1_clears_after_reset;\n@(posedge Clk) disable iff (Reset == 0)\n$rose(Reset) |=> (tx_pause_en_dl1 == 0);\nendproperty\nassert_tx_pause_en_dl1_clears_after_reset: assert property (tx..."
    },
    {
      "model": "gpt-5.1",
      "index": 47,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_drop_reset;\n    @(posedge Clk)\n    disable iff (Reset == 0)\n    Reset == 1 |-> ##1 broadcast_drop == 0;\nendproperty\nassert_p_broadcast_drop_reset: assert property (p_broadcast_dro...",
      "sva2": "property broadcast_drop_after_reset;\n@(posedge Clk) disable iff (Reset == 0)\n(Reset && !$past(Reset)) |=> (broadcast_drop == 0);\nendproperty\nassert_broadcast_drop_after_reset: assert property (broadca..."
    },
    {
      "model": "gpt-5.1",
      "index": 48,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property rxlatecollision_resets_low;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\nassert property (rxlatecollision_resets_low)\nelse $error(\"RxLateColl..."
    },
    {
      "model": "gpt-5.1",
      "index": 49,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_wb_cyc_o_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 r_wb_cyc_o == 0;\nendproperty\nassert_p_r_wb_cyc_o_assignment: assert property (p_r_wb_cyc_o...",
      "sva2": "property r_wb_cyc_o_drives_low_after_reset_deassertion;\n@(posedge HCLK) disable iff (HRESETn)\n$fell(HRESETn) |=> (r_wb_cyc_o == 0);\nendproperty\nassert_r_wb_cyc_o_drives_low_after_reset_deassertion: as..."
    },
    {
      "model": "gpt-5.1",
      "index": 51,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_SYNTHESIZED_WIRE_9_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 SYNTHESIZED_WIRE_9 == 0;\nendproperty\nassert_p_SYNTHESIZED_WIRE_9_assignment: assert p...",
      "sva2": "property synthesized_wire_9_init_after_reset;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (SYNTHESIZED_WIRE_9 == 0);\nendproperty\nassert_synthesized_wire_9_init_after_reset:\nassert property (..."
    },
    {
      "model": "gpt-5.1",
      "index": 52,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bit_slip_cnt_reset;\n    @(posedge clk) disable iff (res_n == 1)\n        res_n == 0 |-> ##1 bit_slip_cnt == 0;\nendproperty\nassert_p_bit_slip_cnt_reset: assert property (p_bit_slip_cnt_reset)...",
      "sva2": "property bit_slip_cnt_reset_after_res_n_deassert;\n@(posedge clk) disable iff (res_n == 1)\n$fell(res_n) |=> (bit_slip_cnt == 0);\nendproperty\nassert property (bit_slip_cnt_reset_after_res_n_deassert)\nel..."
    },
    {
      "model": "gpt-5.1",
      "index": 54,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert property (cstate_init_after_reset)\nelse $error(\"cstate not initialized to 3'b00..."
    },
    {
      "model": "gpt-5.1",
      "index": 55,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedCrcError_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LatchedCrcError == 0;\nendproperty\nassert_p_LatchedCrcError_Reset: assert property (p_Latched...",
      "sva2": "property latched_crc_error_clears_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LatchedCrcError == 0);\nendproperty\nassert_latched_crc_error_clears_after_reset:\nassert property ..."
    },
    {
      "model": "gpt-5.1",
      "index": 56,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset_after_deassert: assert prope..."
    },
    {
      "model": "gpt-5.1",
      "index": 58,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_clk_resync1_reset;\n    @(posedge bus_clk) disable iff (sync_reset == 0)\n        sync_reset == 1 |-> ##1 cop_clk_resync1 == 0;\nendproperty\nassert_p_cop_clk_resync1_reset: assert property...",
      "sva2": "property cop_clk_resync1_clears_after_sync_reset;\n@(posedge bus_clk) disable iff (!sync_reset)\n$rose(sync_reset) |=> (cop_clk_resync1 == 0);\nendproperty\nassert property (cop_clk_resync1_clears_after_s..."
    },
    {
      "model": "gpt-5.1",
      "index": 59,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_ena == $past(INIT_ENA);\nendproperty\nassert_p_cop_ena_assignment: assert proper...",
      "sva2": "property cop_ena_after_async_reset_deassert;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (cop_ena == $past(INIT_ENA,1));\nendproperty\nassert_cop_ena_after_async_reset_deassert:..."
    },
    {
      "model": "gpt-5.1",
      "index": 60,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assi...",
      "sva2": "property ttmp_captures_io_di;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && io_a == 2'b01) |=> (TTMP == $past(io_di,1));\nendproperty\nassert property (ttmp_captures_io_di) else $error(\"TTMP did ..."
    },
    {
      "model": "gpt-5.1",
      "index": 61,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 (MdoEn_2d == 0 && MdoEn_d == 0 && MdoEn == 0);\nendproperty\nassert_p_MdoEn_reset_logic: assert prope...",
      "sva2": "property reset_forces_mdoen_low;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn == 0 && MdoEn_d == 0 && MdoEn_2d == 0);\nendproperty\nassert_reset_forces_mdoen_low: assert property (reset_f..."
    },
    {
      "model": "gpt-5.1",
      "index": 62,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_rMSR_BE_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && fMTS == 1 && fMOP == 0) |-> ##1 rMSR_BE == $past(opa_of[0]);\nendproperty\nassert_p_rMSR_BE_...",
      "sva2": "property p_rMSR_BE_prev_opa_of0;\n@(posedge gclk) disable iff (grst)\n(dena && fMTS && !fMOP) |=> (rMSR_BE == $past(opa_of[0]));\nendproperty\nassert property (p_rMSR_BE_prev_opa_of0)\nelse $error(\"rMSR_BE..."
    },
    {
      "model": "gpt-5.1",
      "index": 63,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_rst_o == 0;\nendproperty\nassert_p_cop_rst_o_assignment: assert property (p_co...",
      "sva2": "property cop_rst_deassert_after_por;\n@(posedge cop_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> (cop_rst_o == 0);\nendproperty\nassert_cop_rst_deassert_after_por: assert property (cop_rst_deass..."
    },
    {
      "model": "gpt-5.1",
      "index": 65,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert_rs_read_counter_reset_after_deassert:\nassert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 67,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rIMM_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rIMM == 16'h0;\nendproperty\nassert_p_rIMM_assignment_on_grst: assert property (p_rIMM_assignmen...",
      "sva2": "property rIMM_reset_assignment;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rIMM == 16'h0);\nendproperty\nassert_rIMM_reset_assignment: assert property (rIMM_reset_assignment)\nelse $error(\"rIMM..."
    },
    {
      "model": "gpt-5.1",
      "index": 68,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property reset_latecollision_deassert;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\nassert_reset_latecollision_deassert: assert property (reset_lateco..."
    },
    {
      "model": "gpt-5.1",
      "index": 70,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset==1)\n        nreset == 0 |-> ##1 DFFE_inst4 == 0;\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst4_assi...",
      "sva2": "property dffe_inst4_reset_fall_sets_zero;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> ##1 (DFFE_inst4 == 0);\nendproperty\nassert property (dffe_inst4_reset_fall_sets_zero)\nelse $error(\"DFFE_i..."
    },
    {
      "model": "gpt-5.1",
      "index": 72,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_d_assignment;\n    @(posedge clk) disable iff (reset==1)\n        (reset == 0) |-> ##1 (data_d == 0);\nendproperty\nassert_p_data_d_assignment: assert property (p_data_d_assignment) else $...",
      "sva2": "property data_d_clears_after_reset_deassert;\n@(posedge clk) disable iff (reset == 1)\n$fell(reset) |=> (data_d == 0);\nendproperty\nassert_data_d_clears_after_reset_deassert: assert property (data_d_clea..."
    },
    {
      "model": "gpt-5.1",
      "index": 73,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_assignment_on_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_assignment_on_reset: assert proper...",
      "sva2": "property state_reflects_wait_state_after_reset_deassertion;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (state == $past(wait_state,1));\nendproperty\nassert_state_reflects_wait_state_after_re..."
    },
    {
      "model": "gpt-5.1",
      "index": 74,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_dwb_lat_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 dwb_lat == 32'h0;\nendproperty\nassert_p_dwb_lat_reset: assert property (p_dwb_lat_reset) else $error(\"Ass...",
      "sva2": "property dwb_lat_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (dwb_lat == 32'h0);\nendproperty\nassert property (dwb_lat_reset_value)\nelse $error(\"dwb_lat did not become 32'h0 one cy..."
    },
    {
      "model": "gpt-5.1",
      "index": 75,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_io_do_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_re == 1 && io_a == 2'b00) |-> (io_do == TCNT[7:0]);\nendproperty\nassert_p_io_do_assignment_logic: as...",
      "sva2": "property p_io_do_matches_tcnt_low8;\n@(posedge clk) disable iff (rst)\n(io_re && (io_a == 2'b00)) |-> (io_do == TCNT[7:0]);\nendproperty\nassert property (p_io_do_matches_tcnt_low8)\nelse $error(\"io_do doe..."
    },
    {
      "model": "gpt-5.1",
      "index": 77,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n    (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assignme...",
      "sva2": "property ttmp_captures_io_di;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di));\nendproperty\nassert property (ttmp_captures_io_di)\nelse $error(\"TTMP did ..."
    },
    {
      "model": "gpt-5.1",
      "index": 82,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedCrcError_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && RxStateSFD == 0 && RxStateData[0] == 1 && RxCrcError == 1 && RxByteCntEq0 == 0) |-> ##1 Lat...",
      "sva2": "property latched_crc_error_set;\n@(posedge MRxClk) disable iff (Reset == 1)\n(Reset == 0 && RxStateSFD == 0 && RxStateData[0] == 1 && RxCrcError == 1 && RxByteCntEq0 == 0)\n|=> ##1 (LatchedCrcError == 1)..."
    },
    {
      "model": "gpt-5.1",
      "index": 83,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_after_rst_high;\n@(posedge clk_i) disable iff (!rst_i)\n(rst_i && !$past(rst_i)) |=> (fifo_tail == 0);\nendproperty\nassert property (fifo_tail_reset_after_rst_high)\nelse $error(\"..."
    },
    {
      "model": "gpt-5.1",
      "index": 85,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_disparity_reset_logic;\n    @(posedge SBYTECLK) disable iff (reset == 0)\n        reset == 1 |-> ##1 disparity == 0;\nendproperty\nassert_p_disparity_reset_logic: assert property (p_disparity_r...",
      "sva2": "property reset_disparity_clears;\n@(posedge SBYTECLK) disable iff (!reset)\n(reset && !$past(reset)) |=> (disparity == 0);\nendproperty\nassert_reset_disparity_clears: assert property (reset_disparity_cle..."
    },
    {
      "model": "gpt-5.1",
      "index": 87,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sm_empty_aclr;\n    @(posedge clock) disable iff (aclr == 0)\n        aclr == 1 |-> ##1 sm_empty == 2'b00;\nendproperty\nassert_p_sm_empty_aclr: assert property (p_sm_empty_aclr) else $error(\"A...",
      "sva2": "property sm_empty_after_reset;\n@(posedge clk) disable iff (!aclr)\n(aclr && !$past(aclr)) |=> (sm_empty == 2'b00);\nendproperty\nassert_sm_empty_after_reset: assert property (sm_empty_after_reset)\nelse $..."
    },
    {
      "model": "gpt-5.1",
      "index": 90,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (time_counter == 0);\nendproperty\nassert_time_counter_reset_after_reset: assert property (time_counter_rese..."
    },
    {
      "model": "gpt-5.1",
      "index": 92,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_read_assignment_on_reset;\n    @(posedge ckmb) disable iff (reset == 0)\n        reset == 1 |-> ##1 read == 0;\nendproperty\nassert_p_read_assignment_on_reset: assert property (p_read_assignmen...",
      "sva2": "property read_deassert_after_reset;\n@(posedge ckmb) disable iff (!reset)\n$rose(reset) |=> (read == 0);\nendproperty\nassert_read_deassert_after_reset: assert property (read_deassert_after_reset)\nelse $e..."
    },
    {
      "model": "gpt-5.1",
      "index": 94,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sfr_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sfr_ex == 32'h0;\nendproperty\nassert_p_sfr_ex_reset: assert property (p_sfr_ex_reset) else $error(\"Asserti...",
      "sva2": "property sfr_ex_reset_after_grst;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sfr_ex == 32'h0);\nendproperty\nassert property (sfr_ex_reset_after_grst)\nelse $error(\"sfr_ex was not 0 one cycle a..."
    },
    {
      "model": "gpt-5.1",
      "index": 102,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DFFE_instED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_instED == 0);\nendproperty\nassert_p_DFFE_instED_assignment: assert property (p_DFFE_i...",
      "sva2": "property dffe_instED_reset_deassert_to_zero;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (DFFE_instED == 0);\nendproperty\nassert property (dffe_instED_reset_deassert_to_zero)\nelse $error..."
    },
    {
      "model": "gpt-5.1",
      "index": 104,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 state_ff_q == $past(RESET);\nendproperty\nassert_p_state_ff_q_reset: assert property (p_state_ff_q_reset) ...",
      "sva2": "property state_ff_q_matches_prev_rst;\n@(posedge clk) disable iff (!RST)\nRST |-> (state_ff_q == $past(RST, 1));\nendproperty\nassert_state_ff_q_matches_prev_rst: assert property (state_ff_q_matches_prev_..."
    },
    {
      "model": "gpt-5.1",
      "index": 108,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_rdata_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_rdata == 0;\nendproperty\nassert_p_r_rdata_assignment: assert property (p_r_rdata_assignment)...",
      "sva2": "property r_rdata_zero_after_reset_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (r_rdata == 0);\nendproperty\nassert_r_rdata_zero_after_reset_deassert: assert property (r_rdata_zero..."
    },
    {
      "model": "gpt-5.1",
      "index": 110,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hold_clk_busrq_ALTERA_SYNTHESIZED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 hold_clk_busrq_ALTERA_SYNTHESIZED == 0;\nendproperty\nassert_p_hold_clk_...",
      "sva2": "property hold_clk_busrq_after_reset_deassert;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (hold_clk_busrq_ALTERA_SYNTHESIZED == 0);\nendproperty\nassert property (hold_clk_busrq_after_reset_de..."
    },
    {
      "model": "gpt-5.1",
      "index": 111,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_pause_quanta_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 pause_quanta_counter == 0;\nendproperty\nassert_p_pause_quanta_counter_reset: assert propert...",
      "sva2": "property pause_quanta_counter_reset;\n@(posedge Clk) disable iff (Reset == 0)\n$rose(Reset) |=> (pause_quanta_counter == 0);\nendproperty\nassert property (pause_quanta_counter_reset)\nelse $error(\"pause_q..."
    },
    {
      "model": "gpt-5.1",
      "index": 112,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_counter_reset;\n    @(posedge clk) disable iff (reset==0)\n    reset == 1 |-> ##1 counter == 1;\nendproperty\nassert_p_counter_reset: assert property (p_counter_reset) else $error(\"Assertion fa...",
      "sva2": "property counter_init_after_reset;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (counter == 1);\nendproperty\nassert_counter_init_after_reset: assert property (counter_init_after_reset)\nelse $er..."
    },
    {
      "model": "gpt-5.1",
      "index": 113,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CtrlMux_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (CtrlMux == 0);\nendproperty\nassert_p_CtrlMux_TxReset: assert property (p_CtrlMux_TxReset) el...",
      "sva2": "property txreset_ctrlmux_clears;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> (CtrlMux == 0);\nendproperty\nassert property (txreset_ctrlmux_clears) else $error(\"CtrlMux did not clear to ..."
    },
    {
      "model": "gpt-5.1",
      "index": 116,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_in_reset_assignment;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        i_reset == 1 |-> ##1 in_reset == 1;\nendproperty\nassert_p_in_reset_assignment: assert property (p_in_reset_assign...",
      "sva2": "property in_reset_after_reset_active;\n@(posedge i_clk) disable iff (!i_reset)\n$rose(i_reset) |=> in_reset;\nendproperty\nassert property (in_reset_after_reset_active)\nelse $error(\"in_reset did not asser..."
    },
    {
      "model": "gpt-5.1",
      "index": 117,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_next_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 next_tail == 1;\nendproperty\nassert_p_next_tail_reset: assert property (p_next_tail_reset) else $err...",
      "sva2": "property next_tail_after_reset_deassert;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (next_tail == 1);\nendproperty\nassert_next_tail_after_reset_deassert: assert property (next_tail_after_re..."
    },
    {
      "model": "gpt-5.1",
      "index": 118,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_z3_next_assignment;\n    @(posedge clk) disable iff (rstn == 0)\n        rstn == 1 |-> z3_next == {z3[56:9], z3[39:24] ^ z3[63:48]};\nendproperty\nassert_p_z3_next_assignment: assert property (...",
      "sva2": "property p_z3_next_assignment;\n@(posedge clk) disable iff (!rstn)\n1'b1 |-> (z3_next == {z3[56:9], (z3[39:24] ^ z3[63:48])});\nendproperty\nassert property (p_z3_next_assignment)\nelse $error(\"z3_next is ..."
    },
    {
      "model": "gpt-5.1",
      "index": 119,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property bus_wait_state_after_reset_deassert;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n($fell(async_rst_b)) |=> (bus_wait_state == 0);\nendproperty\nassert_bus_wait_state_after_reset_deassert:..."
    },
    {
      "model": "gpt-5.1",
      "index": 121,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_active_reset_logic;\n    @(posedge clock) disable iff (reset == 0)\n        reset == 1 |-> ##1 active == 0;\nendproperty\nassert_p_active_reset_logic: assert property (p_active_reset_logic) els...",
      "sva2": "property reset_active_low_next_cycle;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (active == 1'b0);\nendproperty\nassert property (reset_active_low_next_cycle)\nelse $error(\"active did not go lo..."
    },
    {
      "model": "gpt-5.1",
      "index": 122,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_ByteCntEq0_assignment_logic;\n    @(posedge MRxClk) disable iff (RxReset == 1)\n        (RxValid == 1 && ByteCnt[4:0] == 5'h0) |-> ByteCntEq0 == (RxValid == 1 && ByteCnt[4:0] == 5'h0);\nendpro...",
      "sva2": "property ByteCntEq0_correct_assignment;\n@(posedge MRxClk) disable iff (RxReset)\n(ByteCntEq0 == (RxValid && (ByteCnt[4:0] == 5'h0)));\nendproperty\nassert property (ByteCntEq0_correct_assignment)\nelse $e..."
    },
    {
      "model": "gpt-5.1",
      "index": 123,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property received_packet_too_big_cleared_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n(Reset && !$past(Reset)) |=> (ReceivedPacketTooBig == 0);\nendproperty\nassert property (received_packet_too_..."
    },
    {
      "model": "gpt-5.1",
      "index": 125,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_step_assignment_during_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 Step == $past(Step);\nendproperty\nassert_p_step_assignment_during_reset: assert property ...",
      "sva2": "property step_holds_during_reset;\n@(posedge clk) disable iff (reset == 0)\n(reset == 1) |-> (Step == $past(Step));\nendproperty\nassert_step_holds_during_reset: assert property (step_holds_during_reset)\n..."
    },
    {
      "model": "gpt-5.1",
      "index": 126,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_InvalidSymbol_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 InvalidSymbol == 0;\nendproperty\nassert_p_InvalidSymbol_Reset: assert property (p_InvalidSymbol...",
      "sva2": "property invalidsymbol_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n(Reset && !$past(Reset)) |=> (InvalidSymbol == 0);\nendproperty\nassert property (invalidsymbol_deassert_after_reset)\n..."
    },
    {
      "model": "gpt-5.1",
      "index": 127,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cnt_reset_logic;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 cnt == 0;\nendproperty\nassert_p_cnt_reset_logic: assert property (p_cnt_reset_logic) else $error(\"Asse...",
      "sva2": "property cnt_reset_after_deassert;\n@(posedge clk) disable iff (reset)\n$fell(reset) |=> (cnt == 0);\nendproperty\nassert_cnt_reset_after_deassert: assert property (cnt_reset_after_deassert)\nelse $error(\"..."
    },
    {
      "model": "gpt-5.1",
      "index": 128,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property p_fifo_tail_reset;\n@(posedge clk_i) disable iff (!rst_i)\nrst_i |=> ##1 (fifo_tail == 0);\nendproperty\nassert property (p_fifo_tail_reset)\nelse $error(\"FIFO tail pointer not reset one cycle aft..."
    },
    {
      "model": "gpt-5.1",
      "index": 130,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broa...",
      "sva2": "property p_broadcast_counter_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_counter == 0);\nendproperty\nassert property (p_broadcast_counter_reset)\nelse $error(\"broadcast_counte..."
    },
    {
      "model": "gpt-5.1",
      "index": 131,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_AddressOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (AddressOK == 0);\nendproperty\nassert_p_AddressOK_RxReset: assert property (p_AddressOK_RxR...",
      "sva2": "property addressok_resets_after_rxreset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (AddressOK == 0);\nendproperty\nassert_addressok_resets_after_rxreset: assert property (addressok_res..."
    },
    {
      "model": "gpt-5.1",
      "index": 132,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RetryCntLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryCntLatched == 4'h0;\nendproperty\nassert_p_RetryCntLatched_Reset: assert property (p_Retr...",
      "sva2": "property retrycntlatched_cleared_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryCntLatched == 4'h0);\nendproperty\nassert_retrycntlatched_cleared_after_reset: assert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 133,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryLimit_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryLimit == 0;\nendproperty\nassert_p_RetryLimit_Reset: assert property (p_RetryLimit_Reset) else...",
      "sva2": "property retrylimit_resets_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryLimit == 0);\nendproperty\nassert_retrylimit_resets_after_reset: assert property (retrylimit_resets_..."
    },
    {
      "model": "gpt-5.1",
      "index": 135,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_read_assignment_on_reset;\n    @(posedge ckmb) disable iff (reset == 0)\n        reset == 1 |-> ##1 read == 0;\nendproperty\nassert_p_read_assignment_on_reset: assert property (p_read_assignmen...",
      "sva2": "property read_clears_after_reset;\n@(posedge ckmb) disable iff (!reset)\n$rose(reset) |=> (read == 0);\nendproperty\nassert_read_clears_after_reset: assert property (read_clears_after_reset)\nelse $error(\"..."
    },
    {
      "model": "gpt-5.1",
      "index": 140,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_freeze_compare_assignment;\n    @(posedge clk) disable iff (run_i == 1)\n        run_i == 0 |-> ##1 r_freeze_compare == 0;\nendproperty\nassert_p_r_freeze_compare_assignment: assert property ...",
      "sva2": "property freeze_compare_clears_after_run_i_falls;\n@(posedge clk) disable iff (run_i)\n$fell(run_i) |=> (r_freeze_compare == 0);\nendproperty\nassert_freeze_compare_clears_after_run_i_falls:\nassert proper..."
    },
    {
      "model": "gpt-5.1",
      "index": 144,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_sum_final_rounding_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && round_trigger == 1) |-> ##1 sum_final == $past(sum_round_2);\nendproperty\nassert_p_sum_final_rounding...",
      "sva2": "property p_round_final_matches_prev_round2;\n@(posedge clk) disable iff (rst == 1)\n(round_trigger == 1) |=> (sum_final == $past(sum_round_2, 1));\nendproperty\nassert property (p_round_final_matches_prev..."
    },
    {
      "model": "gpt-5.1",
      "index": 146,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_AddressOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (AddressOK == 0);\nendproperty\nassert_p_AddressOK_RxReset: assert property (p_AddressOK_RxR...",
      "sva2": "property address_ok_after_reset;\n@(posedge MRxClk) disable iff (!RxReset)\nRxReset |=> ##1 (AddressOK == 1'b0);\nendproperty\nassert_address_ok_after_reset: assert property (address_ok_after_reset)\nelse ..."
    },
    {
      "model": "gpt-5.1",
      "index": 147,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_wdat_assignment_logic;\n    @(posedge ckmb) disable iff (reset == 1)\n        (reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000) |-> ##1 wdat[31:0] == $p...",
      "sva2": "property wdat_captures_prev_iowd;\n@(posedge ckmb) disable iff (reset == 1)\n(IO_Addr_Strobe && IO_Write_Strobe && (IO_Address[4:2] == 3'b000))\n|=> (wdat[31:0] == $past(iowd,1));\nendproperty\nassert_wdat..."
    },
    {
      "model": "gpt-5.1",
      "index": 151,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_trans_twodtct_reset;\n    @(posedge clk) disable iff (reset==1)\n        reset_r == 1 |-> ##1 trans_twodtct == 0;\nendproperty\nassert_p_trans_twodtct_reset: assert property (p_trans_twodtct_re...",
      "sva2": "property reset_r_trans_twodtct_next0;\n@(posedge clk) disable iff (reset)\n$rose(reset_r) |=> (trans_twodtct == 0);\nendproperty\nassert_reset_r_trans_twodtct_next0: assert property (reset_r_trans_twodtct..."
    },
    {
      "model": "gpt-5.1",
      "index": 153,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_pause_quanta_dl1_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (pause_quanta_dl1 == 0);\nendproperty\nassert_p_pause_quanta_dl1_reset: assert property (p_pau...",
      "sva2": "property pause_quanta_dl1_clears_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (pause_quanta_dl1 == 0);\nendproperty\nassert property (pause_quanta_dl1_clears_after_reset)\nelse $erro..."
    },
    {
      "model": "gpt-5.1",
      "index": 154,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_after_deassert;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (timer == 16'h0000);\nendproperty\nassert_timer_reset_after_deassert: assert property (timer_reset_after_deassert)\nel..."
    },
    {
      "model": "gpt-5.1",
      "index": 155,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert property (cstate_init_after_reset)\nelse $error(\"cstate not initialized to 3'b00..."
    },
    {
      "model": "gpt-5.1",
      "index": 156,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_button_o_assignment;\n    @(posedge clk_i) disable iff (rst_i == 1)\n        (rst_i == 0 && changed == 1 && count == '1) |-> ##1 button_o == $past(button_2);\nendproperty\nassert_p_button_o_ass...",
      "sva2": "property button_o_follows_button_2_on_max_count;\n@(posedge clk_i) disable iff (rst_i)\n(changed && (&count)) |=> (button_o == $past(button_2));\nendproperty\nassert property (button_o_follows_button_2_on..."
    },
    {
      "model": "gpt-5.1",
      "index": 157,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rpc_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rpc_ex == 0;\nendproperty\nassert_p_rpc_ex_assignment_on_grst: assert property (p_rpc_ex_assig...",
      "sva2": "property rpc_ex_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rpc_ex == 0);\nendproperty\nassert_rpc_ex_reset_behavior: assert property (rpc_ex_reset_behavior)\nelse $error(\"rpc_ex..."
    },
    {
      "model": "gpt-5.1",
      "index": 158,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_iwb_stb_o_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        (grst == 1) |-> ##1 (iwb_stb_o == 0);\nendproperty\nassert_p_iwb_stb_o_reset: assert property (p_iwb_stb_o_reset) else $er...",
      "sva2": "property iwb_stb_o_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (iwb_stb_o == 1'b0);\nendproperty\nassert property (iwb_stb_o_reset_behavior)\nelse $error(\"iwb_stb_o was not 0 one ..."
    },
    {
      "model": "gpt-5.1",
      "index": 159,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_reset_init;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_reset_init: assert property (p_r_state...",
      "sva2": "property r_state_to_p_idle_after_reset;\n@(posedge clk_core) disable iff (rst_x)\n(!rst_x && $past(rst_x)) |=> (r_state == $past(P_IDLE));\nendproperty\nassert_r_state_to_p_idle_after_reset: assert proper..."
    },
    {
      "model": "gpt-5.1",
      "index": 160,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_status_reset_logic;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_status == 0;\nendproperty\nassert_p_rs_status_reset_logic: assert property (p_rs_status_r...",
      "sva2": "property rs_status_reset_after_rst_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_status == 0);\nendproperty\nassert_rs_status_reset_after_rst_deassert: assert property (rs_..."
    },
    {
      "model": "gpt-5.1",
      "index": 164,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryLimit_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryLimit == 0;\nendproperty\nassert_p_RetryLimit_Reset: assert property (p_RetryLimit_Reset) else...",
      "sva2": "property retrylimit_reset_check;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryLimit == 0);\nendproperty\nassert_retrylimit_reset_check: assert property (retrylimit_reset_check)\nelse $er..."
    },
    {
      "model": "gpt-5.1",
      "index": 165,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        (hresetn == 1 && hready == 1 && hsel == 1 && hburst == 3'b000 && htrans == 2'b00) |-> ##1 (cyc_o == 0);\nendproperty\n...",
      "sva2": "property cyc_o_deassert_after_cond;\n@(posedge hclk) disable iff (!hresetn)\n(hresetn && hready && hsel && (hburst == 3'b000) && (htrans == 2'b00)) |=> ##1 (cyc_o == 1'b0);\nendproperty\nassert property (..."
    },
    {
      "model": "gpt-5.1",
      "index": 168,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        (hresetn == 0) |-> ##1 (cyc_o == 0);\nendproperty\nassert_p_cyc_o_assignment: assert property (p_cyc_o_assignment) els...",
      "sva2": "property cyc_o_reset_drive_low;\n@(posedge hclk) disable iff (hresetn == 1)\n$fell(hresetn) |=> (cyc_o == 0);\nendproperty\nassert property (cyc_o_reset_drive_low) else $error(\"cyc_o was not driven low on..."
    },
    {
      "model": "gpt-5.1",
      "index": 172,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sfr_mx_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        (grst == 1) |-> ##1 (sfr_mx == 32'h0);\nendproperty\nassert_p_sfr_mx_assignment_on_grst: assert property (p_sfr_...",
      "sva2": "property sfr_mx_reset_assign;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sfr_mx == 32'h0);\nendproperty\nassert_sfr_mx_reset_assign: assert property (sfr_mx_reset_assign)\nelse $error(\"sfr_mx w..."
    },
    {
      "model": "gpt-5.1",
      "index": 173,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_xwb_lat_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 xwb_lat == 32'h0;\nendproperty\nassert_p_xwb_lat_reset: assert property (p_xwb_lat_reset) else $error(\"Ass...",
      "sva2": "property xwb_lat_reset_after_grst;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (xwb_lat == 32'h0);\nendproperty\nassert property (xwb_lat_reset_after_grst)\nelse $error(\"xwb_lat was not reset to ..."
    },
    {
      "model": "gpt-5.1",
      "index": 175,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_mem_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 mem_ex == 30'h0;\nendproperty\nassert_p_mem_ex_assignment_on_grst: assert property (p_mem_ex_a...",
      "sva2": "property mem_ex_reset_to_zero;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (mem_ex == 30'h0);\nendproperty\nassert_mem_ex_reset_to_zero: assert property (mem_ex_reset_to_zero)\nelse $error(\"mem_e..."
    },
    {
      "model": "gpt-5.1",
      "index": 176,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property rxlatecollision_clears_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 0);\nendproperty\nassert_rxlatecollision_clears_after_reset: assert property (rxl..."
    },
    {
      "model": "gpt-5.1",
      "index": 177,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (time_counter == 0);\nendproperty\nassert_time_counter_reset_check: assert property (time_counter_reset_check)\nels..."
    },
    {
      "model": "gpt-5.1",
      "index": 179,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_clck_assignment_on_async_rst_b_deasserted;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 clck == 1'b0;\nendproperty\nassert_p_clck_assignment_on_async...",
      "sva2": "property clck_drives_low_after_async_rst_b_fall;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (clck == 1'b0);\nendproperty\nassert_clck_drives_low_after_async_rst_b_fall:\nassert p..."
    },
    {
      "model": "gpt-5.1",
      "index": 181,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hold_clk_busrq_ALTERA_SYNTHESIZED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 hold_clk_busrq_ALTERA_SYNTHESIZED == 0;\nendproperty\nassert_p_hold_clk_...",
      "sva2": "property hold_clk_busrq_after_reset_deassert;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (hold_clk_busrq_ALTERA_SYNTHESIZED == 0);\nendproperty\nassert property (hold_clk_busrq_after_reset_de..."
    },
    {
      "model": "gpt-5.1",
      "index": 185,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset_after_deassert: assert ..."
    },
    {
      "model": "gpt-5.1",
      "index": 186,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_WillSendControlFrame_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (WillSendControlFrame == 0);\nendproperty\nassert_p_WillSendControlFrame_TxReset:...",
      "sva2": "property will_send_control_frame_deassert_after_txreset;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> (WillSendControlFrame == 1'b0);\nendproperty\nassert_will_send_control_frame_deassert..."
    },
    {
      "model": "gpt-5.1",
      "index": 187,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rDWBSTB_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_reset: assert property (p_rDWBSTB_reset) else $error(\"Asserti...",
      "sva2": "property rDWBSTB_reset_drive_low;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rDWBSTB == 0);\nendproperty\nassert property (rDWBSTB_reset_drive_low)\nelse $error(\"rDWBSTB was not driven low one ..."
    },
    {
      "model": "gpt-5.1",
      "index": 188,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else...",
      "sva2": "property shortframe_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ShortFrame == 0);\nendproperty\nassert property (shortframe_deassert_after_reset)\nelse $error(\"ShortFra..."
    },
    {
      "model": "gpt-5.1",
      "index": 190,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_awvalid_reset;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n        (M_AXI_ARESETN == 0) |-> ##1 (awvalid == 0);\nendproperty\nassert_p_awvalid_reset: assert property (p_awvalid...",
      "sva2": "property awvalid_inactive_after_reset_deassert;\n@(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n$fell(M_AXI_ARESETN) |=> (awvalid == 0);\nendproperty\nassert_awvalid_inactive_after_reset_deassert..."
    },
    {
      "model": "gpt-5.1",
      "index": 191,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_SendingCtrlFrm_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 SendingCtrlFrm == 0;\nendproperty\nassert_p_SendingCtrlFrm_TxReset: assert property (p_Se...",
      "sva2": "property txreset_sendingctrlfrm_clear;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> (SendingCtrlFrm == 0);\nendproperty\nassert property (txreset_sendingctrlfrm_clear)\nelse $error(\"Sendin..."
    },
    {
      "model": "gpt-5.1",
      "index": 192,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_Rd_blocking_assignment;\n    @(posedge Clk) disable iff (Rst == 1)\n        (RE == 1 && EF == 0) |-> (Rd == (RE == 1 && EF == 0));\nendproperty\nassert_p_Rd_blocking_assignment: assert property...",
      "sva2": "property rd_reflects_condition;\n@(posedge Clk) disable iff (Rst)\nRd == (RE && !EF);\nendproperty\nassert property (rd_reflects_condition)\nelse $error(\"Rd does not correctly reflect (RE && !EF) in the sa..."
    },
    {
      "model": "gpt-5.1",
      "index": 193,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else...",
      "sva2": "property shortframe_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ShortFrame == 0);\nendproperty\nassert_shortframe_deassert_after_reset: assert property (shortframe_dea..."
    },
    {
      "model": "gpt-5.1",
      "index": 195,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_assignment: assert property (p_r_state...",
      "sva2": "property r_state_transitions_after_reset_release;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (r_state == $past(P_IDLE));\nendproperty\nassert_r_state_transitions_after_reset_release: asser..."
    },
    {
      "model": "gpt-5.1",
      "index": 200,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_nEF_assignment_on_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 nEF == 0;\nendproperty\nassert_p_nEF_assignment_on_reset: assert property (p_nEF_assignment_on_rese...",
      "sva2": "property nEF_reset_follow;\n@(posedge Clk) disable iff (!Rst)\n(Rst && !$past(Rst)) |=> (nEF == 0);\nendproperty\nassert property (nEF_reset_follow)\nelse $error(\"nEF did not become 0 one cycle after Rst b..."
    },
    {
      "model": "gpt-5.1",
      "index": 202,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_button_1_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 button_1 == 0;\nendproperty\nassert_p_button_1_reset: assert property (p_button_1_reset) else $error(\"...",
      "sva2": "property button_1_clears_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (button_1 == 0);\nendproperty\nassert_button_1_clears_after_reset: assert property (button_1_clears_after_res..."
    },
    {
      "model": "gpt-5.1",
      "index": 203,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && LoadRxStatus == 0 && Collision == 1 && r_FullD == 0 && RxColWindow == 0 && r_RecSmall == 1)...",
      "sva2": "property p_rx_late_collision;\n@(posedge MRxClk) disable iff (Reset)\n(Reset == 0 && LoadRxStatus == 0 && Collision == 1 &&\nr_FullD == 0 && RxColWindow == 0 && r_RecSmall == 1)\n|=> ##1 (RxLateCollision ..."
    },
    {
      "model": "gpt-5.1",
      "index": 205,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset_after_deassert: assert ..."
    },
    {
      "model": "gpt-5.1",
      "index": 208,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment_logic: assert property (p_cstate_assignm...",
      "sva2": "property p_cstate_init;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert property (p_cstate_init) else $error(\"cstate not initialized to 3'b000 after reset deasse..."
    },
    {
      "model": "gpt-5.1",
      "index": 209,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_cop_irq_o_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_o == 0;\nendproperty\nassert_p_cop_irq_o_assignment: assert property (p_co...",
      "sva2": "property cop_irq_o_clears_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 1'b0)\n$rose(async_rst_b) |=> (cop_irq_o == 1'b0);\nendproperty\nassert_cop_irq_o_clears_after_reset_deasser..."
    },
    {
      "model": "gpt-5.1",
      "index": 210,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_after_deassert;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (timer == 16'h0000);\nendproperty\nassert_timer_reset_after_deassert: assert property (timer_reset_after_deassert)\nel..."
    },
    {
      "model": "gpt-5.1",
      "index": 212,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_EnableCnt_assignment;\n    @(posedge MTxClk) disable iff (TxReset == 1)\n        DlyCrcEn == 0 |-> EnableCnt == 1;\nendproperty\nassert_p_EnableCnt_assignment: assert property (p_EnableCnt_assi...",
      "sva2": "property p_dlycrcen_enables_enablecnt;\n@(posedge MTxClk) disable iff (TxReset)\n(DlyCrcEn == 0) |=> (EnableCnt == 1);\nendproperty\nassert property (p_dlycrcen_enables_enablecnt)\nelse $error(\"EnableCnt m..."
    },
    {
      "model": "gpt-5.1",
      "index": 213,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cc_reset_logic;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 cc == 0;\nendproperty\nassert_p_cc_reset_logic: assert property (p_cc_reset_logic) else $error(\"Assertion fa...",
      "sva2": "property cc_clears_after_rst_assert;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (cc == 0);\nendproperty\nassert_cc_clears_after_rst_assert: assert property (cc_clears_after_rst_assert) else $error..."
    },
    {
      "model": "gpt-5.1",
      "index": 214,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedTimerValue_Reset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 LatchedTimerValue[15:0] == 16'h0;\nendproperty\nassert_p_LatchedTimerValue_Reset: assert...",
      "sva2": "property latched_timer_clears_after_rxreset;\n@(posedge MRxClk) disable iff (RxReset == 0)\n$rose(RxReset) |=> (LatchedTimerValue[15:0] == 16'h0);\nendproperty\nassert_latched_timer_clears_after_rxreset: ..."
    },
    {
      "model": "gpt-5.1",
      "index": 216,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert_rs_read_counter_reset_after_deassert:\nassert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 218,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_rFF_reset_assignment;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 rFF == 0;\nendproperty\nassert_p_rFF_reset_assignment: assert property (p_rFF_reset_assignment) else $...",
      "sva2": "property rFF_reset_after_Rst;\n@(posedge clk) disable iff (!Rst)\nRst |=> ##1 (rFF == 0);\nendproperty\nassert_rFF_reset_after_Rst: assert property (rFF_reset_after_Rst)\nelse $error(\"rFF was not 0 one cyc..."
    },
    {
      "model": "gpt-5.1",
      "index": 219,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Res...",
      "sva2": "property load_rx_status_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LoadRxStatus == 1'b0);\nendproperty\nassert property (load_rx_status_deassert_after_reset)\nelse $er..."
    },
    {
      "model": "gpt-5.1",
      "index": 220,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ReceiveEnd_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceiveEnd == 0;\nendproperty\nassert_p_ReceiveEnd_Reset: assert property (p_ReceiveEnd_Reset) else...",
      "sva2": "property receiveend_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ReceiveEnd == 1'b0);\nendproperty\nassert_receiveend_deassert_after_reset: assert property (receiveend_..."
    },
    {
      "model": "gpt-5.1",
      "index": 224,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_after_rst;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (fifo_tail == 0);\nendproperty\nassert_fifo_tail_reset_after_rst: assert property (fifo_tail_reset_after_rst)\ne..."
    },
    {
      "model": "gpt-5.1",
      "index": 225,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_CarrierSenseLost_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 CarrierSenseLost == 0;\nendproperty\nassert_p_CarrierSenseLost_Reset: assert property (p_Carr...",
      "sva2": "property carrier_sense_lost_deassert_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n(Reset && !$past(Reset)) |=> (CarrierSenseLost == 1'b0);\nendproperty\nassert_carrier_sense_lost_deassert_after_r..."
    },
    {
      "model": "gpt-5.1",
      "index": 227,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rdy1_reset;\n    @(posedge ckdr) disable iff (reset == 0)\n        reset == 1 |-> ##1 rdy1 == 0;\nendproperty\nassert_p_rdy1_reset: assert property (p_rdy1_reset) else $error(\"Assertion failed:...",
      "sva2": "property reset_rdy1_deassert;\n@(posedge ckdr) disable iff (!reset)\n$rose(reset) |=> (rdy1 == 0);\nendproperty\nassert_reset_rdy1_deassert: assert property (reset_rdy1_deassert)\nelse $error(\"rdy1 did not..."
    },
    {
      "model": "gpt-5.1",
      "index": 230,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_xwb_wre_o_assignment;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 xwb_wre_o == 1'h0;\nendproperty\nassert_p_xwb_wre_o_assignment: assert property (p_xwb_wre_o_assign...",
      "sva2": "property xwb_wre_o_resets_low;\n@(posedge gclk) disable iff (grst == 0)\n(grst && !$past(grst)) |=> (xwb_wre_o == 1'h0);\nendproperty\nassert property (xwb_wre_o_resets_low)\nelse $error(\"xwb_wre_o was not..."
    },
    {
      "model": "gpt-5.1",
      "index": 231,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 bra_ex == 2'h0;\nendproperty\nassert_p_bra_ex_assignment_on_grst: assert property (p_bra_ex_as...",
      "sva2": "property bra_ex_reset_assign;\n@(posedge gclk) disable iff (grst==0)\n$rose(grst) |=> (bra_ex == 2'h0);\nendproperty\nassert property (bra_ex_reset_assign)\nelse $error(\"bra_ex was not 2'h0 one cycle after..."
    },
    {
      "model": "gpt-5.1",
      "index": 232,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rEAR_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rEAR == 32'h0;\nendproperty\nassert_p_rEAR_assignment_on_grst: assert property (p_rEAR_assignmen...",
      "sva2": "property rEAR_reset_to_zero;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rEAR == 32'h0);\nendproperty\nassert_rEAR_reset_to_zero: assert property (rEAR_reset_to_zero)\nelse $error(\"rEAR was ..."
    },
    {
      "model": "gpt-5.1",
      "index": 233,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryCntLatched_Reset;\n    @(posedge MTxClk)\n    disable iff (Reset == 0)\n    Reset == 1 |-> ##1 RetryCntLatched == 4'h0;\nendproperty\nassert_p_RetryCntLatched_Reset: assert property (p_Retr...",
      "sva2": "property retrycntlatched_reset_to_zero;\n@(posedge MTxClk) disable iff (!Reset)\n(Reset && !$past(Reset)) |=> (RetryCntLatched == 4'h0);\nendproperty\nassert_retrycntlatched_reset_to_zero: assert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 234,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset==0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Reset...",
      "sva2": "property load_rx_status_clears_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LoadRxStatus == 0);\nendproperty\nassert property (load_rx_status_clears_after_reset)\nelse $error(\"Lo..."
    },
    {
      "model": "gpt-5.1",
      "index": 235,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_count_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 count == 0;\nendproperty\nassert_p_count_reset_logic: assert property (p_count_reset_logic) else $e...",
      "sva2": "property count_reset_after_rst;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (count == 0);\nendproperty\nassert_count_reset_after_rst: assert property (count_reset_after_rst)\nelse $error(\"coun..."
    },
    {
      "model": "gpt-5.1",
      "index": 236,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property bus_wait_state_after_async_rst_b_deassert;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert_bus_wait_state_after_async_rst_b..."
    },
    {
      "model": "gpt-5.1",
      "index": 237,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_debug_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 debug_ena == 1'b0;\nendproperty\nassert_p_debug_ena_assignment: assert property (p...",
      "sva2": "property debug_ena_after_reset_deassertion;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (debug_ena == 0);\nendproperty\nassert_debug_ena_after_reset_deassertion: assert property ..."
    },
    {
      "model": "gpt-5.1",
      "index": 238,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cur_state_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 cur_state == $past(STOPPED);\nendproperty\nassert_p_cur_state_reset_logic: assert property (p_c...",
      "sva2": "property reset_to_stopped_state;\n@(posedge clk_i) disable iff (!rst_i)\n(!$past(rst_i) && rst_i) |=> (cur_state == $past(STOPPED));\nendproperty\nassert property (reset_to_stopped_state) else $error(\"cur..."
    },
    {
      "model": "gpt-5.1",
      "index": 242,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_alive_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 alive_o == 0;\nendproperty\nassert_p_alive_o_reset: assert property (p_alive_o_reset) else $error(\"Asse...",
      "sva2": "property alive_o_clears_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (alive_o == 0);\nendproperty\nassert_alive_o_clears_after_reset: assert property (alive_o_clears_after_reset)\n..."
    },
    {
      "model": "gpt-5.1",
      "index": 243,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wr_ptr_reset_logic;\n    @(posedge wr_clk) disable iff (wr_reset_n == 1)\n        (wr_reset_n == 0) |-> ##1 (wr_ptr == 0);\nendproperty\nassert_p_wr_ptr_reset_logic: assert property (p_wr_ptr_r...",
      "sva2": "property wr_ptr_resets_after_reset;\n@(posedge wr_clk) disable iff (wr_reset_n)\n$fell(wr_reset_n) |=> (wr_ptr == 0);\nendproperty\nassert_wr_ptr_resets_after_reset: assert property (wr_ptr_resets_after_r..."
    },
    {
      "model": "gpt-5.1",
      "index": 244,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_L_ready_Step8;\n    @(posedge clk) disable iff (reset == 1)\n    (reset == 0 && Step == Step8 && const_timing == 0) |-> ##1 L_ready == 1;\nendproperty\nassert_p_L_ready_Step8: assert property (...",
      "sva2": "property p_L_ready_next_cycle;\n@(posedge clk) disable iff (reset)\n(reset == 0 && Step == Step8 && const_timing == 0) |=> ##1 (L_ready == 1);\nendproperty\nassert property (p_L_ready_next_cycle) else $er..."
    },
    {
      "model": "gpt-5.1",
      "index": 247,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_wdat_msk_assignment_logic;\n    @(posedge ckmb) disable iff (reset == 1)\n        (reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000) |-> \n        ##1 (wd...",
      "sva2": "property wdat_msk_update_on_write;\n@(posedge ckmb) disable iff (reset)\n(reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000)\n|=> ##1 (wdat[31:0] == $past(iowd) && ms..."
    },
    {
      "model": "gpt-5.1",
      "index": 250,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_xoff_gen_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 xoff_gen == 0;\nendproperty\nassert_p_xoff_gen_reset: assert property (p_xoff_gen_reset) else $error(\"As...",
      "sva2": "property xoff_gen_clears_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (xoff_gen == 0);\nendproperty\nassert_xoff_gen_clears_after_reset: assert property (xoff_gen_clears_after_reset..."
    },
    {
      "model": "gpt-5.1",
      "index": 251,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_DeferLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 DeferLatched == 0;\nendproperty\nassert_p_DeferLatched_Reset: assert property (p_DeferLatched_Res...",
      "sva2": "property defer_latched_clears_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> ##1 (DeferLatched == 0);\nendproperty\nassert_defer_latched_clears_after_reset: assert property (defer_..."
    },
    {
      "model": "gpt-5.1",
      "index": 253,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_core_write_request_assignment;\n    @(posedge i_clk)\n        (i_select == 1 && i_write_enable == 1) |-> core_write_request == (i_select == 1 && i_write_enable == 1);\nendproperty\nassert_p_cor...",
      "sva2": "property core_write_request_matches_select_and_write_enable;\n@(posedge i_clk) core_write_request == (i_select && i_write_enable);\nendproperty\nassert_core_write_request_matches_select_and_write_enable:..."
    },
    {
      "model": "gpt-5.1",
      "index": 255,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hresp_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        hresetn == 0 |-> ##1 hresp == 2'b00;\nendproperty\nassert_p_hresp_assignment: assert property (p_hresp_assignment) els...",
      "sva2": "property hresp_after_hresetn_deassert;\n@(posedge hclk) disable iff (hresetn == 1)\n($fell(hresetn)) |=> (hresp == 2'b00);\nendproperty\nassert property (hresp_after_hresetn_deassert)\nelse $error(\"hresp w..."
    },
    {
      "model": "gpt-5.1",
      "index": 256,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DFFE_instNonRep_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_instNonRep == 0);\nendproperty\nassert_p_DFFE_instNonRep_assignment: assert proper...",
      "sva2": "property dffe_instNonRep_reset_behavior;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (DFFE_instNonRep == 0);\nendproperty\nassert_dffe_instNonRep_reset_behavior: assert property (dffe_ins..."
    },
    {
      "model": "gpt-5.1",
      "index": 258,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x==1)\n        (rst_x == 0) |-> ##1 (rs_write_counter == 0);\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset_after_deassert: assert ..."
    },
    {
      "model": "gpt-5.1",
      "index": 259,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_CtrlMux_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (CtrlMux == 0);\nendproperty\nassert_p_CtrlMux_TxReset: assert property (p_CtrlMux_TxReset) el...",
      "sva2": "property txreset_ctrlmux_clear;\n@(posedge MTxClk) disable iff (!TxReset)\n(TxReset && !$past(TxReset)) |=> (CtrlMux == 0);\nendproperty\nassert property (txreset_ctrlmux_clear)\nelse $error(\"CtrlMux was n..."
    },
    {
      "model": "gpt-5.1",
      "index": 262,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sum_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1 && (large_add < '1)) |-> ##1 sum == ($past(large_add) + $past(small_shift_3));\nendproperty\na...",
      "sva2": "property sum_correct_when_enabled;\n@(posedge clk) disable iff (rst == 1)\n(enable && (rst == 0) && (large_add < large_add_max))\n|=> (sum == ($past(large_add) + $past(small_shift_3)));\nendproperty\nasser..."
    },
    {
      "model": "gpt-5.1",
      "index": 265,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_z1_assignment_on_reset;\n    @(posedge clk) disable iff (rstn == 1)\n        rstn == 0 |-> ##1 z1 == $past(INIT_Z1);\nendproperty\nassert_p_z1_assignment_on_reset: assert property (p_z1_assignm...",
      "sva2": "property z1_init_after_reset;\n@(posedge clk) disable iff (rstn)\n($fell(rstn)) |=> (z1 == $past(INIT_Z1,2));\nendproperty\nassert property (z1_init_after_reset) else $error(\"z1 not initialized correctly ..."
    },
    {
      "model": "gpt-5.1",
      "index": 266,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_PauseTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 PauseTimer[15:0] == 16'h0;\nendproperty\nassert_p_PauseTimer_assignment_on_RxRe...",
      "sva2": "property PauseTimer_clears_after_reset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (PauseTimer == 16'h0);\nendproperty\nassert property (PauseTimer_clears_after_reset)\nelse $error(\"Paus..."
    },
    {
      "model": "gpt-5.1",
      "index": 268,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_o_reset;\n    @(posedge clk) disable iff (reset == 1)\n    reset == 0 |-> ##1 data_o == 0;\nendproperty\nassert_p_data_o_reset: assert property (p_data_o_reset) else $error(\"Assertion fail...",
      "sva2": "property data_o_zero_after_reset_deassert;\n@(posedge clk) disable iff (reset == 1)\n($fell(reset)) |=> (data_o == 0);\nendproperty\nassert_data_o_zero_after_reset_deassert: assert property (data_o_zero_a..."
    },
    {
      "model": "gpt-5.1",
      "index": 274,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_small_shift_nonzero_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (|small_shift[55:0] == 1) |-> small_shift_nonzero == (|small_shift[55:0]);\nendproperty\nassert_p_small_shift...",
      "sva2": "property small_shift_nonzero_correct;\n@(posedge clk) disable iff (rst)\nsmall_shift_nonzero == (small_shift[55:0] != 0);\nendproperty\nassert_small_shift_nonzero_correct: assert property (small_shift_non..."
    },
    {
      "model": "gpt-5.1",
      "index": 275,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_S_and_Step_assignment;\n    @(posedge clk) disable iff (reset == 1)\n        (reset == 0 && Step == Step1 && Sm_ready == 1) |-> \n        ##1 S[1] == $past(Sm1) && \n            S[2] == $past(S...",
      "sva2": "property p_capture_prev_cycle_values;\n@(posedge clk) disable iff (reset == 1)\n(Step == Step1 && Sm_ready == 1)\n|=> (S[1] == $past(Sm1) &&\nS[2] == $past(Sm2) &&\nS[3] == $past(Sm3) &&\nS[4] == $past(Sm4)..."
    },
    {
      "model": "gpt-5.1",
      "index": 277,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_rdy1_reset_logic;\n    @(posedge ckdr) disable iff (reset == 0)\n        reset == 1 |-> ##1 rdy1 == 0;\nendproperty\nassert_p_rdy1_reset_logic: assert property (p_rdy1_reset_logic) else $error(...",
      "sva2": "property rdy1_reset_clears_next_cycle;\n@(posedge ckdr) disable iff (reset == 0)\n$rose(reset) |=> ##1 (rdy1 == 0);\nendproperty\nassert_rdy1_reset_clears_next_cycle: assert property (rdy1_reset_clears_ne..."
    },
    {
      "model": "gpt-5.1",
      "index": 279,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 bra_ex == 2'h0;\nendproperty\nassert_p_bra_ex_reset: assert property (p_bra_ex_reset) else $error(\"Assertio...",
      "sva2": "property bra_ex_resets_after_grst;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (bra_ex == 2'h0);\nendproperty\nassert_bra_ex_resets_after_grst: assert property (bra_ex_resets_after_grst)\nelse $e..."
    },
    {
      "model": "gpt-5.1",
      "index": 280,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_valid_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        (rst_i == 1) |-> ##1 (valid_o == 0);\nendproperty\nassert_p_valid_o_reset: assert property (p_valid_o_reset) else $error(\"...",
      "sva2": "property valid_o_deasserts_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (!valid_o);\nendproperty\nassert_valid_o_deasserts_after_reset: assert property (valid_o_deasserts_after_re..."
    },
    {
      "model": "gpt-5.1",
      "index": 282,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_ReceivedPacketTooBig_TakeSample;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && LoadRxStatus == 0 && TakeSample == 1 && (~r_HugEn && RxByteCnt[15:0] > r_MaxFL[15:0]))...",
      "sva2": "property pkt_too_big_indication;\n@(posedge MRxClk) disable iff (Reset)\n(LoadRxStatus == 0 && TakeSample == 1 && r_HugEn == 0 && RxByteCnt > r_MaxFL)\n|=> (ReceivedPacketTooBig == 1);\nendproperty\nassert..."
    },
    {
      "model": "gpt-5.1",
      "index": 284,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hresp_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        hresetn == 1 |-> ##1 hresp == 2'b00;\nendproperty\nassert_p_hresp_assignment: assert property (p_hresp_assignment) els...",
      "sva2": "property hresp_one_cycle_after_reset_high;\n@(posedge hclk) disable iff (!hresetn)\n$rose(hresetn) |=> (hresp == 2'b00);\nendproperty\nassert_hresp_one_cycle_after_reset_high:\nassert property (hresp_one_c..."
    },
    {
      "model": "gpt-5.1",
      "index": 285,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wait_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b==1)\n        async_rst_b == 0 |-> ##1 wait_ena == 1'b0;\nendproperty\nassert_p_wait_ena_assignment: assert property (p_wait...",
      "sva2": "property wait_ena_after_async_rst_deassert;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (wait_ena == 1'b0);\nendproperty\nassert_wait_ena_after_async_rst_deassert: assert proper..."
    },
    {
      "model": "gpt-5.1",
      "index": 287,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n    por_reset_i == 0 |-> ##1 cop_rst_o == 0;\nendproperty\nassert_p_cop_rst_o_assignment: assert property (p_cop_rs...",
      "sva2": "property cop_rst_deassert_after_por;\n@(posedge cop_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> (cop_rst_o == 1'b0);\nendproperty\nassert property (cop_rst_deassert_after_por)\nelse $error(\"cop_..."
    },
    {
      "model": "gpt-5.1",
      "index": 288,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_inst4 == 0);\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst...",
      "sva2": "property dffe_inst4_reset_deassert_to_zero;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (DFFE_inst4 == 0);\nendproperty\nassert_dffe_inst4_reset_deassert_to_zero: assert property (dffe_inst4_r..."
    },
    {
      "model": "gpt-5.1",
      "index": 289,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_assignment_on_reset;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq == 0;\nendproperty\nassert_p_cop_irq_assignment_on_reset: assert pr...",
      "sva2": "property cop_irq_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (cop_irq == 0);\nendproperty\nassert_cop_irq_after_reset_deassert: assert property (cop_ir..."
    },
    {
      "model": "gpt-5.1",
      "index": 290,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_event_assignment;\n    @(posedge bus_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_event == 0;\nendproperty\nassert_p_cop_event_assignment: assert property (p_co...",
      "sva2": "property p_cop_event_after_por_reset;\n@(posedge bus_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> (cop_event == 0);\nendproperty\nassert property (p_cop_event_after_por_reset) else $error(\"cop_e..."
    },
    {
      "model": "gpt-5.1",
      "index": 291,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_compare_result_assignment;\n    @(posedge clk) disable iff (run_i == 1)\n        run_i == 0 |-> ##1 r_compare_result == 0;\nendproperty\nassert_p_r_compare_result_assignment: assert property ...",
      "sva2": "property r_compare_result_clears_after_run_fall;\n@(posedge clk) disable iff (run_i)\n$fell(run_i) |=> (r_compare_result == 0);\nendproperty\nassert_r_compare_result_clears_after_run_fall: assert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 292,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert_rs_read_counter_reset_after_deassert: assert property..."
    },
    {
      "model": "gpt-5.1",
      "index": 296,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_rst_x_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert property (rs_write_counter_reset_after_rst_x_..."
    },
    {
      "model": "gpt-5.1",
      "index": 299,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 MdoEn == 0;\nendproperty\nassert_p_MdoEn_reset: assert property (p_MdoEn_reset) else $error(\"Assertion fail...",
      "sva2": "property mdoen_resets_one_cycle_later;\n@(posedge Clk) disable iff (!Reset)\n(Reset && !$past(Reset)) |=> (MdoEn == 0);\nendproperty\nassert_mdoen_resets_one_cycle_later: assert property (mdoen_resets_one..."
    },
    {
      "model": "gpt-5.1",
      "index": 301,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_mux_of_assignment;\n    @(posedge gclk) disable iff (grst==0)\n        grst == 1 |-> ##1 mux_of == 3'h0;\nendproperty\nassert_p_mux_of_assignment: assert property (p_mux_of_assignment) else $er...",
      "sva2": "property mux_of_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> mux_of == 3'h0;\nendproperty\nassert property (mux_of_reset_value)\nelse $error(\"mux_of was not 3'h0 one cycle after reset..."
    },
    {
      "model": "gpt-5.1",
      "index": 302,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rSTALL_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rSTALL == 0;\nendproperty\nassert_p_rSTALL_grst: assert property (p_rSTALL_grst) else $error(\"Assertion fail...",
      "sva2": "property rstall_deassert_after_grst;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rSTALL == 0);\nendproperty\nassert property (rstall_deassert_after_grst)\nelse $error(\"rSTALL did not become ..."
    },
    {
      "model": "gpt-5.1",
      "index": 303,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ByteCnt_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 ByteCnt[4:0] == 5'h0;\nendproperty\nassert_p_ByteCnt_RxReset: assert property (p_ByteCnt_RxReset...",
      "sva2": "property bytecnt_cleared_after_rxreset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (ByteCnt[4:0] == 5'h0);\nendproperty\nassert property (bytecnt_cleared_after_rxreset)\nelse $error(\"Byt..."
    },
    {
      "model": "gpt-5.1",
      "index": 304,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_arvalid_reset_logic;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n        (M_AXI_ARESETN == 0) |-> ##1 (arvalid == 0);\nendproperty\nassert_p_arvalid_reset_logic: assert propert...",
      "sva2": "property arvalid_reset_deassert;\n@(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n$fell(M_AXI_ARESETN) |=> (arvalid == 0);\nendproperty\nassert_arvalid_reset_deassert: assert property (arvalid_res..."
    },
    {
      "model": "gpt-5.1",
      "index": 305,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property p_received_packet_too_big_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ReceivedPacketTooBig == 1'b0);\nendproperty\nassert_p_received_packet_too_big_reset: assert property (p..."
    },
    {
      "model": "gpt-5.1",
      "index": 306,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_synchro_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 synchro == 3'b0;\nendproperty\nassert_p_synchro_reset: assert property (p_synchro_reset) else $error(\"A...",
      "sva2": "property synchro_zero_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (synchro == 3'b0);\nendproperty\nassert_synchro_zero_after_reset: assert property (synchro_zero_after_reset)\nels..."
    },
    {
      "model": "gpt-5.1",
      "index": 309,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rpc_if_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rpc_if == 0;\nendproperty\nassert_p_rpc_if_reset: assert property (p_rpc_if_reset) else $error(\"Assertion f...",
      "sva2": "property rpc_if_clears_after_grst_rise;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rpc_if == 0);\nendproperty\nassert_rpc_if_clears_after_grst_rise: assert property (rpc_if_clears_after_grst_r..."
    },
    {
      "model": "gpt-5.1",
      "index": 312,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property RxLateCollision_clears_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 0);\nendproperty\nassert_RxLateCollision_clears_after_Reset: assert property (RxL..."
    },
    {
      "model": "gpt-5.1",
      "index": 313,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CarrierSenseLost_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 CarrierSenseLost == 0;\nendproperty\nassert_p_CarrierSenseLost_Reset: assert property (p_Carr...",
      "sva2": "property carrier_sense_lost_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (CarrierSenseLost == 0);\nendproperty\nassert_carrier_sense_lost_after_reset: assert property (carrier_se..."
    },
    {
      "model": "gpt-5.1",
      "index": 314,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_en_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_en == 2'b00;\nendproperty\nassert_p_cop_irq_en_assignment: assert propert...",
      "sva2": "property cop_irq_en_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (cop_irq_en == 2'b00);\nendproperty\nassert property (cop_irq_en_after_reset_deassert)\nelse ..."
    },
    {
      "model": "gpt-5.1",
      "index": 317,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_valid_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 valid_o == 0;\nendproperty\nassert_p_valid_o_reset: assert property (p_valid_o_reset) else $error(\"Asse...",
      "sva2": "property valid_o_deasserts_after_reset_assert;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (valid_o == 0);\nendproperty\nassert_valid_o_deasserts_after_reset_assert: assert property(valid_o_d..."
    },
    {
      "model": "gpt-5.1",
      "index": 320,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxColWindow_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxColWindow == 1;\nendproperty\nassert_p_RxColWindow_Reset: assert property (p_RxColWindow_Reset) ...",
      "sva2": "property rxcolwindow_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxColWindow == 1);\nendproperty\nassert_rxcolwindow_after_reset: assert property (rxcolwindow_after_reset)\nelse..."
    },
    {
      "model": "gpt-5.1",
      "index": 322,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 TypeLengthOK == 0;\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_TypeLeng...",
      "sva2": "property p_type_length_ok_after_reset;\n@(posedge MRxClk) disable iff (RxReset == 0)\n$rose(RxReset) |=> (TypeLengthOK == 0);\nendproperty\nassert property (p_type_length_ok_after_reset)\nelse $error(\"Type..."
    },
    {
      "model": "gpt-5.1",
      "index": 323,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_add_1_reset_logic;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 add_1 == 0;\nendproperty\nassert_p_add_1_reset_logic: assert property (p_add_1_reset_logic) else $err...",
      "sva2": "property add_1_zero_after_reset;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (add_1 == 0);\nendproperty\nassert_add_1_zero_after_reset: assert property (add_1_zero_after_reset)\nelse $error(\"add..."
    },
    {
      "model": "gpt-5.1",
      "index": 324,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_resets_after_reset_high;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> time_counter == 0;\nendproperty\nassert_time_counter_resets_after_reset_high: assert property (time_co..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 1,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (TypeLengthOK == 0);\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_Type...",
      "sva2": "property TypeLengthOK_reset_behavior;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (TypeLengthOK == 1'b0);\nendproperty\nassert property (TypeLengthOK_reset_behavior)\nelse $error(\"TypeLen..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 3,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset==0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateCol...",
      "sva2": "property p_rxlatecollision_reset_clear;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\na_rxlatecollision_reset_clear: assert property (p_rxlatecollision..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 6,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property p_cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_init_after_reset: assert property (p_cstate_init_after_reset)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 7,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_initialization;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert property (rs_read_counter_reset_initialization)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 8,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_o_err_reset;\n    @(posedge i_clk) disable iff (i_rst == 0)\n        i_rst == 1 |-> ##1 o_err == 0;\nendproperty\nassert_p_o_err_reset: assert property (p_o_err_reset) else $error(\"Assertion fa...",
      "sva2": "property p_err_deassert_after_reset;\n@(posedge i_clk) disable iff (!i_rst)\n$rose(i_rst) |=> !o_err;\nendproperty\na_err_deassert_after_reset: assert property (p_err_deassert_after_reset)\nelse $error(\"ER..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 9,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_xon_gen_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 xon_gen == 0;\nendproperty\nassert_p_xon_gen_reset: assert property (p_xon_gen_reset) else $error(\"Assert...",
      "sva2": "property p_xon_gen_reset_behavior;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (xon_gen == 1'b0);\nendproperty\na_xon_gen_reset_behavior: assert property (p_xon_gen_reset_behavior)\nelse $error(..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 11,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_tapfordqs1_assignment_on_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset_r == 1 |-> ##1 tapfordqs1 == $past(default_tap);\nendproperty\nassert_p_tapfordqs1_assignment_on_rese...",
      "sva2": "property tapfordqs1_captures_default_tap_on_reset;\n@(posedge clk) disable iff (reset == 0)\n$rose(reset_r) |=> (tapfordqs1 == $past(default_tap, 2));\nendproperty\nassert property (tapfordqs1_captures_de..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 13,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_shift_counter_initialization;\n    @(posedge clk2M) disable iff (reset==0)\n        reset == 1 |-> ##1 shift_counter == 5'b0;\nendproperty\nassert_p_shift_counter_initialization: assert propert...",
      "sva2": "property shift_counter_reset_init;\n@(posedge clk2M) disable iff (!reset)\n$rose(reset) |=> (shift_counter == 5'b0);\nendproperty\nassert_shift_counter_reset_init: assert property (shift_counter_reset_ini..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 15,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_alu_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 alu_ex == 32'h0;\nendproperty\nassert_p_alu_ex_reset: assert property (p_alu_ex_reset) else $error(\"Asserti...",
      "sva2": "property p_alu_ex_clear_after_reset;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (alu_ex == 32'h0);\nendproperty\na_alu_ex_clear_after_reset: assert property (p_alu_ex_clear_after_reset)\nelse $e..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 16,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_crc_reset_assignment;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset_assignment: assert property (p_crc_reset_ass...",
      "sva2": "property crc_init_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (Crc == 32'hffffffff);\nendproperty\nassert property (crc_init_after_reset)\nelse $error(\"CRC value not correctly initi..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 18,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_MdoEn_2d_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 MdoEn_2d == 0;\nendproperty\nassert_p_MdoEn_2d_reset_logic: assert property (p_MdoEn_2d_reset_logi...",
      "sva2": "property p_MdoEn_2d_reset_behavior;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn_2d == 1'b0);\nendproperty\na_MdoEn_2d_reset_behavior: assert property (p_MdoEn_2d_reset_behavior)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 19,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (broadcast_counter == 0);\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_...",
      "sva2": "property broadcast_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_counter == 0);\nendproperty\nassert_broadcast_counter_reset: assert property (broadcast_counter_re..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 20,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_countx_ff_q_assignment_on_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 countx_ff_q == $past(X);\nendproperty\nassert_p_countx_ff_q_assignment_on_reset: assert pro...",
      "sva2": "property reset_captures_x_value;\n@(posedge clk) disable iff (!RST)\n$rose(RST) |=> countx_ff_q == $past(X, 1);\nendproperty\nassert_reset_captures_x_value: assert property (reset_captures_x_value)\nelse $..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 23,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rHTRANS_reset_logic;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 rHTRANS == 0;\nendproperty\nassert_p_rHTRANS_reset_logic: assert property (p_rHTRANS_reset_log...",
      "sva2": "property p_rHTRANS_reset_behavior;\n@(posedge HCLK) disable iff (HRESETn == 1)\n$fell(HRESETn) |=> (rHTRANS == 0);\nendproperty\na_rHTRANS_reset_behavior: assert property (p_rHTRANS_reset_behavior)\nelse $..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 27,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_x_assignment_on_rst;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 x == $past(rstx[8:0]);\nendproperty\nassert_p_x_assignment_on_rst: assert property (p_x_assignment_on_r...",
      "sva2": "property rst_x_value_check;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (x == $past(rstx[8:0]));\nendproperty\nassert property (rst_x_value_check)\nelse $error(\"After rst became active, x does not m..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 29,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_reload_count_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 reload_count == 1'b0;\nendproperty\nassert_p_reload_count_assignment: assert pr...",
      "sva2": "property reload_count_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (reload_count == 1'b0);\nendproperty\nassert_reload_count_after_reset_deassert: assert pro..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 30,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LateCollLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LateCollLatched == 0;\nendproperty\nassert_p_LateCollLatched_Reset: assert property (p_LateCol...",
      "sva2": "property p_late_coll_latched_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (LateCollLatched == 1'b0);\nendproperty\na_late_coll_latched_reset: assert property (p_late_coll_latched_reset..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 33,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rDWBSTB_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_assignment_on_grst: assert property (p_rDWBSTB_a...",
      "sva2": "property p_rDWBSTB_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rDWBSTB == 1'b0);\nendproperty\na_rDWBSTB_reset_behavior: assert property (p_rDWBSTB_reset_behavior)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 35,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wb_ack_o_reset;\n    @(posedge wb_clk_i) disable iff (wb_rst_i == 0)\n        wb_rst_i == 1 |-> ##1 wb_ack_o == 0;\nendproperty\nassert_p_wb_ack_o_reset: assert property (p_wb_ack_o_reset) else...",
      "sva2": "property p_wb_ack_low_after_reset;\n@(posedge wb_clk_i) disable iff (!wb_rst_i)\n$rose(wb_rst_i) |=> (wb_ack_o == 1'b0);\nendproperty\na_wb_ack_low_after_reset: assert property (p_wb_ack_low_after_reset)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 37,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_LatchedCrcError_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        (Reset == 0 && RxStateSFD == 1) |-> ##1 (LatchedCrcError == 0);\nendproperty\nassert_p_LatchedCrcError_assig...",
      "sva2": "property p_latched_crc_error_after_sfd;\n@(posedge MRxClk) disable iff (Reset)\nRxStateSFD |=> (LatchedCrcError == 1'b0);\nendproperty\nassert property (p_latched_crc_error_after_sfd)\nelse $error(\"Latched..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 40,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_WCnt_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 WCnt == 0;\nendproperty\nassert_p_WCnt_reset: assert property (p_WCnt_reset) else $error(\"Assertion failed: WCnt...",
      "sva2": "property p_wcnt_reset_to_zero;\n@(posedge Clk) disable iff (!Rst)\n$rose(Rst) |=> (WCnt == 0);\nendproperty\na_wcnt_reset_to_zero: assert property (p_wcnt_reset_to_zero)\nelse $error(\"WCnt was not reset to..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 41,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sum_round_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 sum_round == 0;\nendproperty\nassert_p_sum_round_reset: assert property (p_sum_round_reset) else $error(\"As...",
      "sva2": "property p_sum_round_zero_after_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (sum_round == 0);\nendproperty\na_sum_round_zero_after_reset: assert property (p_sum_round_zero_after_reset)\nelse ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 42,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property p_cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_init_after_reset: assert property (p_cstate_init_after_reset)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 44,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_tx_pause_en_dl1_reset;\n    @(posedge Clk) disable iff (Reset==0)\n        (Reset == 1) |-> ##1 (tx_pause_en_dl1 == 0);\nendproperty\nassert_p_tx_pause_en_dl1_reset: assert property (p_tx_pause...",
      "sva2": "property tx_pause_en_dl1_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (tx_pause_en_dl1 == 1'b0);\nendproperty\nassert property (tx_pause_en_dl1_reset_check)\nelse $error(\"tx_pause_en..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 45,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_e_cnt_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 e_cnt == 0;\nendproperty\nassert_p_e_cnt_reset: assert property (p_e_cnt_reset) else $error(\"Assertion fail...",
      "sva2": "property p_e_cnt_reset_to_zero;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (e_cnt == 0);\nendproperty\na_e_cnt_reset_to_zero: assert property (p_e_cnt_reset_to_zero)\nelse $error(\"e_cnt was not..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 47,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_drop_reset;\n    @(posedge Clk)\n    disable iff (Reset == 0)\n    Reset == 1 |-> ##1 broadcast_drop == 0;\nendproperty\nassert_p_broadcast_drop_reset: assert property (p_broadcast_dro...",
      "sva2": "property broadcast_drop_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_drop == 1'b0);\nendproperty\nassert property (broadcast_drop_after_reset)\nelse $error(\"Assertion fail..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 48,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_rx_late_collision_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\na_rx_late_collision_reset: assert property (p_rx_late_collision_reset..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 49,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_wb_cyc_o_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 r_wb_cyc_o == 0;\nendproperty\nassert_p_r_wb_cyc_o_assignment: assert property (p_r_wb_cyc_o...",
      "sva2": "property p_r_wb_cyc_o_reset_deassert;\n@(posedge HCLK) disable iff (HRESETn == 1)\n$fell(HRESETn) |=> (r_wb_cyc_o == 1'b0);\nendproperty\na_r_wb_cyc_o_reset_deassert: assert property (p_r_wb_cyc_o_reset_d..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 51,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_SYNTHESIZED_WIRE_9_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 SYNTHESIZED_WIRE_9 == 0;\nendproperty\nassert_p_SYNTHESIZED_WIRE_9_assignment: assert p...",
      "sva2": "property reset_deassertion_synthesized_wire_9;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (SYNTHESIZED_WIRE_9 == 0);\nendproperty\nassert_reset_deassertion_synthesized_wire_9: assert pro..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 52,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bit_slip_cnt_reset;\n    @(posedge clk) disable iff (res_n == 1)\n        res_n == 0 |-> ##1 bit_slip_cnt == 0;\nendproperty\nassert_p_bit_slip_cnt_reset: assert property (p_bit_slip_cnt_reset)...",
      "sva2": "property bit_slip_cnt_reset_after_res_n_deassert;\n@(posedge clk) disable iff (res_n == 1)\n$fell(res_n) |=> (bit_slip_cnt == 0);\nendproperty\nassert_bit_slip_cnt_reset_after_res_n_deassert: assert prope..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 54,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property p_cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_init_after_reset: assert property (p_cstate_init_after_reset)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 55,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LatchedCrcError_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LatchedCrcError == 0;\nendproperty\nassert_p_LatchedCrcError_Reset: assert property (p_Latched...",
      "sva2": "property LatchedCrcError_cleared_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LatchedCrcError == 0);\nendproperty\nassert property (LatchedCrcError_cleared_after_reset)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 56,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert property (rs_write_counter_reset_after_deassert)\nel..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 59,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_cop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_ena == $past(INIT_ENA);\nendproperty\nassert_p_cop_ena_assignment: assert proper...",
      "sva2": "property cop_ena_after_reset_deassert;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (cop_ena == $past(INIT_ENA, 2));\nendproperty\nassert property (cop_ena_after_reset_deassert)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 61,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 (MdoEn_2d == 0 && MdoEn_d == 0 && MdoEn == 0);\nendproperty\nassert_p_MdoEn_reset_logic: assert prope...",
      "sva2": "property reset_clears_mdoen_signals;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn == 1'b0) && (MdoEn_d == 1'b0) && (MdoEn_2d == 1'b0);\nendproperty\nassert property (reset_clears_mdoen_si..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 63,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_rst_o == 0;\nendproperty\nassert_p_cop_rst_o_assignment: assert property (p_co...",
      "sva2": "property cop_rst_deassert_after_por;\n@(posedge cop_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> (cop_rst_o == 1'b0);\nendproperty\nassert_cop_rst_deassert_after_por: assert property (cop_rst_de..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 64,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_busy_reset_logic;\n    @(posedge i_clk) disable iff (i_rst == 0)\n        i_rst == 1 |-> ##1 r_busy == 0;\nendproperty\nassert_p_r_busy_reset_logic: assert property (p_r_busy_reset_logic) els...",
      "sva2": "property p_busy_deassert_after_reset;\n@(posedge i_clk) disable iff (!i_rst)\n$rose(i_rst) |=> (r_busy == 1'b0);\nendproperty\na_busy_deassert_after_reset: assert property (p_busy_deassert_after_reset)\nel..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 66,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Res...",
      "sva2": "property LoadRxStatus_clears_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LoadRxStatus == 1'b0);\nendproperty\nassert property (LoadRxStatus_clears_after_reset)\nelse $error(\"Loa..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 67,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rIMM_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rIMM == 16'h0;\nendproperty\nassert_p_rIMM_assignment_on_grst: assert property (p_rIMM_assignmen...",
      "sva2": "property p_rIMM_reset_value;\n@(posedge gclk) disable iff (grst == 0)\n$rose(grst) |=> (rIMM == 16'h0);\nendproperty\na_rIMM_reset_value: assert property (p_rIMM_reset_value)\nelse $error(\"Assertion failed..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 68,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property RxLateCollision_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !RxLateCollision;\nendproperty\nassert property (RxLateCollision_deassert_after_reset)\nelse $error(..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 70,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset==1)\n        nreset == 0 |-> ##1 DFFE_inst4 == 0;\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst4_assi...",
      "sva2": "property p_dffe_inst4_reset_behavior;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (DFFE_inst4 == 0);\nendproperty\na_dffe_inst4_reset_behavior: assert property (p_dffe_inst4_reset_behavio..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 72,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_d_assignment;\n    @(posedge clk) disable iff (reset==1)\n        (reset == 0) |-> ##1 (data_d == 0);\nendproperty\nassert_p_data_d_assignment: assert property (p_data_d_assignment) else $...",
      "sva2": "property p_data_d_zero_after_reset_deassert;\n@(posedge clk) disable iff (reset == 1)\n$fell(reset) |=> (data_d == 0);\nendproperty\na_data_d_zero_after_reset_deassert: assert property (p_data_d_zero_afte..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 73,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_assignment_on_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_assignment_on_reset: assert proper...",
      "sva2": "property state_reflects_wait_state_after_reset_deassert;\n@(posedge clk_i) disable iff (rst_i == 0)\n$rose(rst_i) |=> (state == $past(wait_state, 1));\nendproperty\nassert_state_reflects_wait_state_after_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 74,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_dwb_lat_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 dwb_lat == 32'h0;\nendproperty\nassert_p_dwb_lat_reset: assert property (p_dwb_lat_reset) else $error(\"Ass...",
      "sva2": "property dwb_lat_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (dwb_lat == 32'h0);\nendproperty\nassert_dwb_lat_reset_value: assert property (dwb_lat_reset_value)\nelse $error(\"dwb_lat..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 80,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else...",
      "sva2": "property ShortFrame_Deasserted_After_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !ShortFrame;\nendproperty\nassert property (ShortFrame_Deasserted_After_Reset)\nelse $error(\"ShortFrame..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 83,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_check;\n@(posedge clk_i) disable iff (!rst_i) $rose(rst_i) |=> (fifo_tail == 0);\nendproperty\nassert property (fifo_tail_reset_check) else $error(\"fifo_tail was not reset to zer..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 84,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_button_1_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 button_1 == 0;\nendproperty\nassert_p_button_1_reset_logic: assert property (p_button_1_reset_lo...",
      "sva2": "property p_button_1_reset_behavior;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> !button_1;\nendproperty\na_button_1_reset_behavior: assert property (p_button_1_reset_behavior)\nelse $error(\"As..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 85,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_disparity_reset_logic;\n    @(posedge SBYTECLK) disable iff (reset == 0)\n        reset == 1 |-> ##1 disparity == 0;\nendproperty\nassert_p_disparity_reset_logic: assert property (p_disparity_r...",
      "sva2": "property disparity_reset_check;\n@(posedge SBYTECLK) disable iff (!reset)\n$rose(reset) |=> (disparity == 0);\nendproperty\nassert property (disparity_reset_check)\nelse $error(\"Disparity signal did not be..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 86,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DlyCrcCnt_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 DlyCrcCnt == 3'h0;\nendproperty\nassert_p_DlyCrcCnt_assignment_on_RxReset: asser...",
      "sva2": "property p_DlyCrcCnt_reset_value;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (DlyCrcCnt == 3'h0);\nendproperty\na_DlyCrcCnt_reset_value: assert property (p_DlyCrcCnt_reset_value)\nelse $..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 87,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sm_empty_aclr;\n    @(posedge clock) disable iff (aclr == 0)\n        aclr == 1 |-> ##1 sm_empty == 2'b00;\nendproperty\nassert_p_sm_empty_aclr: assert property (p_sm_empty_aclr) else $error(\"A...",
      "sva2": "property p_sm_empty_after_reset;\n@(posedge clk) disable iff (!aclr)\n$rose(aclr) |=> (sm_empty == 2'b00);\nendproperty\na_sm_empty_after_reset: assert property (p_sm_empty_after_reset)\nelse $error(\"Asser..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 89,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        (hresetn == 0) |-> ##1 (cyc_o == 0);\nendproperty\nassert_p_cyc_o_assignment: assert property (p_cyc_o_assignment) els...",
      "sva2": "property p_cyc_o_deasserted_after_reset;\n@(posedge hclk) disable iff (hresetn == 1)\n$fell(hresetn) |=> (cyc_o == 0);\nendproperty\na_cyc_o_deasserted_after_reset: assert property (p_cyc_o_deasserted_aft..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 90,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (time_counter == 0);\nendproperty\nassert property (time_counter_reset_check)\nelse $error(\"time_counter was not re..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 94,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sfr_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sfr_ex == 32'h0;\nendproperty\nassert_p_sfr_ex_reset: assert property (p_sfr_ex_reset) else $error(\"Asserti...",
      "sva2": "property sfr_ex_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sfr_ex == 32'h0);\nendproperty\nassert property (sfr_ex_reset_value)\nelse $error(\"Assertion failed: sfr_ex should be 32'..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 95,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property bus_wait_state_reset_deassert;\n@(posedge wb_clk_i) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (bus_wait_state == 1'b0);\nendproperty\nassert property (bus_wait_state_reset_deassert)\nelse ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 102,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DFFE_instED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_instED == 0);\nendproperty\nassert_p_DFFE_instED_assignment: assert property (p_DFFE_i...",
      "sva2": "property p_dffe_insted_clear_after_reset_deassert;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (DFFE_instED == 1'b0);\nendproperty\na_dffe_insted_clear_after_reset_deassert: assert property (p..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 103,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_o_busy_reset;\n    @(posedge i_clk) disable iff (i_rst == 0)\n        (i_rst == 1) |-> ##1 (o_busy == 0);\nendproperty\nassert_p_o_busy_reset: assert property (p_o_busy_reset) else $error(\"Asse...",
      "sva2": "property p_busy_deassert_after_reset;\n@(posedge i_clk) disable iff (!i_rst)\n$rose(i_rst) |=> !o_busy;\nendproperty\na_busy_deassert_after_reset: assert property (p_busy_deassert_after_reset)\nelse $error..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 107,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_dwb_dat_o_assignment;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 dwb_dat_o == 32'h0;\nendproperty\nassert_p_dwb_dat_o_assignment: assert property (p_dwb_dat_o_assig...",
      "sva2": "property p_dwb_dat_o_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (dwb_dat_o == 32'h0);\nendproperty\na_dwb_dat_o_reset_value: assert property (p_dwb_dat_o_reset_value)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 108,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_rdata_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_rdata == 0;\nendproperty\nassert_p_r_rdata_assignment: assert property (p_r_rdata_assignment)...",
      "sva2": "property p_rdata_zero_after_reset_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (r_rdata == 0);\nendproperty\na_rdata_zero_after_reset_deassert: assert property (p_rdata_zero_after_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 110,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hold_clk_busrq_ALTERA_SYNTHESIZED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 hold_clk_busrq_ALTERA_SYNTHESIZED == 0;\nendproperty\nassert_p_hold_clk_...",
      "sva2": "property hold_clk_busrq_zero_after_reset;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (hold_clk_busrq_ALTERA_SYNTHESIZED == 0);\nendproperty\nassert_hold_clk_busrq_zero_after_reset: asser..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 111,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_pause_quanta_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 pause_quanta_counter == 0;\nendproperty\nassert_p_pause_quanta_counter_reset: assert propert...",
      "sva2": "property pause_quanta_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (pause_quanta_counter == 0);\nendproperty\nassert_pause_quanta_counter_reset: assert property (pause_quant..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 112,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_counter_reset;\n    @(posedge clk) disable iff (reset==0)\n    reset == 1 |-> ##1 counter == 1;\nendproperty\nassert_p_counter_reset: assert property (p_counter_reset) else $error(\"Assertion fa...",
      "sva2": "property counter_init_after_reset;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (counter == 1);\nendproperty\nassert property (counter_init_after_reset)\nelse $error(\"Counter was not initialized ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 113,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CtrlMux_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (CtrlMux == 0);\nendproperty\nassert_p_CtrlMux_TxReset: assert property (p_CtrlMux_TxReset) el...",
      "sva2": "property p_txreset_ctrlmux_clear;\n@(posedge MTxClk) disable iff (TxReset == 0)\n$rose(TxReset) |=> (CtrlMux == 0);\nendproperty\na_txreset_ctrlmux_clear: assert property (p_txreset_ctrlmux_clear)\nelse $e..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 116,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_in_reset_assignment;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        i_reset == 1 |-> ##1 in_reset == 1;\nendproperty\nassert_p_in_reset_assignment: assert property (p_in_reset_assign...",
      "sva2": "property p_in_reset_assignment;\n@(posedge i_clk) disable iff (!i_reset)\n$rose(i_reset) |=> (in_reset == 1'b1);\nendproperty\na_in_reset_assignment: assert property (p_in_reset_assignment)\nelse $error(\"A..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 117,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_next_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 next_tail == 1;\nendproperty\nassert_p_next_tail_reset: assert property (p_next_tail_reset) else $err...",
      "sva2": "property p_next_tail_after_reset_deassert;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (next_tail == 1);\nendproperty\na_next_tail_after_reset_deassert: assert property (p_next_tail_after_res..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 118,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_z3_next_assignment;\n    @(posedge clk) disable iff (rstn == 0)\n        rstn == 1 |-> z3_next == {z3[56:9], z3[39:24] ^ z3[63:48]};\nendproperty\nassert_p_z3_next_assignment: assert property (...",
      "sva2": "property p_z3_next_assignment;\n@(posedge clk) disable iff (!rstn)\n1'b1 |-> (z3_next == {z3[56:9], z3[39:24] ^ z3[63:48]});\nendproperty\nassert property (p_z3_next_assignment)\nelse $error(\"z3_next is no..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 119,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property bus_wait_state_reset_deassert;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert property (bus_wait_state_reset_deassert)\nels..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 120,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hresp_assignment;\n    @(posedge hclk) disable iff (hresetn==1)\n        (hresetn == 0) |-> ##1 (hresp == 2'b00);\nendproperty\nassert_p_hresp_assignment: assert property (p_hresp_assignment) e...",
      "sva2": "property p_hresp_after_reset_deassert;\n@(posedge hclk) disable iff (hresetn == 1'b1)\n$fell(hresetn) |=> (hresp == 2'b00);\nendproperty\na_hresp_after_reset_deassert: assert property (p_hresp_after_reset..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 122,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_ByteCntEq0_assignment_logic;\n    @(posedge MRxClk) disable iff (RxReset == 1)\n        (RxValid == 1 && ByteCnt[4:0] == 5'h0) |-> ByteCntEq0 == (RxValid == 1 && ByteCnt[4:0] == 5'h0);\nendpro...",
      "sva2": "property p_ByteCntEq0_correct_assignment;\n@(posedge MRxClk) disable iff (RxReset == 1)\nByteCntEq0 == ((RxValid == 1) && (ByteCnt[4:0] == 5'h0));\nendproperty\na_ByteCntEq0_correct_assignment: assert pro..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 123,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property ReceivedPacketTooBig_cleared_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !ReceivedPacketTooBig;\nendproperty\nassert property (ReceivedPacketTooBig_cleared_after_reset)..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 124,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_a_is_norm_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 a_is_norm == 0;\nendproperty\nassert_p_a_is_norm_reset: assert property (p_a_is_norm_reset) else $error(\"As...",
      "sva2": "property p_a_is_norm_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (a_is_norm == 1'b0);\nendproperty\nassert property (p_a_is_norm_reset)\nelse $error(\"a_is_norm was not driven to 0 one clock c..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 125,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_step_assignment_during_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 Step == $past(Step);\nendproperty\nassert_p_step_assignment_during_reset: assert property ...",
      "sva2": "property step_stable_during_reset;\n@(posedge clk) disable iff (reset == 0)\n(reset == 1) |-> (Step == $past(Step));\nendproperty\nassert property (step_stable_during_reset)\nelse $error(\"Step signal chang..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 126,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_InvalidSymbol_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 InvalidSymbol == 0;\nendproperty\nassert_p_InvalidSymbol_Reset: assert property (p_InvalidSymbol...",
      "sva2": "property p_invalid_symbol_deasserted_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (InvalidSymbol == 1'b0);\nendproperty\na_invalid_symbol_deasserted_after_reset: assert property ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 127,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cnt_reset_logic;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 cnt == 0;\nendproperty\nassert_p_cnt_reset_logic: assert property (p_cnt_reset_logic) else $error(\"Asse...",
      "sva2": "property p_counter_reset_to_zero;\n@(posedge clk) disable iff (reset)\n$fell(reset) |=> (cnt == 0);\nendproperty\na_counter_reset_to_zero: assert property (p_counter_reset_to_zero)\nelse $error(\"Counter cn..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 128,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_check;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (fifo_tail == 0);\nendproperty\nassert property (fifo_tail_reset_check)\nelse $error(\"FIFO tail pointer was not prop..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 129,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_d_assignment_on_reset_deasserted;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 data_d == 0;\nendproperty\nassert_p_data_d_assignment_on_reset_deasserted: assert...",
      "sva2": "property p_data_d_zero_after_reset_deassert;\n@(posedge clk) disable iff (reset)\n$fell(reset) |=> (data_d == 0);\nendproperty\na_data_d_zero_after_reset_deassert: assert property (p_data_d_zero_after_res..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 130,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broa...",
      "sva2": "property broadcast_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (broadcast_counter == 0);\nendproperty\nassert_broadcast_counter_reset: assert property (broadcast_counter_re..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 131,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_AddressOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (AddressOK == 0);\nendproperty\nassert_p_AddressOK_RxReset: assert property (p_AddressOK_RxR...",
      "sva2": "property p_address_ok_reset_after_rx_reset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (AddressOK == 1'b0);\nendproperty\na_address_ok_reset_after_rx_reset: assert property (p_address_o..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 132,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryCntLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryCntLatched == 4'h0;\nendproperty\nassert_p_RetryCntLatched_Reset: assert property (p_Retr...",
      "sva2": "property RetryCntLatched_cleared_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryCntLatched == 4'h0);\nendproperty\nassert property (RetryCntLatched_cleared_after_reset)\nelse ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 134,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_aorb_prev_reset;\n    @(posedge clk2M) disable iff (reset == 0)\n        reset == 1 |-> ##1 aorb_prev == 0;\nendproperty\nassert_p_aorb_prev_reset: assert property (p_aorb_prev_reset) else $err...",
      "sva2": "property p_aorb_prev_zero_after_reset;\n@(posedge clk2M) disable iff (!reset)\n$rose(reset) |=> (aorb_prev == 1'b0);\nendproperty\na_aorb_prev_zero_after_reset: assert property (p_aorb_prev_zero_after_res..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 135,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_read_assignment_on_reset;\n    @(posedge ckmb) disable iff (reset == 0)\n        reset == 1 |-> ##1 read == 0;\nendproperty\nassert_p_read_assignment_on_reset: assert property (p_read_assignmen...",
      "sva2": "property read_zero_after_reset_active;\n@(posedge ckmb) disable iff (!reset)\n$rose(reset) |=> (read == 1'b0);\nendproperty\nassert_read_zero_after_reset : assert property (read_zero_after_reset_active)\ne..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 136,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceivedPauseFrm_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 ReceivedPauseFrm == 0;\nendproperty\nassert_p_ReceivedPauseFrm_RxReset: assert property...",
      "sva2": "property ReceivedPauseFrm_clears_after_RxReset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (ReceivedPauseFrm == 1'b0);\nendproperty\nassert property (ReceivedPauseFrm_clears_after_RxRes..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 139,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_QSync_initialization;\n    @(posedge clk) disable iff (rst==0)\n        rst == 1 |-> ##1 QSync == 3'b011;\nendproperty\nassert_p_QSync_initialization: assert property (p_QSync_initialization) e...",
      "sva2": "property p_qsync_init_after_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (QSync == 3'b011);\nendproperty\na_qsync_init_after_reset: assert property (p_qsync_init_after_reset)\nelse $error(\"QSy..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 140,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_freeze_compare_assignment;\n    @(posedge clk) disable iff (run_i == 1)\n        run_i == 0 |-> ##1 r_freeze_compare == 0;\nendproperty\nassert_p_r_freeze_compare_assignment: assert property ...",
      "sva2": "property p_freeze_compare_after_run_deassert;\n@(posedge clk) disable iff (run_i == 1)\n$fell(run_i) |=> (r_freeze_compare == 0);\nendproperty\na_freeze_compare_after_run_deassert: assert property (p_free..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 147,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_wdat_assignment_logic;\n    @(posedge ckmb) disable iff (reset == 1)\n        (reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000) |-> ##1 wdat[31:0] == $p...",
      "sva2": "property wdat_captures_iowd_on_write;\n@(posedge ckmb) disable iff (reset)\n(IO_Addr_Strobe && IO_Write_Strobe && (IO_Address[4:2] == 3'b000)) |=> (wdat[31:0] == $past(iowd));\nendproperty\nassert propert..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 151,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_trans_twodtct_reset;\n    @(posedge clk) disable iff (reset==1)\n        reset_r == 1 |-> ##1 trans_twodtct == 0;\nendproperty\nassert_p_trans_twodtct_reset: assert property (p_trans_twodtct_re...",
      "sva2": "property p_reset_r_trans_twodtct;\n@(posedge clk) disable iff (reset)\n$rose(reset_r) |=> (trans_twodtct == 1'b0);\nendproperty\na_reset_r_trans_twodtct: assert property (p_reset_r_trans_twodtct)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 153,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_pause_quanta_dl1_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (pause_quanta_dl1 == 0);\nendproperty\nassert_p_pause_quanta_dl1_reset: assert property (p_pau...",
      "sva2": "property p_pause_quanta_dl1_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (pause_quanta_dl1 == 0);\nendproperty\na_pause_quanta_dl1_reset: assert property (p_pause_quanta_dl1_reset)\nelse $..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 154,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_after_rst_deassert;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (timer == 16'h0000);\nendproperty\nassert_timer_reset_after_rst_deassert: assert property (timer_reset_after_rst_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 155,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property p_cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_init_after_reset: assert property (p_cstate_init_after_reset)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 157,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rpc_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rpc_ex == 0;\nendproperty\nassert_p_rpc_ex_assignment_on_grst: assert property (p_rpc_ex_assig...",
      "sva2": "property rpc_ex_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rpc_ex == 1'b0);\nendproperty\nassert property (rpc_ex_reset_behavior)\nelse $error(\"Assertion failed: rpc_ex did not ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 158,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_iwb_stb_o_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        (grst == 1) |-> ##1 (iwb_stb_o == 0);\nendproperty\nassert_p_iwb_stb_o_reset: assert property (p_iwb_stb_o_reset) else $er...",
      "sva2": "property reset_iwb_stb_o_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (iwb_stb_o == 1'b0);\nendproperty\nassert_reset_iwb_stb_o: assert property (reset_iwb_stb_o_behavior)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 159,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_reset_init;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_reset_init: assert property (p_r_state...",
      "sva2": "property p_state_idle_after_reset;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (r_state == $past(P_IDLE));\nendproperty\na_state_idle_after_reset: assert property (p_state_idle_after_reset)..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 160,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_status_reset_logic;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_status == 0;\nendproperty\nassert_p_rs_status_reset_logic: assert property (p_rs_status_r...",
      "sva2": "property rs_status_reset_after_rst_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_status == 0);\nendproperty\nassert_rs_status_reset_after_rst_deassert: assert property (rs_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 163,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cwp_assignment_on_reset;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cwp == 1'b0;\nendproperty\nassert_p_cwp_assignment_on_reset: assert property (p...",
      "sva2": "property cwp_reset_deassert_check;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (cwp == 0);\nendproperty\nassert property (cwp_reset_deassert_check)\nelse $error(\"CWP was not assig..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 164,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RetryLimit_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryLimit == 0;\nendproperty\nassert_p_RetryLimit_Reset: assert property (p_RetryLimit_Reset) else...",
      "sva2": "property RetryLimit_reset_after_Reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryLimit == 0);\nendproperty\nassert property (RetryLimit_reset_after_Reset)\nelse $error(\"RetryLimit was..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 165,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        (hresetn == 1 && hready == 1 && hsel == 1 && hburst == 3'b000 && htrans == 2'b00) |-> ##1 (cyc_o == 0);\nendproperty\n...",
      "sva2": "property cyc_o_deassert_after_single_transfer_idle;\n@(posedge hclk) disable iff (!hresetn)\n(hready && hsel && (hburst == 3'b000) && (htrans == 2'b00)) |=> (cyc_o == 1'b0);\nendproperty\nassert property ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 166,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_inst4 == 0);\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst...",
      "sva2": "property p_dffe_inst4_reset_behavior;\n@(posedge clk) disable iff (nreset)\n$fell(nreset) |=> (DFFE_inst4 == 1'b0);\nendproperty\na_dffe_inst4_reset_behavior: assert property (p_dffe_inst4_reset_behavior)..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 168,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        (hresetn == 0) |-> ##1 (cyc_o == 0);\nendproperty\nassert_p_cyc_o_assignment: assert property (p_cyc_o_assignment) els...",
      "sva2": "property cyc_o_deasserted_after_reset;\n@(posedge hclk) disable iff (hresetn == 1)\n$fell(hresetn) |=> (cyc_o == 0);\nendproperty\nassert property (cyc_o_deasserted_after_reset)\nelse $error(\"cyc_o was not..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 169,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_dwb_cyc_o_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 dwb_cyc_o == 0;\nendproperty\nassert_p_dwb_cyc_o_grst: assert property (p_dwb_cyc_o_grst) else $error(\"As...",
      "sva2": "property p_dwb_cyc_o_deassert_after_reset;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (dwb_cyc_o == 1'b0);\nendproperty\na_dwb_cyc_o_deassert_after_reset: assert property (p_dwb_cyc_o_deassert_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 170,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_crc_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset_logic: assert property (p_crc_reset_logic) else $...",
      "sva2": "property crc_init_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (Crc == 32'hffffffff);\nendproperty\nassert property (crc_init_after_reset)\nelse $error(\"CRC value not correctly initi..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 171,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_A_assignment_on_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 A == 0;\nendproperty\nassert_p_A_assignment_on_reset: assert property (p_A_assignment_on_reset) else ...",
      "sva2": "property p_a_zero_after_reset;\n@(posedge Clk) disable iff (!Rst)\n$rose(Rst) |=> (A == 0);\nendproperty\na_a_zero_after_reset: assert property (p_a_zero_after_reset)\nelse $error(\"Signal A was not assigne..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 172,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sfr_mx_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        (grst == 1) |-> ##1 (sfr_mx == 32'h0);\nendproperty\nassert_p_sfr_mx_assignment_on_grst: assert property (p_sfr_...",
      "sva2": "property sfr_mx_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sfr_mx == 32'h0);\nendproperty\nassert property (sfr_mx_reset_value)\nelse $error(\"sfr_mx did not equal 32'h0 one clock c..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 173,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_xwb_lat_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 xwb_lat == 32'h0;\nendproperty\nassert_p_xwb_lat_reset: assert property (p_xwb_lat_reset) else $error(\"Ass...",
      "sva2": "property p_xwb_lat_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (xwb_lat == 32'h0);\nendproperty\na_xwb_lat_reset_behavior: assert property (p_xwb_lat_reset_behavior)\nelse $error(..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 174,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LatchedCrcError_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LatchedCrcError == 0;\nendproperty\nassert_p_LatchedCrcError_Reset: assert property (p_Latched...",
      "sva2": "property p_latched_crc_error_cleared_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LatchedCrcError == 1'b0);\nendproperty\na_latched_crc_error_cleared_after_reset: assert propert..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 175,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_mem_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 mem_ex == 30'h0;\nendproperty\nassert_p_mem_ex_assignment_on_grst: assert property (p_mem_ex_a...",
      "sva2": "property mem_ex_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (mem_ex == 30'h0);\nendproperty\nassert property (mem_ex_reset_value)\nelse $error(\"Assertion failed: mem_ex should be 30'..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 176,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_rxlatecollision_reset_clear;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\na_rxlatecollision_reset_clear: assert property (p_rxlatecollision..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 177,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (time_counter == 0);\nendproperty\nassert property (time_counter_reset_check)\nelse $error(\"time_counter was not re..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 181,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_hold_clk_busrq_ALTERA_SYNTHESIZED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 hold_clk_busrq_ALTERA_SYNTHESIZED == 0;\nendproperty\nassert_p_hold_clk_...",
      "sva2": "property hold_clk_busrq_reset_behavior;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (hold_clk_busrq_ALTERA_SYNTHESIZED == 0);\nendproperty\nassert_hold_clk_busrq_reset_behavior: assert pr..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 185,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset_after_deassert: assert ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 186,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_WillSendControlFrame_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (WillSendControlFrame == 0);\nendproperty\nassert_p_WillSendControlFrame_TxReset:...",
      "sva2": "property WillSendControlFrame_deassert_after_TxReset;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> !WillSendControlFrame;\nendproperty\nassert property (WillSendControlFrame_deassert_afte..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 187,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rDWBSTB_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rDWBSTB == 0;\nendproperty\nassert_p_rDWBSTB_reset: assert property (p_rDWBSTB_reset) else $error(\"Asserti...",
      "sva2": "property p_rDWBSTB_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rDWBSTB == 1'b0);\nendproperty\na_rDWBSTB_reset_behavior: assert property (p_rDWBSTB_reset_behavior)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 188,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else...",
      "sva2": "property ShortFrame_deassert_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ShortFrame == 1'b0);\nendproperty\nassert property (ShortFrame_deassert_after_Reset)\nelse $error(\"Short..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 191,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_SendingCtrlFrm_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 SendingCtrlFrm == 0;\nendproperty\nassert_p_SendingCtrlFrm_TxReset: assert property (p_Se...",
      "sva2": "property p_ctrl_frm_deassert_after_txreset;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> !SendingCtrlFrm;\nendproperty\na_ctrl_frm_deassert_after_txreset: assert property (p_ctrl_frm_deas..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 192,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_Rd_blocking_assignment;\n    @(posedge Clk) disable iff (Rst == 1)\n        (RE == 1 && EF == 0) |-> (Rd == (RE == 1 && EF == 0));\nendproperty\nassert_p_Rd_blocking_assignment: assert property...",
      "sva2": "property p_rd_reflects_condition;\n@(posedge Clk) disable iff (Rst)\nRd == (RE == 1 && EF == 0);\nendproperty\nassert property (p_rd_reflects_condition)\nelse $error(\"Rd does not correctly reflect the cond..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 193,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else...",
      "sva2": "property ShortFrame_deasserted_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ShortFrame == 1'b0);\nendproperty\nassert property (ShortFrame_deasserted_after_Reset)\nelse $error(\"S..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 194,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_x_signals_assignment;\n    @(posedge i_clk)\n        { i_dstb_n == 1, i_astb_n == 1, i_write_n == 1, i_depp == 1 } |-> ##1 { x_dstb_n, x_astb_n, x_write_n, x_depp } == $past({ i_dstb_n, i_ast...",
      "sva2": "property p_signal_register_when_all_high;\n@(posedge i_clk)\n(i_dstb_n == 1'b1 && i_astb_n == 1'b1 && i_write_n == 1'b1 && i_depp == 1'b1) |=>\n(x_dstb_n == $past(i_dstb_n) && x_astb_n == $past(i_astb_n)..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 195,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_assignment: assert property (p_r_state...",
      "sva2": "property p_state_transition_after_reset_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (r_state == $past(P_IDLE));\nendproperty\na_state_transition_after_reset_deassert: assert prope..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 197,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_cc_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && datavalid == 1 && Ec == 1 && cc < '1) |-> ##1 cc == $past(cc) + 1;\nendproperty\nassert_p_cc_assignment_log...",
      "sva2": "property cc_increment_on_valid_conditions;\n@(posedge clk) disable iff (rst)\n(datavalid && Ec && (cc != {$bits(cc){1'b1}})) |=> (cc == $past(cc) + 1);\nendproperty\nassert_cc_increment: assert property (..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 198,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_sel_mx_assignment;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sel_mx == 4'h0;\nendproperty\nassert_p_sel_mx_assignment: assert property (p_sel_mx_assignment) else $...",
      "sva2": "property sel_mx_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (sel_mx == 4'h0);\nendproperty\nassert property (sel_mx_reset_value)\nelse $error(\"sel_mx must be 4'h0 one clock cycle aft..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 200,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_nEF_assignment_on_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 nEF == 0;\nendproperty\nassert_p_nEF_assignment_on_reset: assert property (p_nEF_assignment_on_rese...",
      "sva2": "property nEF_reset_behavior;\n@(posedge Clk) disable iff (!Rst)\n$rose(Rst) |=> (nEF == 1'b0);\nendproperty\nassert_nEF_reset_behavior: assert property (nEF_reset_behavior)\nelse $error(\"nEF signal was not..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 202,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_button_1_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 button_1 == 0;\nendproperty\nassert_p_button_1_reset: assert property (p_button_1_reset) else $error(\"...",
      "sva2": "property p_button_1_reset_behavior;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (button_1 == 0);\nendproperty\na_button_1_reset_behavior: assert property (p_button_1_reset_behavior)\nelse $err..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 204,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_counter_load;\n    @(posedge clk) disable iff (reset == 1)\n        load == 1 |-> ##1 counter == $past(count);\nendproperty\nassert_p_counter_load: assert property (p_counter_load) else $error(...",
      "sva2": "property load_counter_match;\n@(posedge clk) disable iff (reset)\nload |=> (counter == $past(count, 2));\nendproperty\nassert property (load_counter_match)\nelse $error(\"Assertion load_counter_match failed..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 205,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property p_rs_write_counter_reset_after_rst_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\na_rs_write_counter_reset_after_rst_deassert: as..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 206,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rIMM_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rIMM == 16'h0;\nendproperty\nassert_p_rIMM_assignment_on_grst: assert property (p_rIMM_assignmen...",
      "sva2": "property p_rIMM_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rIMM == 16'h0);\nendproperty\na_rIMM_reset_value: assert property (p_rIMM_reset_value)\nelse $error(\"Assertion failed: rI..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 208,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment_logic: assert property (p_cstate_assignm...",
      "sva2": "property p_cstate_init_after_reset;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_init_after_reset: assert property (p_cstate_init_after_reset)\nelse $error(\"..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 209,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_o_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_o == 0;\nendproperty\nassert_p_cop_irq_o_assignment: assert property (p_co...",
      "sva2": "property cop_irq_deasserted_after_reset;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (cop_irq_o == 1'b0);\nendproperty\nassert property (cop_irq_deasserted_after_reset)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 210,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_after_rst_deassert;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (timer == 16'h0000);\nendproperty\nassert property (timer_reset_after_rst_deassert)\nelse $error(\"Assertion failed..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 212,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_EnableCnt_assignment;\n    @(posedge MTxClk) disable iff (TxReset == 1)\n        DlyCrcEn == 0 |-> EnableCnt == 1;\nendproperty\nassert_p_EnableCnt_assignment: assert property (p_EnableCnt_assi...",
      "sva2": "property p_dlycrcen_low_enablecnt_high;\n@(posedge MTxClk) disable iff (TxReset)\n(!DlyCrcEn) |=> (EnableCnt == 1'b1);\nendproperty\na_dlycrcen_low_enablecnt_high: assert property (p_dlycrcen_low_enablecn..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 213,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cc_reset_logic;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 cc == 0;\nendproperty\nassert_p_cc_reset_logic: assert property (p_cc_reset_logic) else $error(\"Assertion fa...",
      "sva2": "property cc_zero_after_rst;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (cc == 0);\nendproperty\nassert_cc_zero_after_rst: assert property (cc_zero_after_rst)\nelse $error(\"cc signal did not become ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 214,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LatchedTimerValue_Reset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 LatchedTimerValue[15:0] == 16'h0;\nendproperty\nassert_p_LatchedTimerValue_Reset: assert...",
      "sva2": "property p_latched_timer_value_cleared_after_rx_reset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (LatchedTimerValue[15:0] == 16'h0);\nendproperty\na_latched_timer_value_cleared_after_r..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 216,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property p_rs_read_counter_reset_after_rst_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\na_rs_read_counter_reset_after_rst_deassert: asser..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 219,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Res...",
      "sva2": "property p_LoadRxStatus_deasserted_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LoadRxStatus == 1'b0);\nendproperty\na_LoadRxStatus_deasserted_after_reset: assert property (p_Lo..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 220,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_ReceiveEnd_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceiveEnd == 0;\nendproperty\nassert_p_ReceiveEnd_Reset: assert property (p_ReceiveEnd_Reset) else...",
      "sva2": "property ReceiveEnd_deasserted_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (ReceiveEnd == 1'b0);\nendproperty\nassert property (ReceiveEnd_deasserted_after_Reset)\nelse $error(\"R..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 222,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_stop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 stop_ena == 1'b0;\nendproperty\nassert_p_stop_ena_assignment: assert property (p_st...",
      "sva2": "property stop_ena_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 1'b1)\n$fell(async_rst_b) |=> (stop_ena == 1'b0);\nendproperty\nassert_stop_ena_after_reset_deassert: assert propert..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 224,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_fifo_tail_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 fifo_tail == 0;\nendproperty\nassert_p_fifo_tail_reset: assert property (p_fifo_tail_reset) else $err...",
      "sva2": "property fifo_tail_reset_check;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (fifo_tail == 0);\nendproperty\nassert property (fifo_tail_reset_check)\nelse $error(\"fifo_tail was not reset to 0 o..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 225,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CarrierSenseLost_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 CarrierSenseLost == 0;\nendproperty\nassert_p_CarrierSenseLost_Reset: assert property (p_Carr...",
      "sva2": "property CarrierSenseLost_deasserted_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (CarrierSenseLost == 1'b0);\nendproperty\nassert property (CarrierSenseLost_deasserted_after_res..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 228,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_service_cop_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 service_cop == 0;\nendproperty\nassert_p_service_cop_assignment: assert property...",
      "sva2": "property service_cop_after_reset_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (service_cop == 0);\nendproperty\nassert property (service_cop_after_reset_deassert)\ne..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 233,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryCntLatched_Reset;\n    @(posedge MTxClk)\n    disable iff (Reset == 0)\n    Reset == 1 |-> ##1 RetryCntLatched == 4'h0;\nendproperty\nassert_p_RetryCntLatched_Reset: assert property (p_Retr...",
      "sva2": "property retry_cnt_latched_reset_check;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (RetryCntLatched == 4'h0);\nendproperty\nassert property (retry_cnt_latched_reset_check)\nelse $error(\"Retr..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 234,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset==0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Reset...",
      "sva2": "property LoadRxStatus_clears_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (LoadRxStatus == 1'b0);\nendproperty\nassert_LoadRxStatus_clears_after_reset: assert property (LoadRxSta..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 235,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_count_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 count == 0;\nendproperty\nassert_p_count_reset_logic: assert property (p_count_reset_logic) else $e...",
      "sva2": "property reset_clears_count;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (count == 0);\nendproperty\nassert_reset_clears_count: assert property (reset_clears_count)\nelse $error(\"Count was not..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 236,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property bus_wait_state_after_reset_deassert;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert property (bus_wait_state_after_reset_d..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 237,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_debug_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 debug_ena == 1'b0;\nendproperty\nassert_p_debug_ena_assignment: assert property (p...",
      "sva2": "property debug_ena_reset_deassertion_check;\n@(posedge bus_clk) disable iff (async_rst_b)\n$fell(async_rst_b) |=> (debug_ena == 1'b0);\nendproperty\nassert property (debug_ena_reset_deassertion_check)\nels..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 238,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cur_state_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 cur_state == $past(STOPPED);\nendproperty\nassert_p_cur_state_reset_logic: assert property (p_c...",
      "sva2": "property reset_to_stopped_state;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (cur_state == $past(STOPPED));\nendproperty\nassert_reset_to_stopped_state: assert property (reset_to_stopped_stat..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 240,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 state_ff_q == $past(RESET);\nendproperty\nassert_p_state_ff_q_reset: assert property (p_state_ff_q_reset) ...",
      "sva2": "property reset_state_capture;\n@(posedge clk) disable iff (!RST)\n$rose(RST) |=> (state_ff_q == $past(RESET, 1));\nendproperty\nassert property (reset_state_capture)\nelse $error(\"Assertion failed: state_f..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 242,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_alive_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 alive_o == 0;\nendproperty\nassert_p_alive_o_reset: assert property (p_alive_o_reset) else $error(\"Asse...",
      "sva2": "property p_alive_deassert_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (alive_o == 1'b0);\nendproperty\na_alive_deassert_after_reset: assert property (p_alive_deassert_after_reset..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 243,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wr_ptr_reset_logic;\n    @(posedge wr_clk) disable iff (wr_reset_n == 1)\n        (wr_reset_n == 0) |-> ##1 (wr_ptr == 0);\nendproperty\nassert_p_wr_ptr_reset_logic: assert property (p_wr_ptr_r...",
      "sva2": "property wr_ptr_reset_check;\n@(posedge wr_clk) disable iff (wr_reset_n)\n$fell(wr_reset_n) |=> (wr_ptr == 0);\nendproperty\nassert property (wr_ptr_reset_check)\nelse $error(\"Write pointer wr_ptr was not ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 245,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_OpCodeOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (OpCodeOK == 0);\nendproperty\nassert_p_OpCodeOK_RxReset: assert property (p_OpCodeOK_RxReset...",
      "sva2": "property OpCodeOK_deassert_after_RxReset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (OpCodeOK == 1'b0);\nendproperty\nassert_OpCodeOK_deassert_after_RxReset: assert property (OpCodeOK_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 246,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_data_o_assignment_on_reset_deasserted;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 data_o == 0;\nendproperty\nassert_p_data_o_assignment_on_reset_deasserted: assert...",
      "sva2": "property p_data_o_zero_after_reset_deassert;\n@(posedge clk) disable iff (reset == 1)\n$fell(reset) |=> (data_o == 0);\nendproperty\na_data_o_zero_after_reset_deassert: assert property (p_data_o_zero_afte..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 249,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rHSIZE_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHSIZE == 0);\nendproperty\nassert_p_rHSIZE_assignment: assert property (p_rHSIZE_assignment)...",
      "sva2": "property p_rHSIZE_zero_after_reset_deassert;\n@(posedge HCLK) disable iff (HRESETn == 1)\n$fell(HRESETn) |=> (rHSIZE == 0);\nendproperty\na_rHSIZE_zero_after_reset_deassert: assert property (p_rHSIZE_zero..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 250,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_xoff_gen_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 xoff_gen == 0;\nendproperty\nassert_p_xoff_gen_reset: assert property (p_xoff_gen_reset) else $error(\"As...",
      "sva2": "property p_xoff_gen_reset_behavior;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (xoff_gen == 1'b0);\nendproperty\na_xoff_gen_reset_behavior: assert property (p_xoff_gen_reset_behavior)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 251,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DeferLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 DeferLatched == 0;\nendproperty\nassert_p_DeferLatched_Reset: assert property (p_DeferLatched_Res...",
      "sva2": "property DeferLatched_clears_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (DeferLatched == 1'b0);\nendproperty\nassert property (DeferLatched_clears_after_reset)\nelse $error(\"Def..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 252,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_reset;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_reset: assert property (p_cstate_reset) else $error(\"Assertion...",
      "sva2": "property p_cstate_reset_value;\n@(posedge clk) disable iff (rst == 1)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\na_cstate_reset_value: assert property (p_cstate_reset_value)\nelse $error(\"Assertion ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 253,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_core_write_request_assignment;\n    @(posedge i_clk)\n        (i_select == 1 && i_write_enable == 1) |-> core_write_request == (i_select == 1 && i_write_enable == 1);\nendproperty\nassert_p_cor...",
      "sva2": "property p_core_write_request_mirrors_select_and_write_enable;\n@(posedge i_clk)\ncore_write_request == (i_select && i_write_enable);\nendproperty\nassert property (p_core_write_request_mirrors_select_and..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 255,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hresp_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        hresetn == 0 |-> ##1 hresp == 2'b00;\nendproperty\nassert_p_hresp_assignment: assert property (p_hresp_assignment) els...",
      "sva2": "property hresp_after_reset_deassert;\n@(posedge hclk) disable iff (hresetn == 1)\n$fell(hresetn) |=> (hresp == 2'b00);\nendproperty\nassert property (hresp_after_reset_deassert)\nelse $error(\"hresp is not ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 258,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x==1)\n        (rst_x == 0) |-> ##1 (rs_write_counter == 0);\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_...",
      "sva2": "property rs_write_counter_reset_after_rst_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_rs_write_counter_reset: assert property (r..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 259,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CtrlMux_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (CtrlMux == 0);\nendproperty\nassert_p_CtrlMux_TxReset: assert property (p_CtrlMux_TxReset) el...",
      "sva2": "property p_txreset_ctrlmux_check;\n@(posedge MTxClk) disable iff (!TxReset)\n$rose(TxReset) |=> (CtrlMux == 1'b0);\nendproperty\na_txreset_ctrlmux_check: assert property (p_txreset_ctrlmux_check)\nelse $er..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 261,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_crc_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset: assert property (p_crc_reset) else $error(\"Assertion f...",
      "sva2": "property crc_init_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (Crc == 32'hffffffff);\nendproperty\nassert property (crc_init_after_reset)\nelse $error(\"Assertion failed: Crc was not..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 264,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_button_1_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 button_1 == 0;\nendproperty\nassert_p_button_1_reset_logic: assert property (p_button_1_reset_lo...",
      "sva2": "property p_button1_reset_behavior;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (button_1 == 1'b0);\nendproperty\na_button1_reset_behavior: assert property (p_button1_reset_behavior)\nelse $err..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 265,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_z1_assignment_on_reset;\n    @(posedge clk) disable iff (rstn == 1)\n        rstn == 0 |-> ##1 z1 == $past(INIT_Z1);\nendproperty\nassert_p_z1_assignment_on_reset: assert property (p_z1_assignm...",
      "sva2": "property p_z1_init_after_reset;\n@(posedge clk) disable iff (rstn)\n$fell(rstn) |=> (z1 == $past(INIT_Z1, 2));\nendproperty\na_z1_init_after_reset: assert property (p_z1_init_after_reset)\nelse $error(\"z1 ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 266,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_PauseTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 PauseTimer[15:0] == 16'h0;\nendproperty\nassert_p_PauseTimer_assignment_on_RxRe...",
      "sva2": "property PauseTimer_Clear_After_RxReset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (PauseTimer[15:0] == 16'h0);\nendproperty\nassert property (PauseTimer_Clear_After_RxReset)\nelse $err..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 268,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_data_o_reset;\n    @(posedge clk) disable iff (reset == 1)\n    reset == 0 |-> ##1 data_o == 0;\nendproperty\nassert_p_data_o_reset: assert property (p_data_o_reset) else $error(\"Assertion fail...",
      "sva2": "property data_zero_after_reset_deassert;\n@(posedge clk) disable iff (reset == 1)\n$fell(reset) |=> (data_o == 0);\nendproperty\nassert property (data_zero_after_reset_deassert)\nelse $error(\"data_o did no..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 274,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_small_shift_nonzero_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (|small_shift[55:0] == 1) |-> small_shift_nonzero == (|small_shift[55:0]);\nendproperty\nassert_p_small_shift...",
      "sva2": "property p_small_shift_nonzero_check;\n@(posedge clk) disable iff (rst)\n(|small_shift[55:0]) == small_shift_nonzero;\nendproperty\na_small_shift_nonzero_check: assert property (p_small_shift_nonzero_chec..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 277,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rdy1_reset_logic;\n    @(posedge ckdr) disable iff (reset == 0)\n        reset == 1 |-> ##1 rdy1 == 0;\nendproperty\nassert_p_rdy1_reset_logic: assert property (p_rdy1_reset_logic) else $error(...",
      "sva2": "property rdy1_clears_after_reset;\n@(posedge ckdr) disable iff (!reset)\n$rose(reset) |=> (rdy1 == 1'b0);\nendproperty\nassert property (rdy1_clears_after_reset)\nelse $error(\"rdy1 did not become 0 one clo..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 279,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bra_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 bra_ex == 2'h0;\nendproperty\nassert_p_bra_ex_reset: assert property (p_bra_ex_reset) else $error(\"Assertio...",
      "sva2": "property p_bra_ex_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (bra_ex == 2'h0);\nendproperty\na_bra_ex_reset_value: assert property (p_bra_ex_reset_value)\nelse $error(\"Error: bra_ex..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 280,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_valid_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        (rst_i == 1) |-> ##1 (valid_o == 0);\nendproperty\nassert_p_valid_o_reset: assert property (p_valid_o_reset) else $error(\"...",
      "sva2": "property valid_deasserted_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> !valid_o;\nendproperty\nassert_valid_deasserted_after_reset: assert property (valid_deasserted_after_reset)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 284,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_hresp_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        hresetn == 1 |-> ##1 hresp == 2'b00;\nendproperty\nassert_p_hresp_assignment: assert property (p_hresp_assignment) els...",
      "sva2": "property p_hresp_after_reset_deassert;\n@(posedge hclk) disable iff (!hresetn)\n$rose(hresetn) |=> (hresp == 2'b00);\nendproperty\na_hresp_after_reset_deassert: assert property (p_hresp_after_reset_deasse..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 285,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_wait_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b==1)\n        async_rst_b == 0 |-> ##1 wait_ena == 1'b0;\nendproperty\nassert_p_wait_ena_assignment: assert property (p_wait...",
      "sva2": "property wait_ena_deassert_after_reset_release;\n@(posedge bus_clk) disable iff (!async_rst_b)\n$rose(async_rst_b) |=> (wait_ena == 1'b0);\nendproperty\nassert property (wait_ena_deassert_after_reset_rele..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 287,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n    por_reset_i == 0 |-> ##1 cop_rst_o == 0;\nendproperty\nassert_p_cop_rst_o_assignment: assert property (p_cop_rs...",
      "sva2": "property cop_rst_deassert_after_por_reset;\n@(posedge cop_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> !cop_rst_o;\nendproperty\nassert property (cop_rst_deassert_after_por_reset)\nelse $error(\"c..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 288,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_inst4 == 0);\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst...",
      "sva2": "property p_DFFE_inst4_reset_behavior;\n@(posedge clk) disable iff (nreset == 1)\n$fell(nreset) |=> (DFFE_inst4 == 0);\nendproperty\na_DFFE_inst4_reset_behavior: assert property (p_DFFE_inst4_reset_behavio..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 289,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_assignment_on_reset;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq == 0;\nendproperty\nassert_p_cop_irq_assignment_on_reset: assert pr...",
      "sva2": "property cop_irq_reset_deassert_check;\n@(posedge bus_clk) disable iff (async_rst_b == 1'b1)\n$fell(async_rst_b) |=> (cop_irq == 1'b0);\nendproperty\nassert_cop_irq_reset_deassert: assert property (cop_ir..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 290,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_event_assignment;\n    @(posedge bus_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_event == 0;\nendproperty\nassert_p_cop_event_assignment: assert property (p_co...",
      "sva2": "property cop_event_deassert_after_reset;\n@(posedge bus_clk) disable iff (por_reset_i)\n$fell(por_reset_i) |=> (cop_event == 1'b0);\nendproperty\nassert property (cop_event_deassert_after_reset)\nelse $err..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 291,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_r_compare_result_assignment;\n    @(posedge clk) disable iff (run_i == 1)\n        run_i == 0 |-> ##1 r_compare_result == 0;\nendproperty\nassert_p_r_compare_result_assignment: assert property ...",
      "sva2": "property p_compare_result_clear_after_run_deassert;\n@(posedge clk) disable iff (run_i)\n$fell(run_i) |=> (r_compare_result == 1'b0);\nendproperty\na_compare_result_clear_after_run_deassert: assert proper..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 292,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property rs_read_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x == 1)\n$fell(rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert property (rs_read_counter_reset_after_deassert)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 294,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_assignment_on_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_assignment_on_reset: assert proper...",
      "sva2": "property state_reflects_previous_wait_state_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (state == $past(wait_state, 1));\nendproperty\nassert property (state_reflects_previous_wa..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 296,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property p_rs_write_counter_reset_after_deassert;\n@(posedge clk_core) disable iff (rst_x)\n$fell(rst_x) |=> (rs_write_counter == 0);\nendproperty\na_rs_write_counter_reset_after_deassert: assert property..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 299,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 MdoEn == 0;\nendproperty\nassert_p_MdoEn_reset: assert property (p_MdoEn_reset) else $error(\"Assertion fail...",
      "sva2": "property p_mdoen_deassert_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (MdoEn == 1'b0);\nendproperty\na_mdoen_deassert_after_reset: assert property (p_mdoen_deassert_after_reset)\nel..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 300,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_pause_quanta_val_dl1_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n    Reset == 1 |-> ##1 pause_quanta_val_dl1 == 0;\nendproperty\nassert_p_pause_quanta_val_dl1_reset: assert property (p...",
      "sva2": "property pause_quanta_val_dl1_cleared_after_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (pause_quanta_val_dl1 == 0);\nendproperty\nassert property (pause_quanta_val_dl1_cleared_after_res..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 301,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_mux_of_assignment;\n    @(posedge gclk) disable iff (grst==0)\n        grst == 1 |-> ##1 mux_of == 3'h0;\nendproperty\nassert_p_mux_of_assignment: assert property (p_mux_of_assignment) else $er...",
      "sva2": "property p_mux_of_reset_value;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (mux_of == 3'h0);\nendproperty\na_mux_of_reset_value: assert property (p_mux_of_reset_value)\nelse $error(\"mux_of was no..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 302,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rSTALL_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rSTALL == 0;\nendproperty\nassert_p_rSTALL_grst: assert property (p_rSTALL_grst) else $error(\"Assertion fail...",
      "sva2": "property p_rstall_deasserts_after_grst;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rSTALL == 1'b0);\nendproperty\na_rstall_deasserts_after_grst: assert property (p_rstall_deasserts_after_grst)..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 305,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_ReceivedPacketTooBig_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceivedPacketTooBig == 0;\nendproperty\nassert_p_ReceivedPacketTooBig_Reset: assert prop...",
      "sva2": "property ReceivedPacketTooBig_deassert_after_reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !ReceivedPacketTooBig;\nendproperty\nassert property (ReceivedPacketTooBig_deassert_after_rese..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 306,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_synchro_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 synchro == 3'b0;\nendproperty\nassert_p_synchro_reset: assert property (p_synchro_reset) else $error(\"A...",
      "sva2": "property p_synchro_zero_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (synchro == 3'b0);\nendproperty\na_synchro_zero_after_reset: assert property (p_synchro_zero_after_reset)\nelse..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 307,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_in_zero_assignment_on_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 in_zero == 0;\nendproperty\nassert_p_in_zero_assignment_on_reset: assert property (p_in_zero_as...",
      "sva2": "property p_in_zero_after_reset;\n@(posedge clk) disable iff (!rst)\n$rose(rst) |=> (in_zero == 1'b0);\nendproperty\na_in_zero_after_reset: assert property (p_in_zero_after_reset)\nelse $error(\"in_zero was ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 309,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rpc_if_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rpc_if == 0;\nendproperty\nassert_p_rpc_if_reset: assert property (p_rpc_if_reset) else $error(\"Assertion f...",
      "sva2": "property rpc_if_reset_behavior;\n@(posedge gclk) disable iff (!grst)\n$rose(grst) |=> (rpc_if == 1'b0);\nendproperty\nassert_rpc_if_reset: assert property (rpc_if_reset_behavior)\nelse $error(\"Assertion fa..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 310,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_Mdo_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Mdo == 0;\nendproperty\nassert_p_Mdo_reset_logic: assert property (p_Mdo_reset_logic) else $error(\"Asse...",
      "sva2": "property mdo_reset_behavior;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (Mdo == 0);\nendproperty\nassert property (mdo_reset_behavior)\nelse $error(\"Assertion failed: Mdo did not become 0 one c..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 312,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property RxLateCollision_reset_clear;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxLateCollision == 1'b0);\nendproperty\nassert property (RxLateCollision_reset_clear)\nelse $error(\"RxLateCo..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 313,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_CarrierSenseLost_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 CarrierSenseLost == 0;\nendproperty\nassert_p_CarrierSenseLost_Reset: assert property (p_Carr...",
      "sva2": "property CarrierSenseLost_clears_after_reset;\n@(posedge MTxClk) disable iff (!Reset)\n$rose(Reset) |=> (CarrierSenseLost == 1'b0);\nendproperty\nassert_CarrierSenseLost_clears_after_reset: assert propert..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 314,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cop_irq_en_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_en == 2'b00;\nendproperty\nassert_p_cop_irq_en_assignment: assert propert...",
      "sva2": "property cop_irq_en_reset_value;\n@(posedge bus_clk) disable iff (async_rst_b == 1)\n$fell(async_rst_b) |=> (cop_irq_en == 2'b00);\nendproperty\nassert_cop_irq_en_reset_value: assert property (cop_irq_en_..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 316,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_assignment_during_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_assignment_during_reset: asser...",
      "sva2": "property state_reflects_wait_state_on_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> (state == $past(wait_state, 1));\nendproperty\nassert_state_reflects_wait_state_on_reset: assert prope..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 317,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_valid_o_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 valid_o == 0;\nendproperty\nassert_p_valid_o_reset: assert property (p_valid_o_reset) else $error(\"Asse...",
      "sva2": "property valid_deasserted_after_reset;\n@(posedge clk_i) disable iff (!rst_i)\n$rose(rst_i) |=> !valid_o;\nendproperty\nassert_valid_deasserted_after_reset: assert property (valid_deasserted_after_reset)\n..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 320,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxColWindow_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxColWindow == 1;\nendproperty\nassert_p_RxColWindow_Reset: assert property (p_RxColWindow_Reset) ...",
      "sva2": "property RxColWindow_after_Reset;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> (RxColWindow == 1'b1);\nendproperty\nassert property (RxColWindow_after_Reset)\nelse $error(\"RxColWindow did not ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 322,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 TypeLengthOK == 0;\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_TypeLeng...",
      "sva2": "property p_rxreset_clears_typelengthok;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (TypeLengthOK == 1'b0);\nendproperty\na_rxreset_clears_typelengthok: assert property (p_rxreset_clears..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 323,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_add_1_reset_logic;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 add_1 == 0;\nendproperty\nassert_p_add_1_reset_logic: assert property (p_add_1_reset_logic) else $err...",
      "sva2": "property add_1_reset_behavior;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (add_1 == 0);\nendproperty\nassert_add_1_reset: assert property (add_1_reset_behavior)\nelse $error(\"add_1 did not beco..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 324,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_check;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> (time_counter == 0);\nendproperty\nassert_time_counter_reset: assert property (time_counter_reset_check)\nelse $err..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 6,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property p_cstate_init;\n@(posedge clk) disable iff (rst) 1 |=> (cstate == 3'b000);\nendproperty\nassert_p_cstate_init: assert property(p_cstate_init)\nelse $error(\"cstate not initialized to 3'b000 one cy..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 10,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_D_assignment_Step3_N0;\n    @(posedge clk) disable iff (reset == 1)\n        (reset == 0 && Step == Step3 && N == 0 && S[K + e_cnt] != 0) |-> ##1 D == $past(S[K + e_cnt]);\nendproperty\nassert_...",
      "sva2": "property p_step3_s_array_check;\n@(posedge clk) disable iff (reset)\n(Step == Step3 && N == 0 && S[K + e_cnt] != 0) |=> D == $past(S[K + e_cnt]);\nendproperty\nassert_p_step3_s_array_check: assert propert..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 13,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_shift_counter_initialization;\n    @(posedge clk2M) disable iff (reset==0)\n        reset == 1 |-> ##1 shift_counter == 5'b0;\nendproperty\nassert_p_shift_counter_initialization: assert propert...",
      "sva2": "property p_shift_counter_init;\n@(posedge clk2M) disable iff (!reset)\n$rose(reset) |=> (shift_counter == 5'b0);\nendproperty\nassert_shift_counter_init: assert property(p_shift_counter_init)\nelse $error(..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 14,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_mux_of_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && (hzd_bpc == 1 || hzd_fwd == 1 || fSTR == 1 || fRTD == 1 || fBCC == 1))\n        |-> ##...",
      "sva2": "property mux_of_hazard_flush_check;\n@(posedge gclk) disable iff (grst)\n(dena && (hzd_bpc || hzd_fwd || fSTR || fRTD || fBCC)) |=> (mux_of == $past(MUX_NOP));\nendproperty\nassert_mux_of_hazard_flush_che..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 17,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && wBRU == 1) |-> ##1 bra_ex[0] == $past(ra_of[4]);\nendproperty\nassert_p_bra_ex_assignment: as...",
      "sva2": "property bra_ex_matches_ra_of;\n@(posedge gclk) disable iff (grst)\n(dena && wBRU) |=> (bra_ex[0] == $past(ra_of[4]));\nendproperty\nassert_bra_ex_matches_ra_of: assert property (bra_ex_matches_ra_of)\nels..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 19,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (broadcast_counter == 0);\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_...",
      "sva2": "property broadcast_counter_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> broadcast_counter == 0;\nendproperty\nassert_broadcast_counter_reset: assert property (broadcast_counter_reset)\nels..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 23,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rHTRANS_reset_logic;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 rHTRANS == 0;\nendproperty\nassert_p_rHTRANS_reset_logic: assert property (p_rHTRANS_reset_log...",
      "sva2": "property p_rhtrans_reset;\n@(posedge HCLK) disable iff (HRESETn == 1)\n!$stable(HRESETn) && (HRESETn == 0) |=> (rHTRANS == 0);\nendproperty\nassert_p_rhtrans_reset: assert property(p_rhtrans_reset)\nelse $..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 26,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assi...",
      "sva2": "property p_ttmp_past_value;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di));\nendproperty\nassert_ttmp_past_value: assert property(p_ttmp_past_value)\nels..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 29,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_reload_count_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 reload_count == 1'b0;\nendproperty\nassert_p_reload_count_assignment: assert pr...",
      "sva2": "property p_reload_count_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b)\n(!$stable(async_rst_b) && !async_rst_b) |=> (reload_count == 1'b0);\nendproperty\nassert_p_reload_count_after_reset: ass..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 30,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_LateCollLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LateCollLatched == 0;\nendproperty\nassert_p_LateCollLatched_Reset: assert property (p_LateCol...",
      "sva2": "property late_coll_latched_reset;\n@(posedge MTxClk)\ndisable iff (Reset == 0)\n(Reset && !$stable(Reset)) |=> LateCollLatched == 0;\nendproperty\nassert_late_coll_latched_reset: assert property (late_coll..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 40,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_WCnt_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 WCnt == 0;\nendproperty\nassert_p_WCnt_reset: assert property (p_WCnt_reset) else $error(\"Assertion failed: WCnt...",
      "sva2": "property p_wcnt_reset;\n@(posedge Clk) disable iff (!Rst)\n$rose(Rst) |=> WCnt == 0;\nendproperty\nassert_p_wcnt_reset: assert property (p_wcnt_reset)\nelse $error(\"WCnt not reset to zero one clock cycle a..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 42,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst==1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $err...",
      "sva2": "property p_cstate_init;\n@(posedge clk) disable iff (rst) (1) |=> (cstate == 3'b000);\nendproperty\nassert_p_cstate_init: assert property (p_cstate_init)\nelse $error(\"cstate not initialized to 3'b000 one..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 45,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_e_cnt_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 e_cnt == 0;\nendproperty\nassert_p_e_cnt_reset: assert property (p_e_cnt_reset) else $error(\"Assertion fail...",
      "sva2": "property e_cnt_reset_check;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> e_cnt == 0;\nendproperty\nassert_e_cnt_reset: assert property (e_cnt_reset_check)\nelse $error(\"e_cnt was not reset to zer..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 46,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_A_assignment_logic;\n    @(posedge Clk) disable iff (Rst == 1)\n        (Rst == 0 && Wr == 1 && A < 1) |-> ##1 A == $past(A) + 1;\nendproperty\nassert_p_A_assignment_logic: assert property (p_A...",
      "sva2": "property p_A_increments_after_write;\n@(posedge Clk) disable iff (Rst)\n(Wr && (A < 1)) |=> (A == ($past(A) + 1));\nendproperty\nassert_A_increments_after_write: assert property(p_A_increments_after_write..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 49,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_wb_cyc_o_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        HRESETn == 0 |-> ##1 r_wb_cyc_o == 0;\nendproperty\nassert_p_r_wb_cyc_o_assignment: assert property (p_r_wb_cyc_o...",
      "sva2": "property p_r_wb_cyc_o_after_reset;\n@(posedge HCLK) disable iff (HRESETn == 1)\n(!$stable(HRESETn) && !HRESETn) |=> r_wb_cyc_o == 0;\nendproperty\nassert_p_r_wb_cyc_o_after_reset: assert property(p_r_wb_c..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 52,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bit_slip_cnt_reset;\n    @(posedge clk) disable iff (res_n == 1)\n        res_n == 0 |-> ##1 bit_slip_cnt == 0;\nendproperty\nassert_p_bit_slip_cnt_reset: assert property (p_bit_slip_cnt_reset)...",
      "sva2": "property bit_slip_cnt_reset_check;\n@(posedge clk) disable iff (res_n == 1)\n(!$stable(res_n) && !res_n) |=> (bit_slip_cnt == 0);\nendproperty\nassert_bit_slip_cnt_reset: assert property (bit_slip_cnt_res..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 54,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property p_state_init;\n@(posedge clk) disable iff (rst)\n(!$stable(rst) && $past(rst)) |=> (cstate == 3'b000);\nendproperty\nassert_p_state_init: assert property(p_state_init)\nelse $error(\"cstate not ini..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 56,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x)\n(!$stable(rst_x) && !rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_p_rs_write_counter_reset: assert property(p_rs_wr..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 60,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assi...",
      "sva2": "property p_ttmp_past_value;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di));\nendproperty\nassert_ttmp_past_value: assert property(p_ttmp_past_value)\nels..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 61,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_MdoEn_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 (MdoEn_2d == 0 && MdoEn_d == 0 && MdoEn == 0);\nendproperty\nassert_p_MdoEn_reset_logic: assert prope...",
      "sva2": "property p_reset_mdoen_zero;\n@(posedge Clk) disable iff (Reset == 0);\n$rose(Reset) |=> (MdoEn == 0) && (MdoEn_d == 0) && (MdoEn_2d == 0);\nendproperty\nassert_p_reset_mdoen_zero: assert property (p_rese..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 63,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_rst_o == 0;\nendproperty\nassert_p_cop_rst_o_assignment: assert property (p_co...",
      "sva2": "property p_cop_rst_deassert;\n@(posedge cop_clk) disable iff (por_reset_i)\n(!$stable(por_reset_i) && !por_reset_i) |=> !cop_rst_o;\nendproperty\nassert_cop_rst_deassert: assert property(p_cop_rst_deasser..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 65,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property p_rs_read_counter_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n!$rose(rst_x) |=> rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_read_counter_re..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 68,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property p_rx_late_collision_deassert;\n@(posedge MRxClk) disable iff (!Reset)\n$rose(Reset) |=> !RxLateCollision;\nendproperty\nassert_p_rx_late_collision_deassert: assert property (p_rx_late_collision_d..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 71,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_prescaler_increment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && tcnt_write == 0 && prescaler < 1) |-> ##1 prescaler == $past(prescaler) + 1;\nendproperty\nassert_p_p...",
      "sva2": "property prescaler_increment_prop;\n@(posedge clk) disable iff (rst)\n(!tcnt_write && (prescaler < 1)) |=> (prescaler == ($past(prescaler) + 1));\nendproperty\nassert_prescaler_increment: assert property ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 75,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_io_do_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_re == 1 && io_a == 2'b00) |-> (io_do == TCNT[7:0]);\nendproperty\nassert_p_io_do_assignment_logic: as...",
      "sva2": "property p_read_data_check;\n@(posedge clk) disable iff (rst)\n(io_re && (io_a == 2'b00)) |-> (io_do == TCNT[7:0]);\nendproperty\nassert_p_read_data_check: assert property(p_read_data_check)\nelse $error(\"..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 77,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n    (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 TTMP == $past(io_di);\nendproperty\nassert_p_TTMP_assignme...",
      "sva2": "property p_ttmp_capture;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di));\nendproperty\nassert_ttmp_capture: assert property(p_ttmp_capture)\nelse $error(..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 90,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_prop;\n@(posedge Clk) disable iff (Reset == 0)\n(Reset && !$past(Reset)) |=> (time_counter == 0);\nendproperty\nassert_time_counter_reset: assert property (time_counter_reset_p..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 95,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property p_bus_wait_state_after_reset;\n@(posedge wb_clk_i) disable iff (async_rst_b)\n(!$stable(async_rst_b) && !async_rst_b) |=> (bus_wait_state == 0);\nendproperty\nassert_p_bus_wait_state_after_reset:..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 97,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_subtrahend_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 subtrahend == { $past(!small_is_denorm), $past(mantissa_small), 2'b00 };\nend...",
      "sva2": "property subtrahend_assignment_correct;\n@(posedge clk) disable iff (rst)\n(enable && !$past(rst)) |=>\n(subtrahend == {~$past(small_is_denorm), $past(mantissa_small), 2'b00});\nendproperty\nassert_subtrah..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 101,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_minuend_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 minuend == {$past(!large_is_denorm), $past(mantissa_large), 2'b00};\nendproperty...",
      "sva2": "property minuend_assignment_correct;\n@(posedge clk) disable iff (rst)\nenable ##1 minuend == {~large_is_denorm, mantissa_large, 2'b00};\nendproperty\nassert_minuend_assignment_correct: assert property (m..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 102,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DFFE_instED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_instED == 0);\nendproperty\nassert_p_DFFE_instED_assignment: assert property (p_DFFE_i...",
      "sva2": "property p_dffe_reset_deassert;\n@(posedge clk) disable iff (nreset == 1)\n(!$stable(nreset) && !nreset) |=> DFFE_instED == 0;\nendproperty\nassert_p_dffe_reset_deassert: assert property (p_dffe_reset_dea..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 109,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_diffshift_gt_exponent_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1 && diff_shift_2 > exponent_large) |-> ##1 diffshift_gt_exponent == 1;\nendpropert...",
      "sva2": "property diffshift_gt_exponent_check;\n@(posedge clk) disable iff (rst)\n(enable && (diff_shift_2 > exponent_large)) |=> (diffshift_gt_exponent == 1);\nendproperty\nassert_diffshift_gt_exponent_check: ass..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 110,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_hold_clk_busrq_ALTERA_SYNTHESIZED_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        nreset == 0 |-> ##1 hold_clk_busrq_ALTERA_SYNTHESIZED == 0;\nendproperty\nassert_p_hold_clk_...",
      "sva2": "property p_hold_clk_busrq_reset;\n@(posedge clk) disable iff (nreset == 1)\n(!$stable(nreset) && !nreset) |=> (hold_clk_busrq_ALTERA_SYNTHESIZED == 0);\nendproperty\nassert_p_hold_clk_busrq_reset: assert ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 118,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_z3_next_assignment;\n    @(posedge clk) disable iff (rstn == 0)\n        rstn == 1 |-> z3_next == {z3[56:9], z3[39:24] ^ z3[63:48]};\nendproperty\nassert_p_z3_next_assignment: assert property (...",
      "sva2": "property p_z3_next_assignment;\n@(posedge clk) disable iff (!rstn)\n1 |-> z3_next == {z3[56:9], z3[39:24] ^ z3[63:48]};\nendproperty\nassert_z3_next_assignment: assert property(p_z3_next_assignment)\nelse ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 119,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: asser...",
      "sva2": "property p_bus_wait_state_after_reset;\n@(posedge wb_clk_i) disable iff (async_rst_b == 1)\n(async_rst_b == 0 && $past(async_rst_b) == 1) |=> bus_wait_state == 0;\nendproperty\nassert property (p_bus_wait..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 125,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_step_assignment_during_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset == 1 |-> ##1 Step == $past(Step);\nendproperty\nassert_p_step_assignment_during_reset: assert property ...",
      "sva2": "property step_stable_during_reset;\n@(posedge clk) disable iff (reset == 0)\n(reset == 1) |-> (Step == $past(Step));\nendproperty\nassert_step_stable_during_reset: assert property (step_stable_during_rese..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 127,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cnt_reset_logic;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 cnt == 0;\nendproperty\nassert_p_cnt_reset_logic: assert property (p_cnt_reset_logic) else $error(\"Asse...",
      "sva2": "property p_counter_reset;\n@(posedge clk) disable iff (reset == 1)\n(!$stable(reset) && reset == 0) |=> (cnt == 0);\nendproperty\nassert_counter_reset: assert property(p_counter_reset)\nelse $error(\"Counte..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 130,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broa...",
      "sva2": "property broadcast_counter_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> broadcast_counter == 0;\nendproperty\nassert_broadcast_counter_reset: assert property (broadcast_counter_reset)\nels..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 132,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_RetryCntLatched_Reset;\n    @(posedge MTxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RetryCntLatched == 4'h0;\nendproperty\nassert_p_RetryCntLatched_Reset: assert property (p_Retr...",
      "sva2": "property p_retry_cnt_cleared;\n@(posedge MTxClk) disable iff (Reset == 0)\n$rose(Reset) |=> (RetryCntLatched == 4'h0);\nendproperty\nassert_p_retry_cnt_cleared: assert property (p_retry_cnt_cleared)\nelse ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 147,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_wdat_assignment_logic;\n    @(posedge ckmb) disable iff (reset == 1)\n        (reset == 0 && IO_Addr_Strobe == 1 && IO_Write_Strobe == 1 && IO_Address[4:2] == 3'b000) |-> ##1 wdat[31:0] == $p...",
      "sva2": "property wdat_capture_correctly;\n@(posedge ckmb) disable iff (reset)\n(IO_Addr_Strobe && IO_Write_Strobe && (IO_Address[4:2] == 3'b000)) |=>\n(wdat[31:0] == $past(iowd, 1));\nendproperty\nassert_wdat_capt..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 154,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_check;\n@(posedge clk) disable iff (rst)\n(!$stable(rst) && !rst) |=> (timer == 16'h0000);\nendproperty\nassert_timer_reset: assert property (timer_reset_check)\nelse $error(\"Timer not..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 155,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment: assert property (p_cstate_assignment) else $e...",
      "sva2": "property p_cstate_init;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> cstate == 3'b000;\nendproperty\nassert_cstate_init: assert property (p_cstate_init)\nelse $error(\"cstate not initialized to 3'b000 ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 159,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_reset_init;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_reset_init: assert property (p_r_state...",
      "sva2": "property p_reset_to_idle;\n@(posedge clk_core) disable iff (rst_x)\n(!$stable(rst_x) && !rst_x) |=> (r_state == $past(P_IDLE));\nendproperty\nassert_reset_to_idle: assert property(p_reset_to_idle)\nelse $e..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 160,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_status_reset_logic;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_status == 0;\nendproperty\nassert_p_rs_status_reset_logic: assert property (p_rs_status_r...",
      "sva2": "property p_rs_status_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n(!$stable(rst_x) && !rst_x) |=> rs_status == 0;\nendproperty\nassert_p_rs_status_reset: assert property (p_rs_status_reset)\nelse ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 161,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_subtrahend_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 subtrahend == {$past(!small_is_denorm), $past(mantissa_small), 2'b00};\nendpr...",
      "sva2": "property subtrahend_assignment_correct;\n@(posedge clk) disable iff (rst)\n(enable ##1 1) |=> (subtrahend == {~$past(small_is_denorm), $past(mantissa_small), 2'b00});\nendproperty\nassert_subtrahend_assig..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 163,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cwp_assignment_on_reset;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cwp == 1'b0;\nendproperty\nassert_p_cwp_assignment_on_reset: assert property (p...",
      "sva2": "property p_cwp_reset;\n@(posedge bus_clk) disable iff (async_rst_b)\n(!$stable(async_rst_b) && !async_rst_b) |=> (cwp == 0);\nendproperty\nassert_p_cwp_reset: assert property(p_cwp_reset)\nelse $error(\"cwp..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 166,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_DFFE_inst4_assignment;\n    @(posedge clk) disable iff (nreset == 1)\n        (nreset == 0) |-> ##1 (DFFE_inst4 == 0);\nendproperty\nassert_p_DFFE_inst4_assignment: assert property (p_DFFE_inst...",
      "sva2": "property p_dffe_reset;\n@(posedge clk) disable iff (nreset == 1)\n(!$stable(nreset) && !nreset) |=> DFFE_inst4 == 0;\nendproperty\nassert_p_dffe_reset: assert property(p_dffe_reset)\nelse $error(\"DFFE_inst..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 168,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cyc_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 1)\n        (hresetn == 0) |-> ##1 (cyc_o == 0);\nendproperty\nassert_p_cyc_o_assignment: assert property (p_cyc_o_assignment) els...",
      "sva2": "property p_cyc_o_reset_behavior;\n@(posedge hclk) disable iff (hresetn == 1)\n(!$stable(hresetn) && !hresetn) |=> cyc_o == 0;\nendproperty\nassert_p_cyc_o_reset_behavior: assert property (p_cyc_o_reset_be..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 175,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_mem_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 mem_ex == 30'h0;\nendproperty\nassert_p_mem_ex_assignment_on_grst: assert property (p_mem_ex_a...",
      "sva2": "property mem_ex_reset_value;\n@(posedge gclk) disable iff (!grst)\n(grst && !$past(grst)) |=> (mem_ex == 30'h0);\nendproperty\nassert_mem_ex_reset_value: assert property (mem_ex_reset_value)\nelse $error(\"..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 177,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_prop;\n@(posedge Clk)\ndisable iff (Reset == 0)\n(Reset && !$past(Reset)) |=> (time_counter == 0);\nendproperty\nassert_time_counter_reset: assert property (time_counter_reset_p..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 178,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_broadcast_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broa...",
      "sva2": "property p_broadcast_counter_reset;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> broadcast_counter == 0;\nendproperty\nassert_p_broadcast_counter_reset: assert property (p_broadcast_counter_rese..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 180,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_mul_a_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 mul_a == { $past(a_is_norm), $past(mantissa_a) };\nendproperty\nassert_p_mul_a_assi...",
      "sva2": "property mul_a_assignment_prop;\n@(posedge clk) disable iff (rst)\n(enable && !rst) |=> (mul_a == ($past(a_is_norm) & $past(mantissa_a)));\nendproperty\nassert_mul_a_assignment: assert property (mul_a_ass..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 195,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_r_state_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 r_state == $past(P_IDLE);\nendproperty\nassert_p_r_state_assignment: assert property (p_r_state...",
      "sva2": "property p_r_state_reset_transition;\n@(posedge clk_core) disable iff (rst_x)\n($fell(rst_x)) |=> (r_state == $past(P_IDLE));\nendproperty\nassert_r_state_reset_transition: assert property(p_r_state_reset..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 196,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_rMXDST_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && gena == 1) |-> ##1 rMXDST == $past(xMXDST);\nendproperty\nassert_p_rMXDST_assignment: assert property (p_r...",
      "sva2": "property p_rMXDST_assignment;\n@(posedge gclk) disable iff (grst == 1)\n(gena == 1) |=> (rMXDST == $past(xMXDST, 1));\nendproperty\nassert_rMXDST_assignment: assert property(p_rMXDST_assignment)\nelse $err..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 198,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_sel_mx_assignment;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sel_mx == 4'h0;\nendproperty\nassert_p_sel_mx_assignment: assert property (p_sel_mx_assignment) else $...",
      "sva2": "property p_sel_mx_reset;\n@(posedge gclk)\ndisable iff (!grst)\n(grst && !$past(grst)) |=> (sel_mx == 4'h0);\nendproperty\nassert property (p_sel_mx_reset)\nelse $error(\"sel_mx is not set to 4'h0 one clock ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 199,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 (TTMP == $past(io_di));\nendproperty\nassert_p_TTMP_as...",
      "sva2": "property p_ttmp_write_capture;\n@(posedge clk) disable iff (rst)\n(io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di));\nendproperty\nassert_ttmp_write_capture: assert property(p_ttmp_write_cap..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 200,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_nEF_assignment_on_reset;\n    @(posedge Clk) disable iff (Rst == 0)\n        Rst == 1 |-> ##1 nEF == 0;\nendproperty\nassert_p_nEF_assignment_on_reset: assert property (p_nEF_assignment_on_rese...",
      "sva2": "property p_nEF_reset_behavior;\n@(posedge Clk)\ndisable iff (!Rst)\n(Rst && !$stable(Rst)) |=> (nEF == 0);\nendproperty\nassert_nEF_reset_behavior: assert property (p_nEF_reset_behavior)\nelse $error(\"nEF s..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 205,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_write_counter == 0;\nendproperty\nassert_p_rs_write_counter_reset: assert property (p_rs...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n(!$stable(rst_x) && !rst_x) |=> (rs_write_counter == 0);\nendproperty\nassert_p_rs_write_counter_reset: assert property (p..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 208,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_cstate_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate == 3'b000;\nendproperty\nassert_p_cstate_assignment_logic: assert property (p_cstate_assignm...",
      "sva2": "property p_state_init;\n@(posedge clk) disable iff (rst)\n$fell(rst) |=> (cstate == 3'b000);\nendproperty\nassert_state_init: assert property(p_state_init)\nelse $error(\"cstate not initialized to 3'b000 on..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 209,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_cop_irq_o_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 cop_irq_o == 0;\nendproperty\nassert_p_cop_irq_o_assignment: assert property (p_co...",
      "sva2": "property p_cop_irq_after_reset;\n@(posedge bus_clk) disable iff (async_rst_b == 0)\n(async_rst_b == 1) |=> (cop_irq_o == 0);\nendproperty\nassert_p_cop_irq_after_reset: assert property(p_cop_irq_after_res..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 210,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_timer_reset_logic;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 timer == 16'h0000;\nendproperty\nassert_p_timer_reset_logic: assert property (p_timer_reset_logic) else $...",
      "sva2": "property timer_reset_check;\n@(posedge clk) disable iff (rst)\n(!$stable(rst) && !rst) |=> (timer == 16'h0000);\nendproperty\nassert_timer_reset: assert property (timer_reset_check)\nelse $error(\"Timer was..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 211,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_bra_ex_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && dena == 1 && wRTD == 1 && wBRU == 0 && wBCC == 0 && xcc == 0) |-> ##1 (bra_ex[1] == 1);\nendproperty\nasse...",
      "sva2": "property bra_ex_property;\n@(posedge gclk) disable iff (grst)\n(dena && wRTD && !wBRU && !wBCC && !xcc) |=> bra_ex[1];\nendproperty\nassert_bra_ex_property: assert property (bra_ex_property)\nelse $error(\"..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 212,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_EnableCnt_assignment;\n    @(posedge MTxClk) disable iff (TxReset == 1)\n        DlyCrcEn == 0 |-> EnableCnt == 1;\nendproperty\nassert_p_EnableCnt_assignment: assert property (p_EnableCnt_assi...",
      "sva2": "property p_dlycrcen_enablecnt;\n@(posedge MTxClk) disable iff (TxReset) (DlyCrcEn == 0) |=> (EnableCnt == 1);\nendproperty\nassert_p_dlycrcen_enablecnt: assert property(p_dlycrcen_enablecnt)\nelse $error(..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 216,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |-> ##1 rs_read_counter == 0;\nendproperty\nassert_p_rs_read_counter_reset: assert property (p_rs_re...",
      "sva2": "property p_rs_read_counter_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n(!$stable(rst_x) && !rst_x) |=> (rs_read_counter == 0);\nendproperty\nassert_p_rs_read_counter_reset: assert property(p_rs_..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 217,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "sva2_implies_sva1",
      "sva1": "property p_small_is_denorm_assignment;\n    @(posedge clk) disable iff (rst)\n        (rst == 0 && enable == 1 && exponent_small == 0) |-> ##1 small_is_denorm == 1;\nendproperty\nassert_p_small_is_denorm_...",
      "sva2": "property p_small_is_denorm_correct;\n@(posedge clk) disable iff (rst)\n(enable && exponent_small == 0) |=> small_is_denorm;\nendproperty\nassert_small_is_denorm_correct: assert property (p_small_is_denorm..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 221,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bready_reset_logic;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n        M_AXI_ARESETN == 0 |-> ##1 bready == 0;\nendproperty\nassert_p_bready_reset_logic: assert property (p_br...",
      "sva2": "property p_bready_reset;\n@(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN)\n(!$stable(M_AXI_ARESETN) && !M_AXI_ARESETN) |=> bready == 0;\nendproperty\nassert_p_bready_reset: assert property (p_bready_res..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 227,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_rdy1_reset;\n    @(posedge ckdr) disable iff (reset == 0)\n        reset == 1 |-> ##1 rdy1 == 0;\nendproperty\nassert_p_rdy1_reset: assert property (p_rdy1_reset) else $error(\"Assertion failed:...",
      "sva2": "property p_reset_rdy1;\n@(posedge ckdr) disable iff (!reset)\n$rose(reset) |=> !rdy1;\nendproperty\nassert_p_reset_rdy1: assert property (p_reset_rdy1)\nelse $error(\"rdy1 not deasserted one clock cycle aft..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 232,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rEAR_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rEAR == 32'h0;\nendproperty\nassert_p_rEAR_assignment_on_grst: assert property (p_rEAR_assignmen...",
      "sva2": "property p_rEar_reset_value;\n@(posedge gclk) disable iff (grst == 0)\n(grst && !$past(grst)) |=> (rEAR == 32'h0);\nendproperty\nassert_rEar_reset_value: assert property(p_rEar_reset_value)\nelse $error(\"r..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 234,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset==0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Reset...",
      "sva2": "property p_load_rx_status_reset;\n@(posedge MRxClk) disable iff (Reset == 0)\n$rose(Reset) |=> LoadRxStatus == 0;\nendproperty\nassert_p_load_rx_status_reset: assert property (p_load_rx_status_reset)\nelse..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 237,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_debug_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 debug_ena == 1'b0;\nendproperty\nassert_p_debug_ena_assignment: assert property (p...",
      "sva2": "property p_debug_ena_reset;\n@(posedge bus_clk) disable iff (async_rst_b)\n(!$stable(async_rst_b) && !async_rst_b) |=> debug_ena == 0;\nendproperty\nassert_debug_ena_reset: assert property(p_debug_ena_res..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 240,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 state_ff_q == $past(RESET);\nendproperty\nassert_p_state_ff_q_reset: assert property (p_state_ff_q_reset) ...",
      "sva2": "property p_reset_state_check;\n@(posedge clk) disable iff (RST == 0)\n(RST && !$stable(RST)) |=> (state_ff_q == $past(RESET));\nendproperty\nassert_p_reset_state_check: assert property (p_reset_state_chec..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 243,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wr_ptr_reset_logic;\n    @(posedge wr_clk) disable iff (wr_reset_n == 1)\n        (wr_reset_n == 0) |-> ##1 (wr_ptr == 0);\nendproperty\nassert_p_wr_ptr_reset_logic: assert property (p_wr_ptr_r...",
      "sva2": "property p_wr_ptr_reset;\n@(posedge wr_clk) disable iff (wr_reset_n == 1)\n(!$stable(wr_reset_n) && !wr_reset_n) |=> (wr_ptr == 0);\nendproperty\nassert_wr_ptr_reset: assert property(p_wr_ptr_reset)\nelse ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 248,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_rdat_assignment;\n    @(posedge ckdr) disable iff (reset == 1)\n        (reset == 0 && srdy == 1 && addr[4:2] == 3'b000) |-> ##1 rdat == $past(srdat[31:0]);\nendproperty\nassert_p_rdat_assignme...",
      "sva2": "property p_srdy_addr_rdat_check;\n@(posedge ckdr) disable iff (reset)\n(srdy && (addr[4:2] == 3'b000)) |=> (rdat == $past(srdat[31:0]));\nendproperty\nassert_p_srdy_addr_rdat_check: assert property (p_srd..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 249,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_rHSIZE_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHSIZE == 0);\nendproperty\nassert_p_rHSIZE_assignment: assert property (p_rHSIZE_assignment)...",
      "sva2": "property p_rHSIZE_after_reset;\n@(posedge HCLK) disable iff (HRESETn == 1)\n(!$stable(HRESETn) && !HRESETn) |=> rHSIZE == 0;\nendproperty\nassert_p_rHSIZE_after_reset: assert property (p_rHSIZE_after_rese..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 250,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_xoff_gen_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 xoff_gen == 0;\nendproperty\nassert_p_xoff_gen_reset: assert property (p_xoff_gen_reset) else $error(\"As...",
      "sva2": "property p_xoff_gen_reset;\n@(posedge Clk) disable iff (Reset == 0)\n(Reset && !$stable(Reset)) |=> (xoff_gen == 0);\nendproperty\nassert_xoff_gen_reset: assert property(p_xoff_gen_reset)\nelse $error(\"xof..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 254,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_tapfordqs_assignment;\n    @(posedge clk) disable iff (reset == 1)\n        reset == 0 |-> ##1 tapfordqs == $past(default_tap);\nendproperty\nassert_p_tapfordqs_assignment: assert property (p_t...",
      "sva2": "property p_tapfordqs_follows_default_tap;\n@(posedge clk) disable iff (reset) $past(default_tap) |=> tapfordqs == $past(default_tap);\nendproperty\nassert_p_tapfordqs_follows_default_tap: assert property..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 261,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_crc_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Crc == 32'hffffffff;\nendproperty\nassert_p_crc_reset: assert property (p_crc_reset) else $error(\"Assertion f...",
      "sva2": "property crc_reset_value;\n@(posedge clk) disable iff (!reset)\n$rose(reset) |=> (crc == 32'hffffffff);\nendproperty\nassert_crc_reset_value: assert property (crc_reset_value)\nelse $error(\"CRC signal not ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 266,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "equivalent",
      "sva1": "property p_PauseTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 PauseTimer[15:0] == 16'h0;\nendproperty\nassert_p_PauseTimer_assignment_on_RxRe...",
      "sva2": "property pause_timer_cleared_after_rxreset;\n@(posedge MRxClk) disable iff (!RxReset)\n$rose(RxReset) |=> (PauseTimer == 16'h0);\nendproperty\nassert_pause_timer_cleared_after_rxreset: assert property (pa..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 268,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_data_o_reset;\n    @(posedge clk) disable iff (reset == 1)\n    reset == 0 |-> ##1 data_o == 0;\nendproperty\nassert_p_data_o_reset: assert property (p_data_o_reset) else $error(\"Assertion fail...",
      "sva2": "property p_data_zero_after_reset;\n@(posedge clk) disable iff (reset == 1)\n(!$stable(reset) && !reset) |=> (data_o == 0);\nendproperty\nassert_data_zero_after_reset: assert property (p_data_zero_after_re..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 272,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_io_do_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_re == 1 && io_a == 2'b00) |-> (io_do == TCNT[7:0]);\nendproperty\nassert_p_io_do_assignment_logic: as...",
      "sva2": "property p_read_data_check;\n@(posedge clk) disable iff (rst)\n(io_re && (io_a == 2'b00)) |-> (io_do == TCNT[7:0]);\nendproperty\nassert_p_read_data_check: assert property(p_read_data_check)\nelse $error(\"..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 279,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_bra_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 bra_ex == 2'h0;\nendproperty\nassert_p_bra_ex_reset: assert property (p_bra_ex_reset) else $error(\"Assertio...",
      "sva2": "property bra_ex_reset_check;\n@(posedge gclk) disable iff (!grst)\n(grst && $rose(grst)) |=> (bra_ex == 2'h0);\nendproperty\nassert_bra_ex_reset_check: assert property (bra_ex_reset_check)\nelse $error(\"br..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 281,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_exponent_small_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1 && a_gtet_b == 1) |-> ##1 exponent_small == $past(exponent_b);\nendproperty\nassert_p_exp...",
      "sva2": "property exponent_small_check;\n@(posedge clk) disable iff (rst) (enable && a_gtet_b) |=> (exponent_small == $past(exponent_b));\nendproperty\nassert_exponent_small_check: assert property (exponent_small..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 283,
      "declared_relationship": "generated_implies_reference",
      "llm_relationship": "equivalent",
      "sva1": "property p_exponent_a_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 exponent_a == $past(opa[62:52]);\nendproperty\nassert_p_exponent_a_assignment: asser...",
      "sva2": "property exponent_a_assignment_prop;\n@(posedge clk) disable iff (rst) (enable) |=> (exponent_a == $past(opa[62:52], 1));\nendproperty\nassert_exponent_a_assignment: assert property (exponent_a_assignmen..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 285,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_wait_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b==1)\n        async_rst_b == 0 |-> ##1 wait_ena == 1'b0;\nendproperty\nassert_p_wait_ena_assignment: assert property (p_wait...",
      "sva2": "property p_wait_ena_after_rst_deassert;\n@(posedge bus_clk) disable iff (async_rst_b == 0)\n(async_rst_b == 1) |=> (wait_ena == 0);\nendproperty\nassert_p_wait_ena_after_rst_deassert: assert property (p_w..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 290,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_cop_event_assignment;\n    @(posedge bus_clk) disable iff (por_reset_i == 1)\n        por_reset_i == 0 |-> ##1 cop_event == 0;\nendproperty\nassert_p_cop_event_assignment: assert property (p_co...",
      "sva2": "property cop_event_after_por_reset;\n@(posedge bus_clk) disable iff (por_reset_i == 1)\n(!$stable(por_reset_i) && $fell(por_reset_i)) |=> (cop_event == 0);\nendproperty\nassert_cop_event_after_por_reset: ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 300,
      "declared_relationship": "no_relationship",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_pause_quanta_val_dl1_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n    Reset == 1 |-> ##1 pause_quanta_val_dl1 == 0;\nendproperty\nassert_p_pause_quanta_val_dl1_reset: assert property (p...",
      "sva2": "property p_pause_quanta_val_reset_clear;\n@(posedge clk) disable iff (reset_n == 1)\n(reset_n == 0) |=> (pause_quanta_val_dl1 == 0);\nendproperty\nassert_pause_quanta_val_reset_clear: assert property(p_pa..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 306,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_synchro_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 synchro == 3'b0;\nendproperty\nassert_p_synchro_reset: assert property (p_synchro_reset) else $error(\"A...",
      "sva2": "property p_synchro_reset;\n@(posedge clk_i)\ndisable iff (!rst_i)\n(rst_i && $rose(rst_i)) |=> (synchro == 3'b0);\nendproperty\nassert_p_synchro_reset: assert property(p_synchro_reset)\nelse $error(\"Synchro..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 312,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_RxLateCollision_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 RxLateCollision == 0;\nendproperty\nassert_p_RxLateCollision_Reset: assert property (p_RxLateC...",
      "sva2": "property rx_late_collision_reset_check;\n@(posedge MRxClk)\ndisable iff (!Reset)\n(Reset && $rose(Reset)) |=> (RxLateCollision == 0);\nendproperty\nassert_rx_late_collision_reset: assert property (rx_late_..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 319,
      "declared_relationship": "no_relationship",
      "llm_relationship": "equivalent",
      "sva1": "property p_mul_a_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enable == 1) |-> ##1 mul_a == { $past(a_is_norm), $past(mantissa_a) };\nendproperty\nassert_p_mul_a_assignment...",
      "sva2": "property mul_a_concatenation_check;\n@(posedge clk) disable iff (rst) enable |=> mul_a == ($past(a_is_norm) << $bits(mantissa_a) | $past(mantissa_a));\nendproperty\nassert_mul_a_concatenation: assert pro..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 322,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_TypeLengthOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 TypeLengthOK == 0;\nendproperty\nassert_p_TypeLengthOK_RxReset: assert property (p_TypeLeng...",
      "sva2": "property p_rxreset_type_length_ok;\n@(posedge MRxClk) disable iff (RxReset == 0)\n(RxReset && !$past(RxReset)) |=> !TypeLengthOK;\nendproperty\nassert_p_rxreset_type_length_ok: assert property(p_rxreset_t..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 324,
      "declared_relationship": "reference_implies_generated",
      "llm_relationship": "sva1_implies_sva2",
      "sva1": "property p_time_counter_reset;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 time_counter == 0;\nendproperty\nassert_p_time_counter_reset: assert property (p_time_counter_reset)...",
      "sva2": "property time_counter_reset_prop;\n@(posedge Clk) disable iff (!Reset)\n$rose(Reset) |=> time_counter == 0;\nendproperty\nassert_time_counter_reset: assert property (time_counter_reset_prop)\nelse $error(\"..."
    }
  ],
  "errors": [
    {
      "model": "deepseek-v3-1-250821",
      "index": 115,
      "error": "EBMC reported error",
      "sva1": "property p_xdiff_ydiff_assignment_logic;\n    @(posedge clk_i) disable iff (rst_i == 1)\n        (rst_...",
      "sva2": "property p_xdiff_ydiff_correct_assignment;\n@(posedge clk_i) disable iff (rst_i) (\n(!rst_i && (state ..."
    },
    {
      "model": "claude-opus-4-5-20251101",
      "index": 14,
      "error": "EBMC reported error",
      "sva1": "property p_mux_of_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 &...",
      "sva2": "property hazard_flush_mux_nop_capture;\nlogic [($bits(mux_of))-1:0] captured_mux_nop;\n@(posedge gclk)..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 5,
      "error": "EBMC reported error",
      "sva1": "property p_subtra_shift_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && e...",
      "sva2": "property subtra_shift_correct;\nlogic [31:0] prev_subtrahend;\nlogic [4:0] prev_exponent_diff;\n@(posed..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 7,
      "error": "EBMC reported error",
      "sva1": "property p_rs_read_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == ...",
      "sva2": "property p_rs_read_counter_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n!$rst_x |=> rs_read_c..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 11,
      "error": "EBMC reported error",
      "sva1": "property p_tapfordqs1_assignment_on_reset;\n    @(posedge clk) disable iff (reset == 0)\n        reset...",
      "sva2": "property p_tapfordqs1_reset_behavior;\nlogic [31:0] default_tap_prev;\n@(posedge clk) disable iff (res..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 20,
      "error": "EBMC reported error",
      "sva1": "property p_countx_ff_q_assignment_on_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST ==...",
      "sva2": "property p_reset_countx_ff_q;\nlogic [X_WIDTH-1:0] x_prev;\n@(posedge clk) disable iff (!RST)\n(RST && ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 27,
      "error": "EBMC reported error",
      "sva1": "property p_x_assignment_on_rst;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 x...",
      "sva2": "property p_reset_x_value;\nlogic [8:0] rstx_prev;\n@(posedge clk) disable iff (!rst)\n(rst && !$past(rs..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 31,
      "error": "EBMC reported error",
      "sva1": "property p_awvalid_reset_logic;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 1)\n        M...",
      "sva2": "property p_awvalid_deassert_after_reset;\n@(posedge M_AXI_ACLK)\ndisable iff (M_AXI_ARESETN)\n(!$M_AXI_..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 50,
      "error": "EBMC reported error",
      "sva1": "property p_write_ptr_reset;\n    @(posedge clock) disable iff (resetn == 1)\n        resetn == 0 |-> #...",
      "sva2": "property write_ptr_reset_prop;\n@(posedge clk) disable iff (resetn == 1)\n!$resetn |=> (write_ptr == 5..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 59,
      "error": "EBMC reported error",
      "sva1": "property p_cop_ena_assignment;\n    @(posedge bus_clk) disable iff (async_rst_b == 1)\n        async_r...",
      "sva2": "property cop_ena_assignment_after_async_reset;\nlogic prev_init_ena;\n@(posedge bus_clk) disable iff (..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 62,
      "error": "EBMC reported error",
      "sva1": "property p_rMSR_BE_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && den...",
      "sva2": "property p_rMSR_BE_assignment;\nlogic prev_opa_of_0;\n@(posedge gclk) disable iff (grst)\n(dena && fMTS..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 72,
      "error": "EBMC reported error",
      "sva1": "property p_data_d_assignment;\n    @(posedge clk) disable iff (reset==1)\n        (reset == 0) |-> ##1...",
      "sva2": "property p_reset_data_zero;\n@(posedge clk) disable iff (reset == 1)\n(!$reset) |=> (data_d == 0);\nend..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 73,
      "error": "EBMC reported error",
      "sva1": "property p_state_assignment_on_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i ==...",
      "sva2": "property p_state_after_reset;\nlogic [WIDTH-1:0] wait_state_q;\n@(posedge clk_i) disable iff (rst_i ==..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 104,
      "error": "EBMC reported error",
      "sva1": "property p_state_ff_q_reset;\n    @(posedge clk) disable iff (RST == 0)\n        RST == 1 |-> ##1 stat...",
      "sva2": "property p_reset_state_value;\nlogic [7:0] prev_rst;\n@(posedge clk) disable iff (!RST)\n(1, prev_rst =..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 106,
      "error": "EBMC reported error",
      "sva1": "property p_denorm_to_norm_assignment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 &&...",
      "sva2": "property p_denorm_to_norm_correct;\nlogic sum_leading_one_prev, large_is_denorm_prev;\n@(posedge clk) ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 108,
      "error": "EBMC reported error",
      "sva1": "property p_r_rdata_assignment;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x == 0 |...",
      "sva2": "property p_rst_rdata_zero;\n@(posedge clk_core) disable iff (rst_x)\n!$rst_x |=> r_rdata == 0;\nendprop..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 138,
      "error": "EBMC reported error",
      "sva1": "property p_o_depp_assignment;\n    @(posedge i_clk)\n        (o_tx_busy == 0 && i_tx_stb == 1) |-> ##1...",
      "sva2": "property p_depp_delayed_data;\nlogic [7:0] tx_data_msbs_2_cycles_ago;\nlogic [6:0] tx_data_lsbs_1_cycl..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 144,
      "error": "EBMC reported error",
      "sva1": "property p_sum_final_rounding_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && ...",
      "sva2": "property p_rounding_logic_correctness;\nlogic [31:0] sum_round_2_prev;\n@(posedge clk) disable iff (rs..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 185,
      "error": "EBMC reported error",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x ==...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x)\n!$rst_x |=> rs_write_coun..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 194,
      "error": "EBMC reported error",
      "sva1": "property p_x_signals_assignment;\n    @(posedge i_clk)\n        { i_dstb_n == 1, i_astb_n == 1, i_writ...",
      "sva2": "property p_signal_assignment_delay;\nlogic [3:0] stored_value;\n(i_dstb_n == 1'b1 && i_astb_n == 1'b1 ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 229,
      "error": "EBMC reported error",
      "sva1": "property p_state_reset_logic;\n    @(posedge clk2M) disable iff (reset == 0)\n        reset == 1 |-> #...",
      "sva2": "property p_reset_state_match;\nlogic prev_WAITFORGAP;\n@(posedge clk2M) disable iff (!reset)\n(reset, p..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 239,
      "error": "EBMC reported error",
      "sva1": "property p_data_o_assignment;\n    @(posedge clk) disable iff (reset == 1)\n        (reset == 0) |-> #...",
      "sva2": "property data_o_reset_check;\n@(posedge clk) disable iff (reset)\n(!$reset && $rose(!reset)) |=> (data..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 252,
      "error": "EBMC reported error",
      "sva1": "property p_cstate_reset;\n    @(posedge clk) disable iff (rst == 1)\n        rst == 0 |-> ##1 cstate =...",
      "sva2": "property p_cstate_reset;\n@(posedge clk) disable iff (rst == 1);\n!$rst |=> (cstate == 3'b000);\nendpro..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 258,
      "error": "EBMC reported error",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x==1)\n        (rst_x == ...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x == 1)\n!$rst_x |=> rs_write..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 262,
      "error": "EBMC reported error",
      "sva1": "property p_sum_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && enab...",
      "sva2": "property p_large_add_sum_correct;\n@(posedge clk) disable iff (rst)\n(enable && (large_add < $unsigned..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 265,
      "error": "EBMC reported error",
      "sva1": "property p_z1_assignment_on_reset;\n    @(posedge clk) disable iff (rstn == 1)\n        rstn == 0 |-> ...",
      "sva2": "property p_z1_init_after_reset;\nlogic [31:0] init_z1_prev;\n@(posedge clk) disable iff (rstn)\n(rstn =..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 273,
      "error": "EBMC reported error",
      "sva1": "property p_prescaler_increment;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && tcnt_...",
      "sva2": "property prescaler_increment_prop;\n@(posedge clk) disable iff (rst)\n(!$isunknown(tcnt_write) && !$is..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 287,
      "error": "EBMC reported error",
      "sva1": "property p_cop_rst_o_assignment;\n    @(posedge cop_clk) disable iff (por_reset_i == 1)\n    por_reset...",
      "sva2": "property cop_rst_deassert_delay;\n@(posedge cop_clk) disable iff (por_reset_i)\n(!$por_reset_i) |=> (!..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 294,
      "error": "EBMC reported error",
      "sva1": "property p_state_assignment_on_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i ==...",
      "sva2": "property p_reset_state_check;\nlogic wait_state_prev;\n@(posedge clk_i) disable iff (!rst_i)\n(rst_i &&..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 295,
      "error": "EBMC reported error",
      "sva1": "property p_r_rdata_assignment;\n    @(posedge clk_core) disable iff (rst_x == 0)\n        (rst_x == 1 ...",
      "sva2": "property p_rdata_capture;\nlogic [31:0] i_rd_prev;\n@(posedge clk_core) disable iff (!rst_x)\n(r_state ..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 296,
      "error": "EBMC reported error",
      "sva1": "property p_rs_write_counter_reset;\n    @(posedge clk_core) disable iff (rst_x == 1)\n        rst_x ==...",
      "sva2": "property p_rs_write_counter_reset;\n@(posedge clk_core) disable iff (rst_x)\n!$rst_x |=> (rs_write_cou..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 297,
      "error": "EBMC reported error",
      "sva1": "property p_rBSR_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && ...",
      "sva2": "property p_rBSR_assignment;\nlogic [31:0] prev_rBSRL;\n@(posedge gclk) disable iff (grst)\n(grst == 1'b..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 316,
      "error": "EBMC reported error",
      "sva1": "property p_state_assignment_during_reset;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_...",
      "sva2": "property p_reset_state_match;\nlogic [WIDTH-1:0] prev_wait_state;\n@(posedge clk_i) disable iff (!rst_..."
    },
    {
      "model": "qwen3-coder-plus",
      "index": 321,
      "error": "EBMC reported error",
      "sva1": "property p_sum_0_assignment_logic;\n    @(posedge clk) disable iff (rst==1)\n        (rst == 0 && enab...",
      "sva2": "property sum_0_correctness;\nlogic [23:0] prev_product_a;\nlogic [15:0] prev_product_b;\n@(posedge clk)..."
    }
  ]
}