Real time: Nov/22/2014 01:15:49

Profiler Stats
--------------
Elapsed_time_in_seconds: 22
Elapsed_time_in_minutes: 0.366667
Elapsed_time_in_hours: 0.00611111
Elapsed_time_in_days: 0.00025463

Virtual_time_in_seconds: 22.29
Virtual_time_in_minutes: 0.3715
Virtual_time_in_hours:   0.00619167
Virtual_time_in_days:    0.00619167

Ruby_current_time: 1446229
Ruby_start_time: 1
Ruby_cycles: 1446228

mbytes_resident: 78.4375
mbytes_total: 112.371
resident_ratio: 0.698022

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.44623e+06 [ 1.44623e+06 1.44623e+06 1.44623e+06 1.44623e+06 1.44623e+06 1.44623e+06 1.44623e+06 1.44623e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2138
  L1D_cache_total_misses: 77	(3.6015%)
  L1D_cache_total_demand_misses: 77
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 77
  L1D_cache_misses_per_instruction: 77
  L1D_cache_instructions_per_misses: 0.012987

  L1D_cache_request_type_LD:   1318	(61.6464)%
  L1D_cache_request_type_ST:   820	(38.3536)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2138 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2138 ]

  L1D_cache_miss_type_LD:   46	(59.7403)%
  L1D_cache_miss_type_ST:   31	(40.2597)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 187593
  L1T_cache_total_misses: 27183	(14.4904%)
  L1T_cache_total_demand_misses: 27183
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 27183
  L1T_cache_misses_per_instruction: 27183
  L1T_cache_instructions_per_misses: 3.67877e-05

  L1T_cache_request_type_LD:   152388	(81.2333)%
  L1T_cache_request_type_ST:   35205	(18.7667)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 187593 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 187593 ]

  L1T_cache_miss_type_LD:   23455	(86.2855)%
  L1T_cache_miss_type_ST:   3728	(13.7145)%

L2_cache cache stats: 
  L2_cache_total_requests: 384
  L2_cache_total_misses: 369	(96.0938%)
  L2_cache_total_demand_misses: 369
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 369
  L2_cache_misses_per_instruction: 369
  L2_cache_instructions_per_misses: 0.00271003

  L2_cache_request_type_LD:   46	(11.9792)%
  L2_cache_request_type_ST:   338	(88.0208)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 384 average:     8 | standard deviation: 0 | 0 0 0 0 384 ]

  L2_cache_miss_type_LD:   44	(11.9241)%
  L2_cache_miss_type_ST:   325	(88.0759)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 58660
  L2T_cache_total_misses: 307	(0.523355%)
  L2T_cache_total_demand_misses: 307
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 307
  L2T_cache_misses_per_instruction: 307
  L2T_cache_instructions_per_misses: 0.00325733

  L2T_cache_request_type_LD:   23455	(39.9847)%
  L2T_cache_request_type_ST:   35205	(60.0153)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 58660 average: 22.4037 | standard deviation: 11.7569 | 0 0 0 0 23455 0 35205 ]

  L2T_cache_miss_type_LD:   164	(53.4202)%
  L2T_cache_miss_type_ST:   143	(46.5798)%


TBE Queries: 59420
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 6 count: 59420 average: 0.443521 | standard deviation: 0.636916 | 36473 20598 1519 627 179 23 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 9 count: 189731 average: 1.95494 | standard deviation: 0.741824 | 0 48458 107793 28573 3617 1087 180 19 3 1 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 378 count: 189731 average: 12.4133 | standard deviation: 18.7948 | 0 0 130994 0 0 0 0 0 0 0 0 0 0 0 53071 4111 1125 32 8 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 6 1 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 4 2 2 0 1 0 0 0 0 21 17 4 0 0 2 1 1 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 8 65 0 1 0 0 0 0 0 0 17 182 19 2 2 1 0 1 0 1 ]
miss_latency_LD: [binsize: 64 max: 378 count: 153706 average: 8.28907 | standard deviation: 15.2766 | 153496 6 0 0 44 160 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 370 count: 36025 average: 30.0098 | standard deviation: 21.9656 | 35850 8 2 0 26 139 0 0 0 0 ]
miss_latency_NULL: [binsize: 2 max: 378 count: 189731 average: 12.4133 | standard deviation: 18.7948 | 0 0 130994 0 0 0 0 0 0 0 0 0 0 0 53071 4111 1125 32 8 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 6 1 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 4 2 2 0 1 0 0 0 0 21 17 4 0 0 2 1 1 1 1 2 1 0 0 0 0 0 0 0 0 0 0 0 8 65 0 1 0 0 0 0 0 0 17 182 19 2 2 1 0 1 0 1 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 9 count: 189731 average: 1.95494 | standard deviation: 0.741824 | 0 48458 107793 28573 3617 1087 180 19 3 1 ]
Sequencer_0: [binsize: 1 max: 7 count: 2138 average: 2.25491 | standard deviation: 1.12798 | 0 619 752 479 205 62 16 5 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 183733 average: 1.92639 | standard deviation: 0.69791 | 0 47443 106188 26950 2553 546 46 3 3 1 ]
SequencerACC_1: [binsize: 1 max: 7 count: 3860 average: 3.14767 | standard deviation: 1.28439 | 0 396 853 1144 859 479 118 11 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 42 count: 1229 average: 24.2514 | standard deviation: 6.18499 | 0 0 0 0 0 0 0 0 0 0 0 150 0 0 0 0 62 32 1 55 7 13 3 1 5 0 157 99 620 7 4 0 0 1 2 1 1 1 1 1 0 0 5 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 42 count: 459 average: 23.3638 | standard deviation: 5.24363 | 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 62 32 1 55 7 1 3 1 5 0 157 99 7 7 3 0 0 1 1 1 1 1 1 0 0 0 5 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 39 count: 770 average: 24.7805 | standard deviation: 6.63031 | 0 0 0 0 0 0 0 0 0 0 0 142 0 0 0 0 0 0 0 0 0 12 0 0 0 0 0 0 613 0 1 0 0 0 1 0 0 0 0 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 11 count: 8 average:    11 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 8 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 42 count: 451 average: 23.5831 | standard deviation: 5.02173 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62 32 1 55 7 1 3 1 5 0 157 99 7 7 3 0 0 1 1 1 1 1 1 0 0 0 5 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 21
system_time: 0
page_reclaims: 20263
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 1845
L2_TO_L2T_MSG = 7
L2_DATA_GX = 130
L2T_TO_L1T_DATA = 93820
L1_DATA_GX = 0
L2_TO_L2T_ACK = 7
L2T_TO_L1T_MSG = 35205
L2_DATA_S = 255
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 8
L1_DATA_F = 0
L1_DATA_PX = 25
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 140820
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 1535
L1_DATA = 0
L1_COHMSG = 770
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 23455
----------------------
total_flits_messages = 297882
----------------------

DMA = 0
DATA_GX_OW = 124
DATA_PX_C = 20
DATA_PX_D = 5
DATA_GX_C = 31
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:2138 full:0 size:[binsize: 1 max: 4 count: 2138 average: 1.92376 | standard deviation: 0.889548 | 0 811 801 404 122 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=159013 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=5262 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=127266 [L2TCache]=0 [L2Cache]=275 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=1759 [L2TCache]=0 [L2Cache]=366 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=594 [L2Cache]=0 [L1Cache]=363 [Directory]=180 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=915 [L2Cache]=0 [L1Cache]=5 [Directory]=184 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=25 [Directory]=5 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=40 [L2Cache]=154 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=495 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=445 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=455 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=450 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00633026 flits/cycle
total_flits_on_link = 604230
-------------
Total VC Load [0] = 346 flits
Total VC Load [1] = 352 flits
Total VC Load [2] = 355 flits
Total VC Load [3] = 349 flits
Total VC Load [4] = 7 flits
Total VC Load [5] = 11 flits
Total VC Load [6] = 15 flits
Total VC Load [7] = 11 flits
Total VC Load [8] = 311 flits
Total VC Load [9] = 337 flits
Total VC Load [10] = 320 flits
Total VC Load [11] = 314 flits
Total VC Load [12] = 3266 flits
Total VC Load [13] = 3446 flits
Total VC Load [14] = 3474 flits
Total VC Load [15] = 3322 flits
Total VC Load [16] = 336 flits
Total VC Load [17] = 357 flits
Total VC Load [18] = 351 flits
Total VC Load [19] = 350 flits
Total VC Load [20] = 82521 flits
Total VC Load [21] = 82393 flits
Total VC Load [22] = 81614 flits
Total VC Load [23] = 82022 flits
Total VC Load [24] = 64226 flits
Total VC Load [25] = 64717 flits
Total VC Load [26] = 64444 flits
Total VC Load [27] = 64663 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000239243 flits/cycle 
Average VC Load [1] = 0.000243392 flits/cycle 
Average VC Load [2] = 0.000245466 flits/cycle 
Average VC Load [3] = 0.000241317 flits/cycle 
Average VC Load [4] = 4.84018e-06 flits/cycle 
Average VC Load [5] = 7.60599e-06 flits/cycle 
Average VC Load [6] = 1.03718e-05 flits/cycle 
Average VC Load [7] = 7.60599e-06 flits/cycle 
Average VC Load [8] = 0.000215042 flits/cycle 
Average VC Load [9] = 0.00023302 flits/cycle 
Average VC Load [10] = 0.000221265 flits/cycle 
Average VC Load [11] = 0.000217117 flits/cycle 
Average VC Load [12] = 0.00225829 flits/cycle 
Average VC Load [13] = 0.00238275 flits/cycle 
Average VC Load [14] = 0.00240211 flits/cycle 
Average VC Load [15] = 0.00229701 flits/cycle 
Average VC Load [16] = 0.000232329 flits/cycle 
Average VC Load [17] = 0.000246849 flits/cycle 
Average VC Load [18] = 0.0002427 flits/cycle 
Average VC Load [19] = 0.000242009 flits/cycle 
Average VC Load [20] = 0.0570595 flits/cycle 
Average VC Load [21] = 0.056971 flits/cycle 
Average VC Load [22] = 0.0564323 flits/cycle 
Average VC Load [23] = 0.0567144 flits/cycle 
Average VC Load [24] = 0.0444093 flits/cycle 
Average VC Load [25] = 0.0447488 flits/cycle 
Average VC Load [26] = 0.0445601 flits/cycle 
Average VC Load [27] = 0.0447115 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.52592
-------------
Dynamic_Link_Power = 0.0462955
Static_Link_Power = 0.733365
Total_Link_Power = 0.779661
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00196184, Crossbar: 0.00371131, VC allocator: 0.000405141, SW allocator: 0.00111812, Clock: 0.153216, Total: 0.160412
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69932
Dynamic_Router_Power = 0.160412
Static_Router_Power = 1.53891
Total_Router_Power = 1.69932
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.206708
Total_Static_Power = 2.27227
Total_Power = 2.47898
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  152388
L1_WThru  35205
L1_Atomic  0
L1_Replacement  147
Data  0
Data_Done  23455
Ack  0
Ack_Done  35205
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  23455
I  L1_WThru  3728
I  L1_Atomic  0 <-- 
I  L1_Replacement  141

S  Load  128933
S  L1_WThru  31477
S  L1_Atomic  0 <-- 
S  L1_Replacement  6

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  23455

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  7899
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  27306

 --- L2TCache ---
 - Event Counts -
L1_GETS  23455
L1_Write  3728
L1_Upgrade_T  27900
L1_Upgrade_NT  3577
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  307
Ack  0
Ack_all  0
WB_Ack  7
Fwd_GETX  5
Fwd_GETS  2
Inv  0

 - Transitions -
NP  L1_GETS  164
NP  L1_Write  143
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  23288
E  L1_Write  3585
E  L1_Upgrade_NT  3577
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  5
E  Fwd_GETS  2
E  Inv  0 <-- 

S  L1_GETS  3
S  L1_Upgrade_T  27900
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  164
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  143
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  7
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  46
L1_GETX  338
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  369
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  384
PUTX_ACC  2
DATA_ACC  5

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  44
NP  L1_GETX  325
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  2
MT  L1_GETX  13
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  44

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  325

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  384
MT_MB  PUTX_ACC  0 <-- 
MT_MB  DATA_ACC  5

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  2
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  1318
Ifetch  0
Store  820
Inv  0
L1_Replacement  0
Fwd_GETX  8
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  51
DataS_fromL1  0
Data_all_Acks  26
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  44
NP  Ifetch  0 <-- 
NP  Store  27
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  2
I  Ifetch  0 <-- 
I  Store  4
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  305
E  Ifetch  0 <-- 
E  Store  12
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  967
M  Ifetch  0 <-- 
M  Store  777
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  6
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  46
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  26
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  369
Data  0

 - Transitions -
I  Fetch  369
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:56896 full:0 size:[binsize: 1 max: 5 count: 56896 average: 1.05201 | standard deviation: 0.223341 | 0 53948 2941 4 2 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:1764 full:0 size:[binsize: 1 max: 3 count: 1764 average: 1.09297 | standard deviation: 0.309612 | 0 1610 144 10 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:56896 full:0 size:[binsize: 1 max: 2 count: 56896 average: 1.01227 | standard deviation: 0.110125 | 0 56198 698 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:1764 full:0 size:[binsize: 1 max: 2 count: 1764 average: 1.0119 | standard deviation: 0.10914 | 0 1743 21 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:58092 full:0 size:[binsize: 1 max: 4 count: 58092 average: 1.10876 | standard deviation: 0.314423 | 0 51829 6209 53 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:568 full:0 size:[binsize: 1 max: 2 count: 568 average: 1.01232 | standard deviation: 0.111111 | 0 561 7 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:58092 full:0 size:[binsize: 1 max: 2 count: 58092 average: 1.02487 | standard deviation: 0.155796 | 0 56647 1445 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:568 full:0 size:[binsize: 1 max: 1 count: 568 average:     1 | standard deviation: 0 | 0 568 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:126 full:0 size:[binsize: 1 max: 3 count: 126 average: 1.03175 | standard deviation: 0.219089 | 0 123 2 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:183 full:0 size:[binsize: 1 max: 1 count: 183 average:     1 | standard deviation: 0 | 0 183 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:124 full:0 size:[binsize: 1 max: 2 count: 124 average: 1.00806 | standard deviation: 0.090167 | 0 123 1 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:183 full:0 size:[binsize: 1 max: 1 count: 183 average:     1 | standard deviation: 0 | 0 183 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.14286 | standard deviation: 0.408248 | 0 6 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:131 full:0 size:[binsize: 1 max: 2 count: 131 average: 1.00763 | standard deviation: 0.0877058 | 0 130 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:183 full:0 size:[binsize: 1 max: 1 count: 183 average:     1 | standard deviation: 0 | 0 183 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:180 full:0 size:[binsize: 1 max: 3 count: 180 average: 1.09444 | standard deviation: 0.31711 | 0 164 15 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 1 count: 184 average:     1 | standard deviation: 0 | 0 184 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:194 full:0 size:[binsize: 1 max: 3 count: 194 average: 1.19588 | standard deviation: 0.472015 | 0 162 26 6 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 1 count: 184 average:     1 | standard deviation: 0 | 0 184 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:195 full:0 size:[binsize: 1 max: 2 count: 195 average: 1.01538 | standard deviation: 0.124354 | 0 192 3 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 1 count: 184 average:     1 | standard deviation: 0 | 0 184 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:197 full:0 size:[binsize: 1 max: 2 count: 197 average: 1.0203 | standard deviation: 0.142857 | 0 193 4 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 1 count: 184 average:     1 | standard deviation: 0 | 0 184 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:185 full:0 size:[binsize: 1 max: 1 count: 185 average:     1 | standard deviation: 0 | 0 185 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 1 count: 184 average:     1 | standard deviation: 0 | 0 184 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.15584 | standard deviation: 0.380443 | 0 65 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.07792 | standard deviation: 0.280976 | 0 71 6 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.01299 | standard deviation: 0.114708 | 0 76 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:99 full:0 size:[binsize: 1 max: 1 count: 99 average:     1 | standard deviation: 0 | 0 99 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:89 full:0 size:[binsize: 1 max: 1 count: 89 average:     1 | standard deviation: 0 | 0 89 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:91 full:0 size:[binsize: 1 max: 2 count: 91 average: 1.01099 | standard deviation: 0.105409 | 0 90 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:90 full:0 size:[binsize: 1 max: 1 count: 90 average:     1 | standard deviation: 0 | 0 90 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:99 full:0 size:[binsize: 1 max: 3 count: 99 average: 1.07071 | standard deviation: 0.303046 | 0 93 5 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:89 full:0 size:[binsize: 1 max: 2 count: 89 average: 1.02247 | standard deviation: 0.150756 | 0 87 2 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:91 full:0 size:[binsize: 1 max: 3 count: 91 average: 1.05495 | standard deviation: 0.278887 | 0 87 3 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:90 full:0 size:[binsize: 1 max: 2 count: 90 average: 1.03333 | standard deviation: 0.183597 | 0 87 3 ]
