// Seed: 32745812
module module_0 (
    output tri id_0
);
  wire id_2;
  assign id_2 = id_2;
  wire id_3 = id_3;
  wire id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wand id_0
    , id_3,
    output tri0 id_1
);
  wand id_4;
  assign id_1 = (1'b0);
  module_0 modCall_1 (id_1);
  always @(*) id_4 = id_3 < id_0 - 1;
  assign id_1 = 1'b0 - id_4;
  if (id_0) tri1 id_5 = 1;
  else begin : LABEL_0
    genvar id_6;
    assign id_5 = id_6;
    wire id_7;
    wire id_8;
  end
endmodule
