<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="two.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD4.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ADD4.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CMP.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CMP.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CMP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctr_D.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ctr_D.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Ctr_D.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ctr_D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctr_E.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ctr_E.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ctr_E.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ctr_E.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Ctr_E.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ctr_E.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctr_F.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ctr_F.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Ctr_F.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ctr_F.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctr_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ctr_M.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Ctr_M.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ctr_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctr_W.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ctr_W.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Ctr_W.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ctr_W.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="E.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="E.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EXT.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ForwardUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ForwardUnit.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ForwardUnit.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ForwardUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GRF.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="GRF.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NPC.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="NPC.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PC.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STALL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="STALL.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="STALL.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="STALL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="W.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="W.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="W.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="W.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmp_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cmp_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cmp_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decoder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="im_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="npc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whole_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="whole_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="whole_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whole_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545148538" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545148538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545237238" xil_pn:in_ck="2806870242795652394" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545237238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Ctr_D.v"/>
      <outfile xil_pn:name="Ctr_E.v"/>
      <outfile xil_pn:name="Ctr_M.v"/>
      <outfile xil_pn:name="Ctr_W.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="ForwardUnit.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="W.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="whole_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545145693" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7401718846071647157" xil_pn:start_ts="1545145693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545145693" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6376163725185984369" xil_pn:start_ts="1545145693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545133210" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1545133210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545237238" xil_pn:in_ck="2806870242795652394" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545237238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Ctr_D.v"/>
      <outfile xil_pn:name="Ctr_E.v"/>
      <outfile xil_pn:name="Ctr_M.v"/>
      <outfile xil_pn:name="Ctr_W.v"/>
      <outfile xil_pn:name="D.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="ForwardUnit.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="M.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="W.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="whole_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545237241" xil_pn:in_ck="2806870242795652394" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8449066372549819635" xil_pn:start_ts="1545237238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whole_tb_beh.prj"/>
      <outfile xil_pn:name="whole_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545237241" xil_pn:in_ck="2469266642203965670" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8696551620366501002" xil_pn:start_ts="1545237241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whole_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7098935455041611030" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5586979983773051280" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218540" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6019760216988849820" xil_pn:start_ts="1545218540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545219502" xil_pn:in_ck="2742366379308729938" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1005024594606734649" xil_pn:start_ts="1545219076">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
