Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 12:00:02 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency          1           
XDCH-2  Warning   Same min and max delay values on IO port  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.155        0.000                      0                  198        0.202        0.000                      0                  198        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       12.155        0.000                      0                  198        0.202        0.000                      0                  198        9.500        0.000                       0                   111  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz  i_clck             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       12.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 4.497ns (57.290%)  route 3.352ns (42.710%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.019 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.019    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_6
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)        0.109    19.174    p_STATE_MACHINE.v_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.174    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 4.489ns (57.247%)  route 3.352ns (42.753%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.011 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.011    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_4
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)        0.109    19.174    p_STATE_MACHINE.v_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.174    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 12.163    

Slack (MET) :             12.239ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 4.413ns (56.828%)  route 3.352ns (43.172%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.935 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.935    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_5
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)        0.109    19.174    p_STATE_MACHINE.v_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.174    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 12.239    

Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 4.393ns (56.717%)  route 3.352ns (43.283%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.915 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.915    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_7
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X84Y143        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)        0.109    19.174    p_STATE_MACHINE.v_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.174    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 12.259    

Slack (MET) :             12.271ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 4.380ns (56.644%)  route 3.352ns (43.356%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.902 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.902    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_6
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 12.271    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 4.372ns (56.599%)  route 3.352ns (43.401%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.894 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.894    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_4
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.355ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 4.296ns (56.168%)  route 3.352ns (43.832%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.818    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_5
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 12.355    

Slack (MET) :             12.375ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 4.276ns (56.053%)  route 3.352ns (43.947%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.579    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.798 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.798    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_7
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                 12.375    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 4.263ns (55.978%)  route 3.352ns (44.022%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.785 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.785    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_6
    SLICE_X84Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 4.255ns (55.932%)  route 3.352ns (44.068%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.710    -0.830    w_CLOCK_OUT1
    SLICE_X84Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  p_STATE_MACHINE.v_COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.816     0.504    p_STATE_MACHINE.v_COUNTER_reg[6]
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.178 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.178    FSM_sequential_r_SM_DISPLAY_reg[2]_i_36_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.292    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.406    FSM_sequential_r_SM_DISPLAY_reg[2]_i_28_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.520    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_r_SM_DISPLAY_reg[2]_i_25_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/O[1]
                         net (fo=2, routed)           0.966     2.934    r_SM_DISPLAY2[26]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.303     3.237 r  FSM_sequential_r_SM_DISPLAY[2]_i_12/O
                         net (fo=1, routed)           0.000     3.237    FSM_sequential_r_SM_DISPLAY[2]_i_12_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.787 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=34, routed)          1.571     5.357    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.481    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.994 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.111 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.345    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.462    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.777 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.777    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_4
    SLICE_X84Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    w_CLOCK_OUT1
    SLICE_X84Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/C
                         clock pessimism              0.576    19.148    
                         clock uncertainty           -0.084    19.064    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.109    19.173    p_STATE_MACHINE.v_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.173    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 12.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.598    -0.566    w_CLOCK_OUT1
    SLICE_X82Y139        FDRE                                         r  r_COM_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  r_COM_COUNTER_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.305    r_COM_COUNTER_reg[0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  g0_b5/O
                         net (fo=1, routed)           0.000    -0.260    g0_b5_n_0
    SLICE_X83Y139        FDSE                                         r  r_DATA_WR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.870    -0.803    w_CLOCK_OUT1
    SLICE_X83Y139        FDSE                                         r  r_DATA_WR_reg[5]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X83Y139        FDSE (Hold_fdse_C_D)         0.091    -0.462    r_DATA_WR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.925%)  route 0.180ns (56.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.598    -0.566    w_CLOCK_OUT1
    SLICE_X83Y138        FDRE                                         r  r_DATA_WR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  r_DATA_WR_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.245    I2C_CONTROLLER/D[4]
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.066    -0.463    I2C_CONTROLLER/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.598    -0.566    w_CLOCK_OUT1
    SLICE_X83Y138        FDRE                                         r  r_DATA_WR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  r_DATA_WR_reg[6]/Q
                         net (fo=3, routed)           0.190    -0.235    I2C_CONTROLLER/D[6]
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[6]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.072    -0.457    I2C_CONTROLLER/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.600    -0.564    I2C_CONTROLLER/clk_out1
    SLICE_X88Y140        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.153    -0.247    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X88Y139        LUT6 (Prop_lut6_I3_O)        0.045    -0.202 r  I2C_CONTROLLER/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    I2C_CONTROLLER/bit_cnt[2]_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.120    -0.429    I2C_CONTROLLER/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/scl_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.599    -0.565    I2C_CONTROLLER/clk_out1
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.103    -0.314    I2C_CONTROLLER/data_clk_prev
    SLICE_X88Y139        LUT5 (Prop_lut5_I1_O)        0.098    -0.216 r  I2C_CONTROLLER/scl_ena_i_1/O
                         net (fo=1, routed)           0.000    -0.216    I2C_CONTROLLER/scl_ena_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.444    I2C_CONTROLLER/scl_ena_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.499%)  route 0.176ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.598    -0.566    w_CLOCK_OUT1
    SLICE_X83Y138        FDRE                                         r  r_DATA_WR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  r_DATA_WR_reg[3]/Q
                         net (fo=3, routed)           0.176    -0.249    I2C_CONTROLLER/D[3]
    SLICE_X85Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X85Y137        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.070    -0.482    I2C_CONTROLLER/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.598    -0.566    I2C_CONTROLLER/clk_out1
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I2C_CONTROLLER/data_clk_reg/Q
                         net (fo=6, routed)           0.164    -0.238    I2C_CONTROLLER/data_clk_reg_n_0
    SLICE_X88Y138        LUT5 (Prop_lut5_I2_O)        0.045    -0.193 r  I2C_CONTROLLER/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    I2C_CONTROLLER/bit_cnt[0]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.120    -0.429    I2C_CONTROLLER/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_sequential_r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_r_SM_DISPLAY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.430%)  route 0.171ns (47.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.599    -0.565    w_CLOCK_OUT1
    SLICE_X83Y141        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  FSM_sequential_r_SM_DISPLAY_reg[2]/Q
                         net (fo=13, routed)          0.171    -0.253    I2C_CONTROLLER/r_SM_DISPLAY__0[2]
    SLICE_X83Y142        LUT5 (Prop_lut5_I1_O)        0.048    -0.205 r  I2C_CONTROLLER/FSM_sequential_r_SM_DISPLAY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    I2C_CONTROLLER_n_2
    SLICE_X83Y142        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    w_CLOCK_OUT1
    SLICE_X83Y142        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107    -0.442    FSM_sequential_r_SM_DISPLAY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.599    -0.565    I2C_CONTROLLER/clk_out1
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  I2C_CONTROLLER/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.151    -0.250    I2C_CONTROLLER/bit_cnt[1]
    SLICE_X88Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  I2C_CONTROLLER/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    I2C_CONTROLLER/bit_cnt[1]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[1]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.444    I2C_CONTROLLER/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_sequential_r_SM_DISPLAY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_r_SM_DISPLAY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.658%)  route 0.167ns (47.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.599    -0.565    w_CLOCK_OUT1
    SLICE_X83Y142        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  FSM_sequential_r_SM_DISPLAY_reg[0]/Q
                         net (fo=13, routed)          0.167    -0.257    I2C_CONTROLLER/r_SM_DISPLAY__0[0]
    SLICE_X83Y141        LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  I2C_CONTROLLER/FSM_sequential_r_SM_DISPLAY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    I2C_CONTROLLER_n_1
    SLICE_X83Y141        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    w_CLOCK_OUT1
    SLICE_X83Y141        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.091    -0.458    FSM_sequential_r_SM_DISPLAY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y141    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y136    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y139    p_STATE_MACHINE.v_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y139    p_STATE_MACHINE.v_COUNTER_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y141    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y141    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y136    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y136    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y142    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y141    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y141    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y136    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y136    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y138    p_STATE_MACHINE.v_COUNTER_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  i_clck

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.459ns (61.674%)  route 2.771ns (38.326%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.714    -0.826    I2C_CONTROLLER/clk_out1
    SLICE_X87Y139        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.851     0.444    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[1]
    SLICE_X88Y140        LUT4 (Prop_lut4_I0_O)        0.325     0.769 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.920     2.689    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       3.715     6.404 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     6.404    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 4.209ns (63.820%)  route 2.386ns (36.180%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.714    -0.826    I2C_CONTROLLER/clk_out1
    SLICE_X88Y139        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.726     0.418    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X88Y139        LUT2 (Prop_lut2_I0_O)        0.124     0.542 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     2.202    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     5.769 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.769    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.033ns (57.172%)  route 0.774ns (42.828%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.166    -0.237    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X88Y139        LUT2 (Prop_lut2_I1_O)        0.045    -0.192 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.608     0.416    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.240 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.240    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.071ns (57.187%)  route 0.802ns (42.813%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.600    -0.564    I2C_CONTROLLER/clk_out1
    SLICE_X88Y140        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.116    -0.300    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X88Y140        LUT4 (Prop_lut4_I1_O)        0.099    -0.201 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.686     0.485    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.309 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.309    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 1.621ns (61.075%)  route 1.033ns (38.925%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.033     2.530    I2C_CONTROLLER/data0
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.654    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    -1.428    I2C_CONTROLLER/clk_out1
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.309ns (43.375%)  route 0.404ns (56.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.404     0.668    I2C_CONTROLLER/data0
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     0.713 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.713    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X88Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





