

================================================================
== Vivado HLS Report for 'DCT_Quant'
================================================================
* Date:           Fri Oct 30 22:33:03 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  337|  1233|  337|  1233|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |   336|   336|        42|          -|          -|     8|    no    |
        | + col    |    40|    40|         5|          -|          -|     8|    no    |
        |- row     |  1232|  1232|       154|          -|          -|     8|    no    |
        | + col    |   152|   152|        19|          -|          -|     8|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     904|   1315|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      3|    1050|   1442|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |DCT_fdiv_32ns_32ns_32_16_U5         |DCT_fdiv_32ns_32ns_32_16         |        0|      0|  761|  994|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U4  |DCT_fmul_32ns_32ns_32_4_max_dsp  |        0|      3|  143|  321|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|      3|  904| 1315|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |QMatrix_U  |DCT_Quant_QMatrix  |        1|  0|   0|    64|   32|     1|         2048|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                   |        1|  0|   0|    64|   32|     1|         2048|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_177_p2           |     +    |      0|  0|   4|           4|           1|
    |i_fu_201_p2             |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_225_p2           |     +    |      0|  0|   4|           4|           1|
    |j_fu_251_p2             |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_235_p2       |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_261_p2       |     +    |      0|  0|   8|           8|           8|
    |exitcond1_i3_fu_171_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond1_i_fu_195_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i6_fu_219_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_245_p2    |   icmp   |      0|  0|   2|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  40|          48|          40|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |QMatrix_address0  |   6|          3|    6|         18|
    |X_address0        |   6|          3|    6|         18|
    |Y_address0        |   6|          3|    6|         18|
    |Y_d0              |  32|          3|   32|         96|
    |ap_NS_fsm         |  21|         27|    1|         27|
    |i_i2_reg_102      |   4|          2|    4|          8|
    |i_i_reg_113       |   4|          2|    4|          8|
    |j_i5_reg_124      |   4|          2|    4|          8|
    |j_i_reg_135       |   4|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  87|         47|   67|        209|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  26|   0|   26|          0|
    |i_1_reg_279           |   4|   0|    4|          0|
    |i_i2_reg_102          |   4|   0|    4|          0|
    |i_i_reg_113           |   4|   0|    4|          0|
    |i_reg_292             |   4|   0|    4|          0|
    |j_1_reg_305           |   4|   0|    4|          0|
    |j_i5_reg_124          |   4|   0|    4|          0|
    |j_i_reg_135           |   4|   0|    4|          0|
    |j_reg_334             |   4|   0|    4|          0|
    |p_addr2_cast_reg_297  |   4|   0|    8|          4|
    |p_addr_cast_reg_284   |   4|   0|    8|          4|
    |reg_159               |  32|   0|   32|          0|
    |tmp_2_reg_339         |   8|   0|   64|         56|
    |tmp_3_i1_reg_326      |  32|   0|   32|          0|
    |tmp_3_reg_310         |   8|   0|   64|         56|
    +----------------------+----+----+-----+-----------+
    |Total                 | 146|   0|  266|        120|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   DCT_Quant  | return value |
|X_address0  | out |    6|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   32|  ap_memory |       X      |     array    |
|function_r  |  in |    1|   ap_none  |  function_r  |    scalar    |
|Y_address0  | out |    6|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   32|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

