Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 12:06:17 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_divider/slow_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.758        0.000                      0                   43        0.243        0.000                      0                   43        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.758        0.000                      0                   43        0.243        0.000                      0                   43        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.952ns (22.467%)  route 3.285ns (77.533%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.297     9.270    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  clk_divider/COUNT[18]_i_1/O
                         net (fo=1, routed)           0.000     9.394    clk_divider/COUNT_0[18]
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.031    15.152    clk_divider/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.980ns (22.976%)  route 3.285ns (77.024%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.297     9.270    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.152     9.422 r  clk_divider/COUNT[19]_i_1/O
                         net (fo=1, routed)           0.000     9.422    clk_divider/COUNT_0[19]
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[19]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.075    15.196    clk_divider/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 display_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.145ns (28.346%)  route 2.894ns (71.654%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.465    display_counter_reg_n_0_[15]
    SLICE_X2Y3           LUT4 (Prop_lut4_I2_O)        0.295     6.760 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.282     7.042    display_counter[15]_i_6_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.658     7.824    display_counter[15]_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.127     9.075    display_counter[15]_i_2_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.199 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.199    digit_select[0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.029    15.128    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.952ns (23.710%)  route 3.063ns (76.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.075     9.048    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.172 r  clk_divider/COUNT[14]_i_1/O
                         net (fo=1, routed)           0.000     9.172    clk_divider/COUNT_0[14]
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[14]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.029    15.150    clk_divider/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 display_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.139ns (28.240%)  route 2.894ns (71.760%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.465    display_counter_reg_n_0_[15]
    SLICE_X2Y3           LUT4 (Prop_lut4_I2_O)        0.295     6.760 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.282     7.042    display_counter[15]_i_6_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.658     7.824    display_counter[15]_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.127     9.075    display_counter[15]_i_2_n_0
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.118     9.193 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.193    digit_select[1]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.075    15.174    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.978ns (24.201%)  route 3.063ns (75.799%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.075     9.048    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.150     9.198 r  clk_divider/COUNT[17]_i_1/O
                         net (fo=1, routed)           0.000     9.198    clk_divider/COUNT_0[17]
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[17]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.075    15.196    clk_divider/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 display_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.145ns (28.572%)  route 2.862ns (71.428%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.465    display_counter_reg_n_0_[15]
    SLICE_X2Y3           LUT4 (Prop_lut4_I2_O)        0.295     6.760 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.282     7.042    display_counter[15]_i_6_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.658     7.824    display_counter[15]_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.095     9.043    display_counter[15]_i_2_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.167 r  display_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.167    display_counter[10]
    SLICE_X2Y3           FDCE                                         r  display_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  display_counter_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.077    15.176    display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 display_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.169ns (28.997%)  route 2.862ns (71.003%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.465    display_counter_reg_n_0_[15]
    SLICE_X2Y3           LUT4 (Prop_lut4_I2_O)        0.295     6.760 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.282     7.042    display_counter[15]_i_6_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.166 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.658     7.824    display_counter[15]_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.948 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.095     9.043    display_counter[15]_i_2_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.148     9.191 r  display_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.191    display_counter[13]
    SLICE_X2Y3           FDCE                                         r  display_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  display_counter_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.118    15.217    display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.630%)  route 2.913ns (75.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          0.925     8.897    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     9.021 r  clk_divider/COUNT[10]_i_1/O
                         net (fo=1, routed)           0.000     9.021    clk_divider/COUNT_0[10]
    SLICE_X7Y4           FDCE                                         r  clk_divider/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  clk_divider/COUNT_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDCE (Setup_fdce_C_D)        0.029    15.125    clk_divider/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.643%)  route 2.911ns (75.357%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  clk_divider/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.702     6.314    clk_divider/COUNT[18]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=1, routed)           0.571     7.009    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.133 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=1, routed)           0.715     7.849    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          0.923     8.895    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     9.019 r  clk_divider/COUNT[15]_i_1/O
                         net (fo=1, routed)           0.000     9.019    clk_divider/COUNT_0[15]
    SLICE_X7Y4           FDCE                                         r  clk_divider/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  clk_divider/COUNT_reg[15]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDCE (Setup_fdce_C_D)        0.031    15.127    clk_divider/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_stop_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.265%)  route 0.185ns (56.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  start_stop_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  start_stop_sync_reg[0]/Q
                         net (fo=2, routed)           0.185     1.803    start_stop_sync[0]
    SLICE_X0Y6           FDCE                                         r  start_stop_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  start_stop_sync_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.066     1.560    start_stop_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.787    digit_select_reg_n_0_[0]
    SLICE_X3Y5           LUT3 (Prop_lut3_I0_O)        0.042     1.829 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    digit_select[1]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.107     1.585    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.787    digit_select_reg_n_0_[0]
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    digit_select[0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.091     1.569    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_divider/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  clk_divider/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clk_divider/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    clk_divider/COUNT[0]
    SLICE_X5Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  clk_divider/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    clk_divider/COUNT_0[0]
    SLICE_X5Y1           FDCE                                         r  clk_divider/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_divider/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  clk_divider/COUNT_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.091     1.568    clk_divider/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  display_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.803    display_counter_reg_n_0_[0]
    SLICE_X4Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  display_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    display_counter[0]
    SLICE_X4Y1           FDCE                                         r  display_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  display_counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.091     1.568    display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounced_start_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.482%)  route 0.232ns (55.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  start_stop_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  start_stop_sync_reg[2]/Q
                         net (fo=1, routed)           0.232     1.851    start_stop_sync[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.045     1.896 r  debounced_start_stop_i_1/O
                         net (fo=1, routed)           0.000     1.896    debounced_start_stop_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  debounced_start_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  debounced_start_stop_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.091     1.569    debounced_start_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.230ns (51.360%)  route 0.218ns (48.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  running_reg/Q
                         net (fo=13, routed)          0.218     1.824    debug_OBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.102     1.926 r  running_i_1/O
                         net (fo=1, routed)           0.000     1.926    running_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.107     1.585    running_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.237ns (50.819%)  route 0.229ns (49.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clk_divider/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.123     1.742    clk_divider/COUNT[1]
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          0.106     1.892    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.051     1.943 r  clk_divider/COUNT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.943    clk_divider/COUNT_0[5]
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.107     1.584    clk_divider/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.178%)  route 0.229ns (49.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clk_divider/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.123     1.742    clk_divider/COUNT[1]
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          0.106     1.892    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X7Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.937 r  clk_divider/COUNT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.937    clk_divider/COUNT_0[4]
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.092     1.569    clk_divider/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.234ns (41.184%)  route 0.334ns (58.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  display_counter_reg[1]/Q
                         net (fo=2, routed)           0.129     1.747    display_counter_reg_n_0_[1]
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          0.206     1.997    display_counter[15]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.048     2.045 r  display_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.045    display_counter[3]
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[3]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.131     1.647    display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     debounced_start_stop_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     digit_select_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     digit_select_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y1     display_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     display_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     display_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     display_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     display_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     display_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     debounced_start_stop_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     debounced_start_stop_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y1     display_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y1     display_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     display_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     display_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     debounced_start_stop_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     debounced_start_stop_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     digit_select_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y1     display_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y1     display_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     display_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     display_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 1.828ns (20.167%)  route 7.237ns (79.833%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.142    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.266 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.799     9.065    time_count[15]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 1.828ns (20.167%)  route 7.237ns (79.833%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.142    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.266 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.799     9.065    time_count[15]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.800ns  (logic 1.828ns (20.776%)  route 6.971ns (79.224%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.142    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.266 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.534     8.800    time_count[15]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  time_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 1.828ns (20.915%)  route 6.913ns (79.085%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.869     6.326    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.124     6.450 r  time_count[11]_i_9/O
                         net (fo=4, routed)           1.178     7.628    time_count[11]_i_9_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.752 r  time_count[14]_i_3/O
                         net (fo=2, routed)           0.865     8.617    time_count[14]_i_3_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.741 r  time_count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.741    time_count[14]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 1.828ns (21.040%)  route 6.861ns (78.960%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           1.267     7.707    time_count[15]_i_7_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  time_count[10]_i_2/O
                         net (fo=1, routed)           0.734     8.565    time_count[10]_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  time_count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.689    time_count[10]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 1.828ns (21.047%)  route 6.858ns (78.953%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           1.137     7.577    time_count[15]_i_7_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.701 r  time_count[11]_i_10/O
                         net (fo=1, routed)           0.861     8.562    time_count[11]_i_10_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.686 r  time_count[11]_i_2/O
                         net (fo=1, routed)           0.000     8.686    time_count[11]_i_2_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.661ns  (logic 1.828ns (21.107%)  route 6.833ns (78.893%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.574     7.902    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.636     8.661    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 1.828ns (21.119%)  route 6.829ns (78.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.142    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.266 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.391     8.657    time_count[15]_i_1_n_0
    SLICE_X3Y7           FDCE                                         r  time_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 1.828ns (21.457%)  route 6.692ns (78.543%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.574     7.902    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.495     8.520    time_count[11]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 1.828ns (21.457%)  route 6.692ns (78.543%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=27, routed)          4.859     6.316    mode_IBUF[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.203    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.574     7.902    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.495     8.520    time_count[11]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.891%)  route 0.168ns (41.109%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE                         0.000     0.000 r  time_count_reg[3]/C
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[3]/Q
                         net (fo=11, routed)          0.168     0.363    time_count_reg_n_0_[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.408 r  time_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    time_count[2]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.240ns (57.252%)  route 0.179ns (42.748%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  time_count_reg[5]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[5]/Q
                         net (fo=10, routed)          0.179     0.374    p_0_in[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I4_O)        0.045     0.419 r  time_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.419    time_count[5]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  time_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.263ns (61.939%)  route 0.162ns (38.061%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE                         0.000     0.000 r  time_count_reg[10]/C
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.218     0.218 r  time_count_reg[10]/Q
                         net (fo=10, routed)          0.162     0.380    time_count_reg_n_0_[10]
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.425 r  time_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.425    time_count[10]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.263ns (61.649%)  route 0.164ns (38.351%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE                         0.000     0.000 r  time_count_reg[10]/C
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.218     0.218 r  time_count_reg[10]/Q
                         net (fo=10, routed)          0.164     0.382    time_count_reg_n_0_[10]
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  time_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.427    time_count[9]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.240ns (55.770%)  route 0.190ns (44.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[4]/Q
                         net (fo=11, routed)          0.190     0.385    p_0_in[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  time_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.430    time_count[6]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.240ns (55.752%)  route 0.190ns (44.248%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE                         0.000     0.000 r  time_count_reg[0]/C
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 f  time_count_reg[0]/Q
                         net (fo=12, routed)          0.190     0.385    time_count_reg_n_0_[0]
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  time_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    time_count[0]_i_1_n_0
    SLICE_X4Y7           FDCE                                         r  time_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.240ns (55.358%)  route 0.194ns (44.642%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE                         0.000     0.000 r  time_count_reg[3]/C
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[3]/Q
                         net (fo=11, routed)          0.194     0.389    time_count_reg_n_0_[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.434 r  time_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.434    time_count[3]_i_2_n_0
    SLICE_X5Y7           FDCE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.240ns (54.937%)  route 0.197ns (45.063%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.195     0.195 f  time_count_reg[4]/Q
                         net (fo=11, routed)          0.197     0.392    p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.437 r  time_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.437    time_count[4]_i_1_n_0
    SLICE_X4Y6           FDCE                                         r  time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.240ns (54.094%)  route 0.204ns (45.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[11]/Q
                         net (fo=9, routed)           0.204     0.399    time_count_reg_n_0_[11]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.444 r  time_count[11]_i_2/O
                         net (fo=1, routed)           0.000     0.444    time_count[11]_i_2_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.240ns (52.718%)  route 0.215ns (47.282%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE                         0.000     0.000 r  time_count_reg[0]/C
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.215     0.410    time_count_reg_n_0_[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.455 r  time_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    time_count[1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  time_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 4.311ns (44.788%)  route 5.314ns (55.212%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.226     6.841    digit_select_reg_n_0_[0]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.150     6.991 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.088    11.079    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.784 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.784    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 4.103ns (44.050%)  route 5.211ns (55.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.440     7.056    digit_select_reg_n_0_[0]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.771    10.951    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.474 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.474    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 4.079ns (44.151%)  route 5.160ns (55.849%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.226     6.841    digit_select_reg_n_0_[0]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.934    10.899    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.398 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.398    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 4.326ns (47.820%)  route 4.721ns (52.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.440     7.056    digit_select_reg_n_0_[0]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.280    10.488    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    14.206 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.206    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.099ns (68.437%)  route 1.890ns (31.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  running_reg/Q
                         net (fo=13, routed)          1.890     7.469    debug_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.148 r  debug_OBUF_inst/O
                         net (fo=0)                   0.000    11.148    debug
    U16                                                               r  debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.238ns  (logic 0.966ns (22.796%)  route 3.272ns (77.204%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  running_reg/Q
                         net (fo=13, routed)          0.708     6.286    debug_OBUF
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.299     6.585 f  time_count[12]_i_3/O
                         net (fo=6, routed)           1.115     7.700    time_count[12]_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.824 r  time_count[15]_i_3/O
                         net (fo=2, routed)           0.814     8.637    time_count[15]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.636     9.397    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.183ns  (logic 0.966ns (23.096%)  route 3.217ns (76.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  running_reg/Q
                         net (fo=13, routed)          0.839     6.417    debug_OBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.480    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.604 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.418    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.542 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.799     9.342    time_count[15]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.183ns  (logic 0.966ns (23.096%)  route 3.217ns (76.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  running_reg/Q
                         net (fo=13, routed)          0.839     6.417    debug_OBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.299     6.716 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.764     7.480    time_count[15]_i_7_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.604 r  time_count[15]_i_6/O
                         net (fo=2, routed)           0.814     8.418    time_count[15]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     8.542 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.799     9.342    time_count[15]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.097ns  (logic 0.966ns (23.580%)  route 3.131ns (76.420%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  running_reg/Q
                         net (fo=13, routed)          0.708     6.286    debug_OBUF
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.299     6.585 f  time_count[12]_i_3/O
                         net (fo=6, routed)           1.115     7.700    time_count[12]_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.824 r  time_count[15]_i_3/O
                         net (fo=2, routed)           0.814     8.637    time_count[15]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.495     9.256    time_count[11]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.097ns  (logic 0.966ns (23.580%)  route 3.131ns (76.420%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  running_reg/Q
                         net (fo=13, routed)          0.708     6.286    debug_OBUF
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.299     6.585 f  time_count[12]_i_3/O
                         net (fo=6, routed)           1.115     7.700    time_count[12]_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.824 r  time_count[15]_i_3/O
                         net (fo=2, routed)           0.814     8.637    time_count[15]_i_3_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.495     9.256    time_count[11]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  time_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.449%)  route 0.421ns (64.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.249     1.868    bcd_decoder/disp_reg[6]_i_1_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=7, routed)           0.172     2.085    bcd_decoder/current_digit[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.045     2.130 r  bcd_decoder/disp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.130    bcd_decoder/disp_reg[2]_i_1_n_0
    SLICE_X2Y9           LDCE                                         r  bcd_decoder/disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.272ns (36.741%)  route 0.468ns (63.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  running_reg/Q
                         net (fo=13, routed)          0.346     1.952    debug_OBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.099     2.051 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.122     2.173    time_count[15]_i_7_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.045     2.218 r  time_count[15]_i_2/O
                         net (fo=1, routed)           0.000     2.218    time_count[15]_i_2_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.272ns (36.401%)  route 0.475ns (63.599%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  running_reg/Q
                         net (fo=13, routed)          0.321     1.927    debug_OBUF
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.099     2.026 r  time_count[12]_i_2/O
                         net (fo=1, routed)           0.154     2.180    time_count[12]_i_2_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.045     2.225 r  time_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.225    time_count[12]_i_1_n_0
    SLICE_X3Y7           FDCE                                         r  time_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.231ns (30.397%)  route 0.529ns (69.603%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.249     1.868    bcd_decoder/disp_reg[6]_i_1_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=7, routed)           0.168     2.081    bcd_decoder/current_digit[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.045     2.126 r  bcd_decoder/disp_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     2.238    bcd_decoder/disp_reg[1]_i_1_n_0
    SLICE_X2Y10          LDCE                                         r  bcd_decoder/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.234ns (30.625%)  route 0.530ns (69.375%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.249     1.868    bcd_decoder/disp_reg[6]_i_1_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=7, routed)           0.168     2.081    bcd_decoder/current_digit[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.048     2.129 r  bcd_decoder/disp_reg[3]_i_1/O
                         net (fo=1, routed)           0.113     2.242    bcd_decoder/disp_reg[3]_i_1_n_0
    SLICE_X2Y10          LDCE                                         r  bcd_decoder/disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.234ns (30.217%)  route 0.540ns (69.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.249     1.868    bcd_decoder/disp_reg[6]_i_1_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.913 f  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=7, routed)           0.172     2.085    bcd_decoder/current_digit[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.048     2.133 r  bcd_decoder/disp_reg[4]_i_1/O
                         net (fo=1, routed)           0.120     2.253    bcd_decoder/disp_reg[4]_i_1_n_0
    SLICE_X2Y9           LDCE                                         r  bcd_decoder/disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.272ns (34.793%)  route 0.510ns (65.207%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  running_reg/Q
                         net (fo=13, routed)          0.388     1.994    debug_OBUF
    SLICE_X2Y6           LUT4 (Prop_lut4_I0_O)        0.099     2.093 f  time_count[3]_i_4/O
                         net (fo=6, routed)           0.122     2.215    time_count0_in0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.045     2.260 r  time_count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.260    time_count[3]_i_2_n_0
    SLICE_X5Y7           FDCE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.275ns (34.760%)  route 0.516ns (65.240%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.200     1.806    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.099     1.905 f  bcd_decoder/disp_reg[6]_i_4/O
                         net (fo=8, routed)           0.196     2.102    bcd_decoder/current_digit[3]
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.048     2.150 r  bcd_decoder/disp_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     2.269    bcd_decoder/disp_reg[0]_i_1_n_0
    SLICE_X2Y9           LDCE                                         r  bcd_decoder/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.272ns (32.809%)  route 0.557ns (67.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  running_reg/Q
                         net (fo=13, routed)          0.293     1.899    debug_OBUF
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.099     1.998 r  time_count[15]_i_5/O
                         net (fo=1, routed)           0.136     2.134    time_count[15]_i_5_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.045     2.179 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.128     2.307    time_count[15]_i_1_n_0
    SLICE_X3Y7           FDCE                                         r  time_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.272ns (32.417%)  route 0.567ns (67.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 f  running_reg/Q
                         net (fo=13, routed)          0.346     1.952    debug_OBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.099     2.051 r  time_count[15]_i_7/O
                         net (fo=8, routed)           0.221     2.272    time_count[15]_i_7_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  time_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.317    time_count[13]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/COUNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/COUNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/COUNT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/slow_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.441ns (36.479%)  route 2.510ns (63.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.510     3.951    clk_divider/AR[0]
    SLICE_X7Y1           FDCE                                         f  clk_divider/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  clk_divider/slow_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.441ns (36.711%)  route 2.485ns (63.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.485     3.926    reset_IBUF
    SLICE_X2Y1           FDCE                                         f  display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.441ns (36.711%)  route 2.485ns (63.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.485     3.926    reset_IBUF
    SLICE_X2Y1           FDCE                                         f  display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.441ns (36.711%)  route 2.485ns (63.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.485     3.926    reset_IBUF
    SLICE_X2Y1           FDCE                                         f  display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.441ns (36.711%)  route 2.485ns (63.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.485     3.926    reset_IBUF
    SLICE_X2Y1           FDCE                                         f  display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  display_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_stop
                            (input port)
  Destination:            start_stop_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.222ns (36.552%)  route 0.385ns (63.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_stop (IN)
                         net (fo=0)                   0.000     0.000    start_stop
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_stop_IBUF_inst/O
                         net (fo=1, routed)           0.385     0.607    start_stop_IBUF
    SLICE_X0Y9           FDCE                                         r  start_stop_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.210ns (30.391%)  route 0.480ns (69.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.480     0.689    reset_IBUF
    SLICE_X0Y9           FDCE                                         f  start_stop_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounced_start_stop_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.160%)  route 0.623ns (74.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.623     0.833    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  debounced_start_stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  debounced_start_stop_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            running_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.160%)  route 0.623ns (74.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.623     0.833    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  running_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  running_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.160%)  route 0.623ns (74.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.623     0.833    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  start_stop_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  start_stop_sync_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.160%)  route 0.623ns (74.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.623     0.833    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  start_stop_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  start_stop_sync_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.210ns (22.884%)  route 0.706ns (77.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.706     0.916    reset_IBUF
    SLICE_X2Y4           FDCE                                         f  display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.210ns (22.884%)  route 0.706ns (77.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.706     0.916    reset_IBUF
    SLICE_X2Y4           FDCE                                         f  display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  display_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.210ns (21.095%)  route 0.784ns (78.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.784     0.993    clk_divider/AR[0]
    SLICE_X7Y5           FDCE                                         f  clk_divider/COUNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.210ns (21.095%)  route 0.784ns (78.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.784     0.993    clk_divider/AR[0]
    SLICE_X7Y5           FDCE                                         f  clk_divider/COUNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  clk_divider/COUNT_reg[17]/C





