
*** Running vivado
    with args -log testDMA_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source testDMA_wrapper.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source testDMA_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc] for cell 'testDMA_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc] for cell 'testDMA_i/processing_system7_0/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'testDMA_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'testDMA_i/proc_sys_reset/U0'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'LD3[31]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'LD3[30]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'LD3[29]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'LD3[28]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'LD3[27]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'LD3[26]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'LD3[25]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'LD3[24]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'LD3[23]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'LD3[22]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'LD3[21]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'LD3[20]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'LD3[19]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'LD3[18]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'LD3[17]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'LD3[16]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LD3[15]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LD3[14]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'LD3[13]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LD3[12]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LD3[11]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LD3[10]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LD3[9]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LD3[8]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LD3[7]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LD3[6]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LD3[5]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LD3[4]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LD3[3]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LD3[2]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LD3[1]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LD3[0]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:45]
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc]
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc] for cell 'testDMA_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc] for cell 'testDMA_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1301/testDMA_auto_ds_1301_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1301/testDMA_auto_ds_1301_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1302/testDMA_auto_ds_1302_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1302/testDMA_auto_ds_1302_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1303/testDMA_auto_ds_1303_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_1303/testDMA_auto_ds_1303_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1304/testDMA_auto_us_1304_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1304/testDMA_auto_us_1304_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1305/testDMA_auto_us_1305_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1305/testDMA_auto_us_1305_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1306/testDMA_auto_us_1306_clocks.xdc] for cell 'testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1306/testDMA_auto_us_1306_clocks.xdc] for cell 'testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-29921-ubuntu/dcp/testDMA_wrapper.xdc]
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-29921-ubuntu/dcp/testDMA_wrapper.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.840 ; gain = 669.004
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1397.852 ; gain = 6.012

Starting Logic Optimization Task
Logic Optimization | Checksum: e0d78a3a
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18720ac0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.125 ; gain = 114.273

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-10] Eliminated 2081 cells.
Phase 2 Constant Propagation | Checksum: 3c0bef8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.125 ; gain = 114.273

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8037 unconnected nets.
INFO: [Opt 31-11] Eliminated 6815 unconnected cells.
Phase 3 Sweep | Checksum: aaec18fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1512.125 ; gain = 114.273
Ending Logic Optimization Task | Checksum: aaec18fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1512.125 ; gain = 114.273
Implement Debug Cores | Checksum: e0d78a3a

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 68
Ending Power Optimization Task | Checksum: 4de7737e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1670.348 ; gain = 158.223
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 36 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1670.348 ; gain = 279.508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1695.348 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1695.352 ; gain = 25.004
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1695.352 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: d47b504b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: d47b504b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: d47b504b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: e4cfcaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: e4cfcaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: e4cfcaa8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: e4cfcaa8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1695.352 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4cfcaa8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1719.359 ; gain = 24.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 173465dd1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1734.867 ; gain = 39.516
Phase 1.9.1 Place Init Design | Checksum: 197dc7d71

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.867 ; gain = 39.516
Phase 1.9 Build Placer Netlist Model | Checksum: 197dc7d71

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.867 ; gain = 39.516

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 197dc7d71

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.867 ; gain = 39.516
Phase 1.10 Constrain Clocks/Macros | Checksum: 197dc7d71

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.867 ; gain = 39.516
Phase 1 Placer Initialization | Checksum: 197dc7d71

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.867 ; gain = 39.516

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12a524f4b

Time (s): cpu = 00:05:22 ; elapsed = 00:02:01 . Memory (MB): peak = 1759.867 ; gain = 64.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a524f4b

Time (s): cpu = 00:05:22 ; elapsed = 00:02:01 . Memory (MB): peak = 1759.867 ; gain = 64.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce54db2a

Time (s): cpu = 00:05:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1759.867 ; gain = 64.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d96a8da7

Time (s): cpu = 00:05:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1759.867 ; gain = 64.516

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 121e8b345

Time (s): cpu = 00:05:41 ; elapsed = 00:02:11 . Memory (MB): peak = 1759.867 ; gain = 64.516

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: cd1c71a4

Time (s): cpu = 00:06:02 ; elapsed = 00:02:29 . Memory (MB): peak = 1783.879 ; gain = 88.527

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cd1c71a4

Time (s): cpu = 00:06:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1783.879 ; gain = 88.527
Phase 3 Detail Placement | Checksum: cd1c71a4

Time (s): cpu = 00:06:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1783.879 ; gain = 88.527

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:26 ; elapsed = 00:03:38 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.1.2 updateTiming after Restore Best Placement
Phase 4.1.2 updateTiming after Restore Best Placement | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:27 ; elapsed = 00:03:39 . Memory (MB): peak = 1838.746 ; gain = 143.395
Phase 4.1 Post Placement Timing Optimization | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:27 ; elapsed = 00:03:39 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:27 ; elapsed = 00:03:39 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:28 ; elapsed = 00:03:40 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:29 ; elapsed = 00:03:40 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:29 ; elapsed = 00:03:40 . Memory (MB): peak = 1838.746 ; gain = 143.395

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-0.528 | TNS=-114.872|

Phase 4.3.4 Print Final WNS | Checksum: ffffffffebe41945

Time (s): cpu = 00:07:58 ; elapsed = 00:03:52 . Memory (MB): peak = 1863.746 ; gain = 168.395
Phase 4.3 Placer Reporting | Checksum: 21b82b1a

Time (s): cpu = 00:07:59 ; elapsed = 00:03:52 . Memory (MB): peak = 1863.746 ; gain = 168.395

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 80270dc8

Time (s): cpu = 00:07:59 ; elapsed = 00:03:52 . Memory (MB): peak = 1863.746 ; gain = 168.395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 80270dc8

Time (s): cpu = 00:07:59 ; elapsed = 00:03:52 . Memory (MB): peak = 1863.746 ; gain = 168.395
Ending Placer Task | Checksum: 85897a84

Time (s): cpu = 00:07:59 ; elapsed = 00:03:52 . Memory (MB): peak = 1863.746 ; gain = 168.395
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:01 ; elapsed = 00:03:54 . Memory (MB): peak = 1863.746 ; gain = 168.395
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.12 secs 

report_utilization: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1863.746 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.21 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.750 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1863.750 ; gain = 0.004
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 85897a84

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1893.410 ; gain = 29.660
Phase 1 Build RT Design | Checksum: 11cbb1273

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.926 ; gain = 34.176

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11cbb1273

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.930 ; gain = 34.180

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 11cbb1273

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.926 ; gain = 40.176

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 5d129981

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1938.488 ; gain = 74.738

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 5d129981

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1938.488 ; gain = 74.738

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 5d129981

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 1969.738 ; gain = 105.988
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 5d129981

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 1969.738 ; gain = 105.988
Phase 2.5 Update Timing | Checksum: 5d129981

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 1969.738 ; gain = 105.988
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.223 | TNS=-9.82  | WHS=-0.241 | THS=-973   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 5d129981

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1969.738 ; gain = 105.988
Phase 2 Router Initialization | Checksum: 5d129981

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1969.738 ; gain = 105.988

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18f14a391

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 12343
 Number of Nodes with overlaps = 978
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: f83676a9

Time (s): cpu = 00:03:06 ; elapsed = 00:01:20 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: f83676a9

Time (s): cpu = 00:03:12 ; elapsed = 00:01:22 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.953 | TNS=-204   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 95899f1b

Time (s): cpu = 00:03:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 1744d579e

Time (s): cpu = 00:03:13 ; elapsed = 00:01:23 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 1744d579e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:25 . Memory (MB): peak = 2059.238 ; gain = 195.488
Phase 4.1.4 GlobIterForTiming | Checksum: 1480c821e

Time (s): cpu = 00:03:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2059.238 ; gain = 195.488
Phase 4.1 Global Iteration 0 | Checksum: 1480c821e

Time (s): cpu = 00:03:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 1db8c8fb0

Time (s): cpu = 00:03:22 ; elapsed = 00:01:30 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 1db8c8fb0

Time (s): cpu = 00:03:23 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.11  | TNS=-241   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f83676a9

Time (s): cpu = 00:03:24 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.238 ; gain = 195.488
Phase 4 Rip-up And Reroute | Checksum: f83676a9

Time (s): cpu = 00:03:24 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f83676a9

Time (s): cpu = 00:03:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.939 | TNS=-196   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 6f801ead

Time (s): cpu = 00:03:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6f801ead

Time (s): cpu = 00:03:41 ; elapsed = 00:01:38 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.899 | TNS=-188   | WHS=0.032  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 6f801ead

Time (s): cpu = 00:03:41 ; elapsed = 00:01:39 . Memory (MB): peak = 2059.238 ; gain = 195.488
Phase 6 Post Hold Fix | Checksum: 6f801ead

Time (s): cpu = 00:03:41 ; elapsed = 00:01:39 . Memory (MB): peak = 2059.238 ; gain = 195.488

Router Utilization Summary
  Global Vertical Wire Utilization    = 17.1943 %
  Global Horizontal Wire Utilization  = 20.1771 %
  Total Num Pips                      = 686530
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_R_X29Y42 -> INT_R_X29Y42
   INT_R_X35Y37 -> INT_R_X35Y37
   INT_R_X37Y36 -> INT_R_X37Y36
   INT_R_X31Y34 -> INT_R_X31Y34
   INT_L_X28Y25 -> INT_L_X28Y25
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_L_X38Y47 -> INT_L_X38Y47
   INT_R_X45Y44 -> INT_R_X45Y44
   INT_L_X42Y43 -> INT_L_X42Y43
   INT_L_X38Y41 -> INT_L_X38Y41
   INT_L_X40Y39 -> INT_L_X40Y39
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_L_X32Y40 -> INT_L_X32Y40
   INT_R_X25Y34 -> INT_R_X25Y34

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 6f801ead

Time (s): cpu = 00:03:41 ; elapsed = 00:01:39 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 49178bcc

Time (s): cpu = 00:03:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2059.238 ; gain = 195.488

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.888 | TNS=-184.155| WHS=0.032  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 49178bcc

Time (s): cpu = 00:04:10 ; elapsed = 00:01:53 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 49178bcc

Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2059.238 ; gain = 195.488

Routing Is Done.

Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 37 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2059.238 ; gain = 195.488
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2059.238 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.238 ; gain = 31.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.238 ; gain = 13.996
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.242 ; gain = 14.004
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./testDMA_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2433.469 ; gain = 329.227
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 13:26:10 2014...
