

================================================================
== Vivado HLS Report for 'aqed_top'
================================================================
* Date:           Wed Apr 15 17:33:55 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUGLESS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  122|  136|  122|  136|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_workload_fu_121  |workload  |  110|  110|  110|  110|   none  |
        |grp_aqed_in_fu_134   |aqed_in   |    3|   17|    3|   17|   none  |
        |grp_aqed_out_fu_173  |aqed_out  |    3|    3|    3|    3|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    10|
|FIFO             |        -|      -|      -|     -|
|Instance         |        5|      -|    623|  2465|
|Memory           |        0|      -|     16|     2|
|Multiplexer      |        -|      -|      -|   122|
|Register         |        -|      -|     71|     -|
+-----------------+---------+-------+-------+------+
|Total            |        5|      0|    710|  2599|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|      0|      4|    32|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------+----------+---------+-------+-----+------+
    |grp_aqed_in_fu_134   |aqed_in   |        1|      0|   90|   712|
    |grp_aqed_out_fu_173  |aqed_out  |        0|      0|   62|   340|
    |grp_workload_fu_121  |workload  |        4|      0|  471|  1413|
    +---------------------+----------+---------+-------+-----+------+
    |Total                |          |        5|      0|  623|  2465|
    +---------------------+----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |bmc_in_U  |aqed_top_bmc_in  |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_217_p2  |     +    |      0|  0|  10|           2|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  10|           2|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |bmc_in_address0  |  21|          4|    4|         16|
    |bmc_in_address1  |  15|          3|    4|         12|
    |bmc_in_ce0       |  21|          4|    1|          4|
    |bmc_in_ce1       |  15|          3|    1|          3|
    |bmc_in_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 122|         24|   12|         45|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |grp_aqed_in_fu_134_ap_start_reg   |   1|   0|    1|          0|
    |grp_aqed_out_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |grp_workload_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |idx_ct_V                          |   2|   0|    2|          0|
    |o2_qed_check_V_reg_300            |   1|   0|    1|          0|
    |o2_qed_done_V_reg_295             |   1|   0|    1|          0|
    |ret_V_reg_288                     |   2|   0|    4|          2|
    |state_dup_idx_V                   |   2|   0|    2|          0|
    |state_dup_in_V                    |  16|   0|   16|          0|
    |state_dup_issued_V                |   1|   0|    1|          0|
    |state_dup_val_V_0                 |   8|   0|    8|          0|
    |state_dup_val_V_1                 |   8|   0|    8|          0|
    |state_orig_done_V                 |   1|   0|    1|          0|
    |state_orig_idx_V                  |   2|   0|    2|          0|
    |state_orig_in_V                   |  16|   0|   16|          0|
    |state_orig_issued_V               |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  71|   0|   73|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|agg_result  | out |   20|   ap_none  |  agg_result  |    pointer   |
|orig_V      |  in |    1|   ap_none  |    orig_V    |    scalar    |
|dup_V       |  in |    1|   ap_none  |     dup_V    |    scalar    |
|orig_idx    |  in |    8|   ap_none  |   orig_idx   |    scalar    |
|dup_idx     |  in |    8|   ap_none  |    dup_idx   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dup_idx_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %dup_idx)"   --->   Operation 8 'read' 'dup_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%orig_idx_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %orig_idx)"   --->   Operation 9 'read' 'orig_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dup_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup_V)"   --->   Operation 10 'read' 'dup_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%orig_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig_V)"   --->   Operation 11 'read' 'orig_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_V = load i2* @idx_ct_V, align 1" [buf4.cpp:448]   --->   Operation 12 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %t_V, i2 0)" [buf4.cpp:448]   --->   Operation 13 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (7.02ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i4 %ret_V, i1 %orig_V_read, i1 %dup_V_read, i8 zeroext %orig_idx_read, i8 zeroext %dup_idx_read)" [buf4.cpp:448]   --->   Operation 14 'call' <Predicate = true> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%tmp_s = add i2 %t_V, 1" [buf4.cpp:461]   --->   Operation 15 'add' 'tmp_s' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i2 %tmp_s, i2* @idx_ct_V, align 1" [buf4.cpp:461]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i4 %ret_V, i1 %orig_V_read, i1 %dup_V_read, i8 zeroext %orig_idx_read, i8 zeroext %dup_idx_read)" [buf4.cpp:448]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in, i4 %ret_V)" [buf4.cpp:450]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in, i4 %ret_V)" [buf4.cpp:450]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.92>
ST_5 : Operation 20 [2/2] (3.92ns)   --->   "%tmp_1 = call fastcc { i1, i1 } @aqed_out(i4 %ret_V)" [buf4.cpp:452]   --->   Operation 20 'call' 'tmp_1' <Predicate = true> <Delay = 3.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.94>
ST_6 : Operation 21 [1/2] (0.94ns)   --->   "%tmp_1 = call fastcc { i1, i1 } @aqed_out(i4 %ret_V)" [buf4.cpp:452]   --->   Operation 21 'call' 'tmp_1' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%o2_qed_done_V = extractvalue { i1, i1 } %tmp_1, 0" [buf4.cpp:452]   --->   Operation 22 'extractvalue' 'o2_qed_done_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%o2_qed_check_V = extractvalue { i1, i1 } %tmp_1, 1" [buf4.cpp:452]   --->   Operation 23 'extractvalue' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i20* %agg_result), !map !297"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %orig_V), !map !316"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dup_V), !map !322"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %orig_idx), !map !326"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dup_idx), !map !330"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aqed_top_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [buf4.cpp:436]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %agg_result, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4.cpp:456]   --->   Operation 32 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%state_orig_done_V_lo = load i1* @state_orig_done_V, align 2" [buf4.cpp:457]   --->   Operation 33 'load' 'state_orig_done_V_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%state_dup_val_V_0_lo = load i8* @state_dup_val_V_0, align 2" [buf4.cpp:458]   --->   Operation 34 'load' 'state_dup_val_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%state_dup_val_V_1_lo = load i8* @state_dup_val_V_1, align 1" [buf4.cpp:459]   --->   Operation 35 'load' 'state_dup_val_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%gep21920_part_set = call i20 @_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1(i8 %state_dup_val_V_1_lo, i8 %state_dup_val_V_0_lo, i1 %state_orig_done_V_lo, i1 %state_orig_issued_V_s, i1 %o2_qed_check_V, i1 %o2_qed_done_V)" [buf4.cpp:459]   --->   Operation 36 'bitconcatenate' 'gep21920_part_set' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i20P(i20* %agg_result, i20 %gep21920_part_set)" [buf4.cpp:459]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [buf4.cpp:463]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_ct_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_in_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_key_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ bmc_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_key_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_out_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_done_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_done_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_check_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dup_idx_read          (read          ) [ 00100000]
orig_idx_read         (read          ) [ 00100000]
dup_V_read            (read          ) [ 00100000]
orig_V_read           (read          ) [ 00100000]
t_V                   (load          ) [ 00000000]
ret_V                 (bitconcatenate) [ 00111110]
tmp_s                 (add           ) [ 00000000]
StgValue_16           (store         ) [ 00000000]
StgValue_17           (call          ) [ 00000000]
StgValue_19           (call          ) [ 00000000]
tmp_1                 (call          ) [ 00000000]
o2_qed_done_V         (extractvalue  ) [ 00000001]
o2_qed_check_V        (extractvalue  ) [ 00000001]
StgValue_24           (specbitsmap   ) [ 00000000]
StgValue_25           (specbitsmap   ) [ 00000000]
StgValue_26           (specbitsmap   ) [ 00000000]
StgValue_27           (specbitsmap   ) [ 00000000]
StgValue_28           (specbitsmap   ) [ 00000000]
StgValue_29           (spectopmodule ) [ 00000000]
StgValue_30           (specinterface ) [ 00000000]
StgValue_31           (specinterface ) [ 00000000]
state_orig_issued_V_s (load          ) [ 00000000]
state_orig_done_V_lo  (load          ) [ 00000000]
state_dup_val_V_0_lo  (load          ) [ 00000000]
state_dup_val_V_1_lo  (load          ) [ 00000000]
gep21920_part_set     (bitconcatenate) [ 00000000]
StgValue_37           (write         ) [ 00000000]
StgValue_38           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dup_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="orig_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dup_idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="idx_ct_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_ct_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_val_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_orig_val_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_in_count_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_in_count_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_dup_val_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_dup_val_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="state_key_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_key_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bmc_in">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbox">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="local_key_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="local_key_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="state_out_count_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_count_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="state_qed_done_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_done_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="state_orig_done_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_done_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="state_orig_out_V_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="state_orig_out_V_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="state_qed_check_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_check_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_in"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="workload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_out"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_top_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i20P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="dup_idx_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_idx_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="orig_idx_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_idx_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dup_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="orig_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_37_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="20" slack="0"/>
<pin id="117" dir="0" index="2" bw="20" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_workload_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="2"/>
<pin id="125" dir="0" index="3" bw="8" slack="0"/>
<pin id="126" dir="0" index="4" bw="8" slack="0"/>
<pin id="127" dir="0" index="5" bw="8" slack="0"/>
<pin id="128" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_aqed_in_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="8" slack="0"/>
<pin id="141" dir="0" index="6" bw="8" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="0" index="8" bw="1" slack="0"/>
<pin id="144" dir="0" index="9" bw="8" slack="0"/>
<pin id="145" dir="0" index="10" bw="8" slack="0"/>
<pin id="146" dir="0" index="11" bw="16" slack="0"/>
<pin id="147" dir="0" index="12" bw="16" slack="0"/>
<pin id="148" dir="0" index="13" bw="2" slack="0"/>
<pin id="149" dir="0" index="14" bw="16" slack="0"/>
<pin id="150" dir="0" index="15" bw="2" slack="0"/>
<pin id="151" dir="0" index="16" bw="8" slack="0"/>
<pin id="152" dir="0" index="17" bw="8" slack="0"/>
<pin id="153" dir="0" index="18" bw="1" slack="0"/>
<pin id="154" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_aqed_out_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="4"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="0" index="3" bw="16" slack="0"/>
<pin id="178" dir="0" index="4" bw="1" slack="0"/>
<pin id="179" dir="0" index="5" bw="16" slack="0"/>
<pin id="180" dir="0" index="6" bw="1" slack="0"/>
<pin id="181" dir="0" index="7" bw="2" slack="0"/>
<pin id="182" dir="0" index="8" bw="8" slack="0"/>
<pin id="183" dir="0" index="9" bw="8" slack="0"/>
<pin id="184" dir="0" index="10" bw="8" slack="0"/>
<pin id="185" dir="0" index="11" bw="16" slack="0"/>
<pin id="186" dir="0" index="12" bw="1" slack="0"/>
<pin id="187" dir="0" index="13" bw="2" slack="0"/>
<pin id="188" dir="0" index="14" bw="1" slack="0"/>
<pin id="189" dir="1" index="15" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="t_V_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ret_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_16_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="o2_qed_done_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_done_V/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="o2_qed_check_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_check_V/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="state_orig_issued_V_s_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="state_orig_done_V_lo_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_done_V_lo/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="state_dup_val_V_0_lo_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_0_lo/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="state_dup_val_V_1_lo_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_1_lo/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="gep21920_part_set_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="20" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="1" slack="0"/>
<pin id="258" dir="0" index="4" bw="1" slack="0"/>
<pin id="259" dir="0" index="5" bw="1" slack="1"/>
<pin id="260" dir="0" index="6" bw="1" slack="1"/>
<pin id="261" dir="1" index="7" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="gep21920_part_set/7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="dup_idx_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dup_idx_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="orig_idx_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="orig_idx_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="dup_V_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dup_V_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="orig_V_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="orig_V_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="ret_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="o2_qed_done_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_done_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="o2_qed_check_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_check_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="88" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="121" pin=4"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="121" pin=5"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="157"><net_src comp="108" pin="2"/><net_sink comp="134" pin=3"/></net>

<net id="158"><net_src comp="102" pin="2"/><net_sink comp="134" pin=4"/></net>

<net id="159"><net_src comp="96" pin="2"/><net_sink comp="134" pin=5"/></net>

<net id="160"><net_src comp="90" pin="2"/><net_sink comp="134" pin=6"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="134" pin=8"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="134" pin=9"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="134" pin=11"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="134" pin=12"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="134" pin=13"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="134" pin=14"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="134" pin=15"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="134" pin=16"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="134" pin=17"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="134" pin=18"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="173" pin=7"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="173" pin=10"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="173" pin=11"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="173" pin=12"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="173" pin=13"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="173" pin=14"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="221"><net_src comp="204" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="66" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="173" pin="15"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="173" pin="15"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="245" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="241" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="237" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="267"><net_src comp="253" pin="7"/><net_sink comp="114" pin=2"/></net>

<net id="271"><net_src comp="90" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="276"><net_src comp="96" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="281"><net_src comp="102" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="286"><net_src comp="108" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="291"><net_src comp="208" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="298"><net_src comp="229" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="253" pin=6"/></net>

<net id="303"><net_src comp="233" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="253" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result | {7 }
	Port: idx_ct_V | {1 }
	Port: state_orig_issued_V | {1 2 }
	Port: state_dup_issued_V | {1 2 }
	Port: state_orig_val_V_0 | {1 2 }
	Port: state_orig_val_V_1 | {1 2 }
	Port: state_in_count_V | {1 2 }
	Port: state_orig_in_V | {1 2 }
	Port: state_orig_idx_V | {1 2 }
	Port: state_dup_in_V | {1 2 }
	Port: state_dup_idx_V | {1 2 }
	Port: state_dup_val_V_0 | {1 2 }
	Port: state_dup_val_V_1 | {1 2 }
	Port: state_key_V | {1 2 }
	Port: bmc_in | {3 4 }
	Port: state_out_count_V | {5 6 }
	Port: state_qed_done_V | {5 6 }
	Port: state_orig_done_V | {5 6 }
	Port: state_orig_out_V_0 | {5 6 }
	Port: state_orig_out_V_1 | {5 6 }
	Port: state_qed_check_V | {5 6 }
 - Input state : 
	Port: aqed_top : orig_V | {1 }
	Port: aqed_top : dup_V | {1 }
	Port: aqed_top : orig_idx | {1 }
	Port: aqed_top : dup_idx | {1 }
	Port: aqed_top : idx_ct_V | {1 }
	Port: aqed_top : state_orig_issued_V | {1 2 5 6 7 }
	Port: aqed_top : state_dup_issued_V | {1 2 5 6 }
	Port: aqed_top : state_orig_val_V_0 | {1 2 }
	Port: aqed_top : state_orig_val_V_1 | {1 2 }
	Port: aqed_top : state_in_count_V | {1 2 }
	Port: aqed_top : state_orig_in_V | {5 6 }
	Port: aqed_top : state_orig_idx_V | {5 6 }
	Port: aqed_top : state_dup_in_V | {5 6 }
	Port: aqed_top : state_dup_idx_V | {5 6 }
	Port: aqed_top : state_dup_val_V_0 | {7 }
	Port: aqed_top : state_dup_val_V_1 | {7 }
	Port: aqed_top : state_key_V | {1 2 }
	Port: aqed_top : bmc_in | {1 2 3 4 5 6 }
	Port: aqed_top : sbox | {3 4 }
	Port: aqed_top : local_key_0 | {3 4 }
	Port: aqed_top : local_key_1 | {3 4 }
	Port: aqed_top : state_out_count_V | {5 6 }
	Port: aqed_top : state_qed_done_V | {5 6 }
	Port: aqed_top : state_orig_done_V | {7 }
	Port: aqed_top : state_orig_out_V_0 | {5 6 }
	Port: aqed_top : state_orig_out_V_1 | {5 6 }
	Port: aqed_top : state_qed_check_V | {5 6 }
  - Chain level:
	State 1
		ret_V : 1
		StgValue_14 : 2
		tmp_s : 1
		StgValue_16 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
		o2_qed_done_V : 1
		o2_qed_check_V : 1
	State 7
		gep21920_part_set : 1
		StgValue_37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |    grp_workload_fu_121   |    2    | 26.8478 |   994   |   761   |
|   call   |    grp_aqed_in_fu_134    |    0    |  7.703  |    74   |   483   |
|          |    grp_aqed_out_fu_173   |    0    |  5.171  |    59   |   255   |
|----------|--------------------------|---------|---------|---------|---------|
|    add   |       tmp_s_fu_217       |    0    |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|---------|
|          |  dup_idx_read_read_fu_90 |    0    |    0    |    0    |    0    |
|   read   | orig_idx_read_read_fu_96 |    0    |    0    |    0    |    0    |
|          |  dup_V_read_read_fu_102  |    0    |    0    |    0    |    0    |
|          |  orig_V_read_read_fu_108 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   write  | StgValue_37_write_fu_114 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|bitconcatenate|       ret_V_fu_208       |    0    |    0    |    0    |    0    |
|          | gep21920_part_set_fu_253 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|extractvalue|   o2_qed_done_V_fu_229   |    0    |    0    |    0    |    0    |
|          |   o2_qed_check_V_fu_233  |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    2    | 39.7218 |   1127  |   1509  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|   bmc_in  |    0   |   16   |    2   |
|local_key_0|    0   |   16   |    4   |
|local_key_1|    0   |   16   |    4   |
|    sbox   |    1   |    0   |    0   |
|state_key_V|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |   48   |   10   |
+-----------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  dup_V_read_reg_278  |    1   |
| dup_idx_read_reg_268 |    8   |
|o2_qed_check_V_reg_300|    1   |
| o2_qed_done_V_reg_295|    1   |
|  orig_V_read_reg_283 |    1   |
| orig_idx_read_reg_273|    8   |
|     ret_V_reg_288    |    4   |
+----------------------+--------+
|         Total        |   24   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_aqed_in_fu_134 |  p2  |   2  |   4  |    8   ||    9    |
| grp_aqed_in_fu_134 |  p3  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_134 |  p4  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_134 |  p5  |   2  |   8  |   16   ||    9    |
| grp_aqed_in_fu_134 |  p6  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   44   ||   8.32  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   39   |  1127  |  1509  |
|   Memory  |    2   |    -   |   48   |   10   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   48   |  1199  |  1564  |
+-----------+--------+--------+--------+--------+
