

================================================================
== Vitis HLS Report for 'fir_Pipeline_TDL'
================================================================
* Date:           Wed Apr 12 00:07:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.539 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       59|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_70_p2   |         +|   0|  0|  12|           4|           2|
    |icmp_ln12_fu_64_p2  |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|           9|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_26                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_97               |  4|   0|    4|          0|
    |i_fu_26                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_TDL|  return value|
|shift_reg_address0  |  out|    4|   ap_memory|         shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|         shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|         shift_reg|         array|
|shift_reg_d0        |  out|   32|   ap_memory|         shift_reg|         array|
|shift_reg_address1  |  out|    4|   ap_memory|         shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|         shift_reg|         array|
|shift_reg_q1        |   in|   32|   ap_memory|         shift_reg|         array|
+--------------------+-----+-----+------------+------------------+--------------+

