// Seed: 1237309158
module module_0 (
    output supply1 id_0
);
  parameter id_2 = 1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd66
) (
    input tri0 _id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wire id_6,
    input tri id_7,
    input tri0 id_8
);
  logic [id_0 : -1] id_10;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1  = 32'd73,
    parameter id_15 = 32'd31
) (
    output wire id_0
    , id_24,
    input supply0 _id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    output tri id_14,
    input tri0 _id_15,
    input wire id_16,
    output tri1 id_17,
    output wand id_18,
    output tri0 id_19
    , id_25,
    input wand id_20,
    output tri id_21,
    output wire id_22
);
  logic [id_1 : id_15] id_26;
  module_0 modCall_1 (id_21);
endmodule
