---
structs:
  scu_clk:
    description: System Control Unit
    instances:
      - name: SCU_CLK
        address: '0x50004600'
    fields:
      - name: CLKSTAT
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        const: true
        description: (read-only) Clock Status Register
        fields:
          - name: WDTCST
            description: WDT Clock Status
            index: 5
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_WDTCST
          - name: CCUCST
            description: CCU Clock Status
            index: 4
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_CCUCST
          - name: EBUCST
            description: EBU Clock Status
            index: 3
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_EBUCST
          - name: ETH0CST
            description: Ethernet Clock Status
            index: 2
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_ETH0CST
          - name: MMCCST
            description: MMC Clock Status
            index: 1
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_MMCCST
          - name: USBCST
            description: USB Clock Status
            index: 0
            width: 1
            read: true
            write: false
            type: SCU_CLK_CLKSTAT_USBCST
      - name: CLKSET
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (write-only) CLK Set Register
        fields:
          - name: WDTCEN
            description: WDT Clock Enable
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_WDTCEN
          - name: CCUCEN
            description: CCU Clock Enable
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_CCUCEN
          - name: EBUCEN
            description: EBU Clock Enable
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_EBUCEN
          - name: ETH0CEN
            description: Ethernet Clock Enable
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_ETH0CEN
          - name: MMCCEN
            description: MMC Clock Enable
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_MMCCEN
          - name: USBCEN
            description: USB Clock Enable
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKSET_USBCEN
      - name: CLKCLR
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (write-only) CLK Clear Register
        fields:
          - name: WDTCDI
            description: WDT Clock Disable
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_WDTCDI
          - name: CCUCDI
            description: CCU Clock Disable
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_CCUCDI
          - name: EBUCDI
            description: EBU Clock Disable
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_EBUCDI
          - name: ETH0CDI
            description: Ethernet Clock Disable
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_ETH0CDI
          - name: MMCCDI
            description: MMC Clock Disable
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_MMCCDI
          - name: USBCDI
            description: USB Clock Disable
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CLKCLR_USBCDI
      - name: SYSCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) System Clock Control Register
        fields:
          - name: SYSSEL
            description: System Clock Selection Value
            index: 16
            width: 1
            read: true
            write: true
            type: SCU_CLK_SYSCLKCR_SYSSEL
          - name: SYSDIV
            description: System Clock Division Value
            index: 0
            width: 8
            read: true
            write: true
      - name: CPUCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) CPU Clock Control Register
        fields:
          - name: CPUDIV
            description: CPU Clock Divider Enable
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_CLK_CPUCLKCR_CPUDIV
      - name: PBCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) Peripheral Bus Clock Control Register
        fields:
          - name: PBDIV
            description: PB Clock Divider Enable
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_CLK_PBCLKCR_PBDIV
      - name: USBCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) USB Clock Control Register
        fields:
          - name: USBSEL
            description: USB Clock Selection Value
            index: 16
            width: 1
            read: true
            write: true
            type: SCU_CLK_USBCLKCR_USBSEL
          - name: USBDIV
            description: USB Clock Divider Value
            index: 0
            width: 3
            read: true
            write: true
      - name: EBUCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) EBU Clock Control Register
        fields:
          - name: EBUDIV
            description: EBU Clock Divider Value
            index: 0
            width: 6
            read: true
            write: true
      - name: CCUCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) CCU Clock Control Register
        fields:
          - name: CCUDIV
            description: CCU Clock Divider Enable
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_CLK_CCUCLKCR_CCUDIV
      - name: WDTCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) WDT Clock Control Register
        fields:
          - name: WDTSEL
            description: WDT Clock Selection Value
            index: 16
            width: 2
            read: true
            write: true
            type: SCU_CLK_WDTCLKCR_WDTSEL
          - name: WDTDIV
            description: WDT Clock Divider Value
            index: 0
            width: 8
            read: true
            write: true
      - name: EXTCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) External Clock Control
        fields:
          - name: ECKDIV
            description: External Clock Divider Value
            index: 16
            width: 9
            read: true
            write: true
          - name: ECKSEL
            description: External Clock Selection Value
            index: 0
            width: 2
            read: true
            write: true
            type: SCU_CLK_EXTCLKCR_ECKSEL
      - name: MLINKCLKCR
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) Multi-Link Clock Control
        fields:
          - name: EBUDIV
            description: EBU Clock Divider Value
            index: 26
            width: 6
            read: true
            write: true
          - name: WDTSEL
            description: WDT Clock Selection Value
            index: 24
            width: 2
            read: true
            write: true
            type: SCU_CLK_MLINKCLKCR_WDTSEL
          - name: WDTDIV
            description: WDT Clock Divider Value
            index: 16
            width: 8
            read: true
            write: true
          - name: CCUDIV
            description: CCU Clock Divider Enable
            index: 14
            width: 1
            read: true
            write: true
            type: SCU_CLK_MLINKCLKCR_CCUDIV
          - name: PBDIV
            description: PB Clock Divider Enable
            index: 12
            width: 1
            read: true
            write: true
            type: SCU_CLK_MLINKCLKCR_PBDIV
          - name: CPUDIV
            description: CPU Clock Divider Enable
            index: 10
            width: 1
            read: true
            write: true
            type: SCU_CLK_MLINKCLKCR_CPUDIV
          - name: SYSSEL
            description: System Clock Selection Value
            index: 8
            width: 1
            read: true
            write: true
            type: SCU_CLK_MLINKCLKCR_SYSSEL
          - name: SYSDIV
            description: System Clock Division Value
            index: 0
            width: 8
            read: true
            write: true
      - name: SLEEPCR
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) Sleep Control Register
        fields:
          - name: WDTCR
            description: WDT Clock Control
            index: 21
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_WDTCR
          - name: CCUCR
            description: CCU Clock Control
            index: 20
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_CCUCR
          - name: EBUCR
            description: EBU Clock Control
            index: 19
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_EBUCR
          - name: ETH0CR
            description: Ethernet Clock Control
            index: 18
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_ETH0CR
          - name: MMCCR
            description: MMC Clock Control
            index: 17
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_MMCCR
          - name: USBCR
            description: USB Clock Control
            index: 16
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_USBCR
          - name: SYSSEL
            description: System Clock Selection Value
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_CLK_SLEEPCR_SYSSEL
      - name: DSLEEPCR
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) Deep Sleep Control Register
        fields:
          - name: WDTCR
            description: WDT Clock Control
            index: 21
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_WDTCR
          - name: CCUCR
            description: CCU Clock Control
            index: 20
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_CCUCR
          - name: EBUCR
            description: EBU Clock Control
            index: 19
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_EBUCR
          - name: ETH0CR
            description: Ethernet Clock Control
            index: 18
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_ETH0CR
          - name: MMCCR
            description: MMC Clock Control
            index: 17
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_MMCCR
          - name: USBCR
            description: USB Clock Control
            index: 16
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_USBCR
          - name: VCOPDN
            description: VCO Power Down
            index: 13
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_VCOPDN
          - name: PLLPDN
            description: PLL Power Down
            index: 12
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_PLLPDN
          - name: FPDN
            description: Flash Power Down
            index: 11
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_FPDN
          - name: SYSSEL
            description: System Clock Selection Value
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_CLK_DSLEEPCR_SYSSEL
      - name: CGATSTAT0
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        const: true
        description: (read-only) Peripheral 0 Clock Gating Status
        fields:
          - name: ERU1
            description: ERU1 Gating Status
            index: 16
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_ERU1
          - name: USIC0
            description: USIC0 Gating Status
            index: 11
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_USIC0
          - name: POSIF1
            description: POSIF1 Gating Status
            index: 10
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_POSIF1
          - name: POSIF0
            description: POSIF0 Gating Status
            index: 9
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_POSIF0
          - name: CCU81
            description: CCU81 Gating Status
            index: 8
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_CCU81
          - name: CCU80
            description: CCU80 Gating Status
            index: 7
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_CCU80
          - name: CCU42
            description: CCU42 Gating Status
            index: 4
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_CCU42
          - name: CCU41
            description: CCU41 Gating Status
            index: 3
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_CCU41
          - name: CCU40
            description: CCU40 Gating Status
            index: 2
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_CCU40
          - name: DSD
            description: DSD Gating Status
            index: 1
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_DSD
          - name: VADC
            description: VADC Gating Status
            index: 0
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT0_VADC
      - name: CGATSET0
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (write-only) Peripheral 0 Clock Gating Set
        fields:
          - name: ERU1
            description: ERU1 Gating Set
            index: 16
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_ERU1
          - name: USIC0
            description: USIC0 Gating Set
            index: 11
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_USIC0
          - name: POSIF1
            description: POSIF1 Gating Set
            index: 10
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_POSIF1
          - name: POSIF0
            description: POSIF0 Gating Set
            index: 9
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_POSIF0
          - name: CCU81
            description: CCU81 Gating Set
            index: 8
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_CCU81
          - name: CCU80
            description: CCU80 Gating Set
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_CCU80
          - name: CCU42
            description: CCU42 Gating Set
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_CCU42
          - name: CCU41
            description: CCU41 Gating Set
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_CCU41
          - name: CCU40
            description: CCU40 Gating Set
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_CCU40
          - name: DSD
            description: DSD Gating Set
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_DSD
          - name: VADC
            description: VADC Gating Set
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET0_VADC
      - name: CGATCLR0
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        description: (write-only) Peripheral 0 Clock Gating Clear
        fields:
          - name: ERU1
            description: ERU1 Gating Clear
            index: 16
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_ERU1
          - name: USIC0
            description: USIC0 Gating Clear
            index: 11
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_USIC0
          - name: POSIF1
            description: POSIF1 Gating Clear
            index: 10
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_POSIF1
          - name: POSIF0
            description: POSIF0 Gating Clear
            index: 9
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_POSIF0
          - name: CCU81
            description: CCU81 Gating Clear
            index: 8
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_CCU81
          - name: CCU80
            description: CCU80 Gating Clear
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_CCU80
          - name: CCU42
            description: CCU42 Gating Clear
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_CCU42
          - name: CCU41
            description: CCU41 Gating Clear
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_CCU41
          - name: CCU40
            description: CCU40 Gating Clear
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_CCU40
          - name: DSD
            description: DSD Gating Clear
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_DSD
          - name: VADC
            description: VADC Gating Clear
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR0_VADC
      - name: CGATSTAT1
        type: uint32_t
        expected_size: 4
        expected_offset: 76
        const: true
        description: (read-only) Peripheral 1 Clock Gating Status
        fields:
          - name: PPORTS
            description: PORTS Gating Status
            index: 9
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_PPORTS
          - name: USIC2
            description: USIC2 Gating Status
            index: 8
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_USIC2
          - name: USIC1
            description: USIC1 Gating Status
            index: 7
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_USIC1
          - name: MMCI
            description: MMC Interface Gating Status
            index: 6
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_MMCI
          - name: DAC
            description: DAC Gating Status
            index: 5
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_DAC
          - name: MCAN0
            description: MultiCAN Gating Status
            index: 4
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_MCAN0
          - name: LEDTSCU0
            description: LEDTS Gating Status
            index: 3
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_LEDTSCU0
          - name: CCU43
            description: CCU43 Gating Status
            index: 0
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT1_CCU43
      - name: CGATSET1
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (write-only) Peripheral 1 Clock Gating Set
        fields:
          - name: PPORTS
            description: PORTS Gating Set
            index: 9
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_PPORTS
          - name: USIC2
            description: USIC2 Gating Set
            index: 8
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_USIC2
          - name: USIC1
            description: USIC1 Gating Set
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_USIC1
          - name: MMCI
            description: MMC Interface Gating Set
            index: 6
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_MMCI
          - name: DAC
            description: DAC Gating Set
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_DAC
          - name: MCAN0
            description: MultiCAN Gating Set
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_MCAN0
          - name: LEDTSCU0
            description: LEDTS Gating Set
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_LEDTSCU0
          - name: CCU43
            description: CCU43 Gating Set
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET1_CCU43
      - name: CGATCLR1
        type: uint32_t
        expected_size: 4
        expected_offset: 84
        description: (write-only) Peripheral 1 Clock Gating Clear
        fields:
          - name: PPORTS
            description: PORTS Gating Clear
            index: 9
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_PPORTS
          - name: USIC2
            description: USIC2 Gating Clear
            index: 8
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_USIC2
          - name: USIC1
            description: USIC1 Gating Clear
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_USIC1
          - name: MMCI
            description: MMC Interface Gating Clear
            index: 6
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_MMCI
          - name: DAC
            description: DAC Gating Clear
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_DAC
          - name: MCAN0
            description: MultiCAN Gating Clear
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_MCAN0
          - name: LEDTSCU0
            description: LEDTS Gating Clear
            index: 3
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_LEDTSCU0
          - name: CCU43
            description: CCU43 Gating Clear
            index: 0
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR1_CCU43
      - name: CGATSTAT2
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        const: true
        description: (read-only) Peripheral 2 Clock Gating Status
        fields:
          - name: USB
            description: USB Gating Status
            index: 7
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_USB
          - name: FCE
            description: FCE Gating Status
            index: 6
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_FCE
          - name: DMA1
            description: DMA1 Gating Status
            index: 5
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_DMA1
          - name: DMA0
            description: DMA0 Gating Status
            index: 4
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_DMA0
          - name: ETH0
            description: ETH0 Gating Status
            index: 2
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_ETH0
          - name: WDT
            description: WDT Gating Status
            index: 1
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT2_WDT
      - name: CGATSET2
        type: uint32_t
        expected_size: 4
        expected_offset: 92
        description: (write-only) Peripheral 2 Clock Gating Set
        fields:
          - name: USB
            description: USB Gating Set
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_USB
          - name: FCE
            description: FCE Gating Set
            index: 6
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_FCE
          - name: DMA1
            description: DMA1 Gating Set
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_DMA1
          - name: DMA0
            description: DMA0 Gating Set
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_DMA0
          - name: ETH0
            description: ETH0 Gating Set
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_ETH0
          - name: WDT
            description: WDT Gating Set
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET2_WDT
      - name: CGATCLR2
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        description: (write-only) Peripheral 2 Clock Gating Clear
        fields:
          - name: USB
            description: USB Gating Clear
            index: 7
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_USB
          - name: FCE
            description: FCE Gating Clear
            index: 6
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_FCE
          - name: DMA1
            description: DMA1 Gating Clear
            index: 5
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_DMA1
          - name: DMA0
            description: DMA0 Gating Clear
            index: 4
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_DMA0
          - name: ETH0
            description: ETH0 Gating Clear
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_ETH0
          - name: WDT
            description: WDT Gating Clear
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR2_WDT
      - name: CGATSTAT3
        type: uint32_t
        expected_size: 4
        expected_offset: 100
        const: true
        description: (read-only) Peripheral 3 Clock Gating Status
        fields:
          - name: EBU
            description: EBU Gating Status
            index: 2
            width: 1
            read: true
            write: false
            type: SCU_CLK_CGATSTAT3_EBU
      - name: CGATSET3
        type: uint32_t
        expected_size: 4
        expected_offset: 104
        description: (write-only) Peripheral 3 Clock Gating Set
        fields:
          - name: EBU
            description: EBU Gating Set
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATSET3_EBU
      - name: CGATCLR3
        type: uint32_t
        expected_size: 4
        expected_offset: 108
        description: (write-only) Peripheral 3 Clock Gating Clear
        fields:
          - name: EBU
            description: EBU Gating Clear
            index: 2
            width: 1
            read: false
            write: true
            type: SCU_CLK_CGATCLR3_EBU
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  SCU_CLK_CLKSTAT_WDTCST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSTAT_CCUCST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSTAT_EBUCST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSTAT_ETH0CST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSTAT_MMCCST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSTAT_USBCST:
    enum:
      value1:
        description: Clock disabled
        value: 0
      value2:
        description: Clock enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_WDTCEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_CCUCEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_EBUCEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_ETH0CEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_MMCCEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKSET_USBCEN:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_WDTCDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_CCUCDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_EBUCDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_ETH0CDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_MMCCDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CLKCLR_USBCDI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SYSCLKCR_SYSSEL:
    enum:
      value1:
        description: fOFI clock
        value: 0
      value2:
        description: fPLL clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CPUCLKCR_CPUDIV:
    enum:
      value1:
        description: fCPU = fSYS
        value: 0
      value2:
        description: fCPU = fSYS / 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_PBCLKCR_PBDIV:
    enum:
      value1:
        description: fPERIPH = fCPU
        value: 0
      value2:
        description: fPERIPH = fCPU / 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_USBCLKCR_USBSEL:
    enum:
      value1:
        description: USB PLL Clock
        value: 0
      value2:
        description: PLL Clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CCUCLKCR_CCUDIV:
    enum:
      value1:
        description: fCCU = fSYS
        value: 0
      value2:
        description: fCCU = fSYS / 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_WDTCLKCR_WDTSEL:
    enum:
      value1:
        description: fOFI clock
        value: 0
      value2:
        description: fSTDBY clock
        value: 1
      value3:
        description: fPLL clock
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_EXTCLKCR_ECKSEL:
    enum:
      value1:
        description: fSYS clock
        value: 0
      value3:
        description: fUSB clock
        value: 2
      value4:
        description: fPLL clock divided according to ECKDIV bit field configuration
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_MLINKCLKCR_WDTSEL:
    enum:
      value1:
        description: fOFIclock
        value: 0
      value2:
        description: fSTDBYclock
        value: 1
      value3:
        description: fPLLclock
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_MLINKCLKCR_CCUDIV:
    enum:
      value1:
        description: fCCU=fSYS
        value: 0
      value2:
        description: fCCU=fSYS/ 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_MLINKCLKCR_PBDIV:
    enum:
      value1:
        description: fPERIPH=fCPU
        value: 0
      value2:
        description: fPERIPH=fCPU/ 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_MLINKCLKCR_CPUDIV:
    enum:
      value1:
        description: fCPU=fSYS
        value: 0
      value2:
        description: fCPU=fSYS/ 2
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_MLINKCLKCR_SYSSEL:
    enum:
      value1:
        description: fOFIclock
        value: 0
      value2:
        description: fPLLclock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_WDTCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_CCUCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_EBUCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_ETH0CR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_MMCCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_USBCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_SLEEPCR_SYSSEL:
    enum:
      value1:
        description: fOFI clock
        value: 0
      value2:
        description: fPLL clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_WDTCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_CCUCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_EBUCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_ETH0CR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_MMCCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_USBCR:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_VCOPDN:
    enum:
      value1:
        description: Switch off VCO of main PLL
        value: 1
      value2:
        description: No effect
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_PLLPDN:
    enum:
      value1:
        description: Switch off main PLL
        value: 1
      value2:
        description: No effect
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_FPDN:
    enum:
      value1:
        description: Flash power down module
        value: 1
      value2:
        description: No effect
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_DSLEEPCR_SYSSEL:
    enum:
      value1:
        description: fOFI clock
        value: 0
      value2:
        description: fPLL clock
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_ERU1:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_USIC0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_POSIF1:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_POSIF0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_CCU81:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_CCU80:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_CCU42:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_CCU41:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_CCU40:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_DSD:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT0_VADC:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_ERU1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_USIC0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_POSIF1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_POSIF0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_CCU81:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_CCU80:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_CCU42:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_CCU41:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_CCU40:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_DSD:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET0_VADC:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_ERU1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_USIC0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_POSIF1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_POSIF0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_CCU81:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_CCU80:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_CCU42:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_CCU41:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_CCU40:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_DSD:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR0_VADC:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_PPORTS:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_USIC2:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_USIC1:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_MMCI:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_DAC:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_MCAN0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_LEDTSCU0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT1_CCU43:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_PPORTS:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_USIC2:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_USIC1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_MMCI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_DAC:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_MCAN0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_LEDTSCU0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET1_CCU43:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_PPORTS:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_USIC2:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_USIC1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_MMCI:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_DAC:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_MCAN0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_LEDTSCU0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR1_CCU43:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_USB:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_FCE:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_DMA1:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_DMA0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_ETH0:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT2_WDT:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_USB:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_FCE:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_DMA1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_DMA0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_ETH0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET2_WDT:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_USB:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_FCE:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_DMA1:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_DMA0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_ETH0:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR2_WDT:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSTAT3_EBU:
    enum:
      value1:
        description: Gating de-asserted
        value: 0
      value2:
        description: Gating asserted
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATSET3_EBU:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Enable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SCU_CLK_CGATCLR3_EBU:
    enum:
      value1:
        description: No effect
        value: 0
      value2:
        description: Disable gating
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
