{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@84:94@HdlIdDef", "  notintable <= notintable_s;\n  disperr <= disperr_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nif (REGISTER_INPUTS > 0) begin\n  reg                                     patternalign_en_r;\n  reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;\n  always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@85:95", "  disperr <= disperr_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nif (REGISTER_INPUTS > 0) begin\n  reg                                     patternalign_en_r;\n  reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;\n  always @(posedge clk) begin\n    patternalign_en_r <= patternalign_en;\n"]], "Diff Content": {"Delete": [[89, "genvar lane;\n"]], "Add": []}}