/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.9
Hash     : 59d0f0d
Date     : Sep 27 2024
Type     : Engineering
Log Time   : Fri Sep 27 06:20:27 2024 GMT

[ 11:20:27 ] Analysis has started
[ 11:20:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/analysis/bitonic_mesh_analyzer.cmd
[ 11:20:29 ] Duration: 1641 ms. Max utilization: 132 MB
[ 11:20:29 ] Synthesize has started
[ 11:20:29 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/yosys -s bitonic_mesh.ys -l bitonic_mesh_synth.log
[ 15:33:01 ] Duration: 15152246 ms. Max utilization: 24697 MB
[ 15:33:08 ] Packing has started
[ 15:33:08 ] Analysis has started
[ 15:33:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/etc/devices/gemini_compact_320x218/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/synthesis/fabric_bitonic_mesh_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report bitonic_mesh_post_place_timing.rpt --device castor320x218_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top system100 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/routing/fabric_bitonic_mesh_post_synth.route --pack
[ 16:57:49 ] Duration: 5081587 ms. Max utilization: 13905 MB
[ 16:57:50 ] Placement has started
[ 16:57:50 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/etc/devices/gemini_compact_320x218/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/synthesis/fabric_bitonic_mesh_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report bitonic_mesh_post_place_timing.rpt --device castor320x218_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top system100 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/routing/fabric_bitonic_mesh_post_synth.route --place
[ 22:56:19 ] Duration: 21509492 ms. Max utilization: 13788 MB
[ 22:56:20 ] Route has started
[ 22:56:20 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/etc/devices/gemini_compact_320x218/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/synthesis/fabric_bitonic_mesh_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report bitonic_mesh_post_place_timing.rpt --device castor320x218_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top system100 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/routing/fabric_bitonic_mesh_post_synth.route --route
