Record=SheetSymbol|SourceDocument=Sinsitro_Clk_00B.SchDoc|Designator=Analog|SchDesignator=Analog|FileName=Sinistro_Clk_30B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_30B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinsitro_Clk_00B.SchDoc|Designator=CPLD board|SchDesignator=CPLD board|FileName=Sinistro_Clk_10B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_10B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=Bias Voltages|SchDesignator=Bias Voltages|FileName=Sinistro_Clk_34B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_34B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=P3A|SchDesignator=P3A|FileName=Sinistro_Clk_33B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_33B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=P3B|SchDesignator=P3B|FileName=Sinistro_Clk_33B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_33B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=PPhase1/212|SchDesignator=REPEAT(PPhase1/2,12,15)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=PPhase1/213|SchDesignator=REPEAT(PPhase1/2,12,15)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=PPhase1/214|SchDesignator=REPEAT(PPhase1/2,12,15)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=PPhase1/215|SchDesignator=REPEAT(PPhase1/2,12,15)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps1|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps2|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps3|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps4|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps5|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=RefAmps6|SchDesignator=REPEAT(RefAmps,1,6)|FileName=Sinistro_Clk_31B.SchDoc|SymbolType=Normal|RawFileName=Sinistro_Clk_31B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase1|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase2|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase3|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase4|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase5|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase6|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase7|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase8|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=SerialPhase9|SchDesignator=REPEAT(Serial Phase,1,9)|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=Reset Gate|SchDesignator=Reset Gate|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=Summing Gate|SchDesignator=Summing Gate|FileName=Sinistro_Clk_32B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_32B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=TGA|SchDesignator=TGA|FileName=Sinistro_Clk_33B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_33B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Sinistro_Clk_30B.SchDoc|Designator=TGB|SchDesignator=TGB|FileName=Sinistro_Clk_33B.schdoc|SymbolType=Normal|RawFileName=Sinistro_Clk_33B.schdoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=TopLevelDocument|FileName=Sinsitro_Clk_00B.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U9|DocumentName=Sinistro_Clk_10B.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|NexusDeviceId=EPM240T100C3|SubPartUniqueId1=SSDUMJKM|SubPartDocPath1=Sinistro_Clk_10B.SchDoc|SubPartUniqueId2=QSUBXTLW|SubPartDocPath2=Sinistro_Clk_10B.SchDoc|SubPartUniqueId3=SMPMUPCA|SubPartDocPath3=Sinistro_Clk_10B.SchDoc|SubPartUniqueId4=HSLCSJSF|SubPartDocPath4=Sinistro_Clk_10B.SchDoc|SubPartUniqueId5=JTBOWPKI|SubPartDocPath5=Sinistro_Clk_10B.SchDoc
