Analysis & Synthesis report for singlecycle
Sat Nov 16 11:10:04 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: singlecycle:dut|BRC:BRC_block|mux_2to1:mux_block
 13. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|mux_4to1:mux
 14. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[0].Byte_sel
 15. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[1].Byte_sel
 16. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[2].Byte_sel
 17. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[3].Byte_sel
 18. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[0].Byte_sel
 19. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[1].Byte_sel
 20. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[2].Byte_sel
 21. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[3].Byte_sel
 22. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1
 23. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:muxout_2to1
 24. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[0].Byte_sel
 25. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[1].Byte_sel
 26. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[2].Byte_sel
 27. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[3].Byte_sel
 28. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[0].Byte_sel
 29. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[1].Byte_sel
 30. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[2].Byte_sel
 31. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[3].Byte_sel
 32. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_4to1:muxout_4to1
 33. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:muxout_2to1
 34. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[0].Byte_sel
 35. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[1].Byte_sel
 36. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[2].Byte_sel
 37. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[3].Byte_sel
 38. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[0].Byte_sel
 39. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[1].Byte_sel
 40. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[2].Byte_sel
 41. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[3].Byte_sel
 42. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_4to1:muxout_4to1
 43. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:muxout_2to1
 44. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[0].Byte_sel
 45. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[1].Byte_sel
 46. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[2].Byte_sel
 47. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[3].Byte_sel
 48. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[0].Byte_sel
 49. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[1].Byte_sel
 50. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[2].Byte_sel
 51. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[3].Byte_sel
 52. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_4to1:muxout_4to1
 53. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:muxout_2to1
 54. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[0].Byte_sel
 55. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[1].Byte_sel
 56. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[2].Byte_sel
 57. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[3].Byte_sel
 58. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[0].Byte_sel
 59. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[1].Byte_sel
 60. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[2].Byte_sel
 61. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[3].Byte_sel
 62. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_4to1:muxout_4to1
 63. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:muxout_2to1
 64. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_2to1:mux_hex
 65. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_4to1:mux_io_ld
 66. Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_
 67. Parameter Settings for User Entity Instance: singlecycle:dut|mux_4to1:wb_block
 68. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf"
 69. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg"
 70. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg"
 71. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1"
 72. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:flag_buf"
 73. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:swiches_buf"
 74. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:bottons_buf"
 75. Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block"
 76. Port Connectivity Checks: "singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor"
 77. Port Connectivity Checks: "singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit"
 78. Port Connectivity Checks: "singlecycle:dut|alu:alu_block|subtractor:sub_unit"
 79. Port Connectivity Checks: "singlecycle:dut|alu:alu_block|adder:add_unit"
 80. Port Connectivity Checks: "singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block"
 81. Port Connectivity Checks: "singlecycle:dut|regfile:regfile_block|register:register_loop[0].register_inst"
 82. Port Connectivity Checks: "singlecycle:dut|controlunit:controlunit"
 83. Port Connectivity Checks: "singlecycle:dut"
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 16 11:10:04 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; singlecycle                                     ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,142                                           ;
;     Total combinational functions  ; 3,017                                           ;
;     Dedicated logic registers      ; 1,297                                           ;
; Total registers                    ; 1297                                            ;
; Total pins                         ; 145                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; wrapper            ; singlecycle        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+-------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; ../00_src/LSU/00_src/sram_IS61WV25616_controller_32b_5lr.sv ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/sram_IS61WV25616_controller_32b_5lr.sv ;         ;
; ../00_src/singlecycle.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/singlecycle.sv                                    ;         ;
; ../00_src/pc_reg.sv                                         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/pc_reg.sv                                         ;         ;
; ../00_src/pc_plus4.sv                                       ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/pc_plus4.sv                                       ;         ;
; ../00_src/immGen.sv                                         ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/immGen.sv                                         ;         ;
; ../00_src/imem.sv                                           ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/imem.sv                                           ;         ;
; ../00_src/controlunit.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/controlunit.sv                                    ;         ;
; ../00_src/regfile/register.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/regfile/register.sv                               ;         ;
; ../00_src/regfile/regfile.sv                                ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/regfile/regfile.sv                                ;         ;
; ../00_src/regfile/MUX2.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/regfile/MUX2.sv                                   ;         ;
; ../00_src/regfile/MUX.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/regfile/MUX.sv                                    ;         ;
; ../00_src/regfile/decoder_5to32.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/regfile/decoder_5to32.sv                          ;         ;
; ../00_src/LSU/00_src/register_nor.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/register_nor.sv                        ;         ;
; ../00_src/LSU/00_src/register_byte_word.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/register_byte_word.sv                  ;         ;
; ../00_src/LSU/00_src/output_buffer.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/output_buffer.sv                       ;         ;
; ../00_src/LSU/00_src/out_mux.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/out_mux.sv                             ;         ;
; ../00_src/LSU/00_src/mux_4to1.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/mux_4to1.sv                            ;         ;
; ../00_src/LSU/00_src/LSU.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/LSU.sv                                 ;         ;
; ../00_src/LSU/00_src/input_buffer.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/input_buffer.sv                        ;         ;
; ../00_src/LSU/00_src/decoder_2to4.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/decoder_2to4.sv                        ;         ;
; ../00_src/LSU/00_src/decode_buf.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/LSU/00_src/decode_buf.sv                          ;         ;
; ../00_src/BRC/00_src/mux_2to1.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/BRC/00_src/mux_2to1.sv                            ;         ;
; ../00_src/BRC/00_src/cla_32bit.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/BRC/00_src/cla_32bit.sv                           ;         ;
; ../00_src/BRC/00_src/cla_4bit.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/BRC/00_src/cla_4bit.sv                            ;         ;
; ../00_src/BRC/00_src/BRC.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/BRC/00_src/BRC.sv                                 ;         ;
; ../00_src/alu/xor_32bit.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/xor_32bit.sv                                  ;         ;
; ../00_src/alu/subtractor.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/subtractor.sv                                 ;         ;
; ../00_src/alu/sra.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/sra.sv                                        ;         ;
; ../00_src/alu/sltu.sv                                       ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/sltu.sv                                       ;         ;
; ../00_src/alu/slt.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/slt.sv                                        ;         ;
; ../00_src/alu/slr.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/slr.sv                                        ;         ;
; ../00_src/alu/sll.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/sll.sv                                        ;         ;
; ../00_src/alu/or_32bit.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/or_32bit.sv                                   ;         ;
; ../00_src/alu/full_adder.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/full_adder.sv                                 ;         ;
; ../00_src/alu/and_32bit.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/and_32bit.sv                                  ;         ;
; ../00_src/alu/alu.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/alu.sv                                        ;         ;
; ../00_src/alu/adder.sv                                      ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/00_src/alu/adder.sv                                      ;         ;
; output_files/wrapper.sv                                     ; yes             ; User SystemVerilog HDL File  ; D:/CTMT/singlecycle_ver2/04_kit/output_files/wrapper.sv                           ;         ;
; instruction.txt                                             ; yes             ; Auto-Found File              ; D:/CTMT/singlecycle_ver2/04_kit/instruction.txt                                   ;         ;
+-------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,142    ;
;                                             ;          ;
; Total combinational functions               ; 3017     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2473     ;
;     -- 3 input functions                    ; 389      ;
;     -- <=2 input functions                  ; 155      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2988     ;
;     -- arithmetic mode                      ; 29       ;
;                                             ;          ;
; Total registers                             ; 1297     ;
;     -- Dedicated logic registers            ; 1297     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 145      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1297     ;
; Total fan-out                               ; 16544    ;
; Average fan-out                             ; 3.71     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                                ; 3017 (0)          ; 1297 (0)     ; 0           ; 0            ; 0       ; 0         ; 145  ; 0            ; |wrapper                                                                                                                   ; work         ;
;    |singlecycle:dut|                                    ; 3017 (144)        ; 1297 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut                                                                                                   ; work         ;
;       |BRC:BRC_block|                                   ; 49 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block                                                                                     ; work         ;
;          |cla_32bit:sub_block|                          ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block                                                                 ; work         ;
;             |cla_4bit:cla_loop[1].cla|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[1].cla                                        ; work         ;
;             |cla_4bit:cla_loop[3].cla|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla                                        ; work         ;
;             |cla_4bit:cla_loop[5].cla|                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[5].cla                                        ; work         ;
;             |cla_4bit:cla_loop[6].cla|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[6].cla                                        ; work         ;
;             |cla_4bit:cla_loop[7].cla|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[7].cla                                        ; work         ;
;       |LSU:lsu_block|                                   ; 180 (1)           ; 273 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block                                                                                     ; work         ;
;          |decode_buf:sel_buf|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|decode_buf:sel_buf                                                                  ; work         ;
;          |input_buffer:input_buff|                      ; 5 (5)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff                                                             ; work         ;
;             |register:bottons_buf|                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:bottons_buf                                        ; work         ;
;             |register:flag_buf|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:flag_buf                                           ; work         ;
;             |register:swiches_buf|                      ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:swiches_buf                                        ; work         ;
;          |out_mux:mux_out_data|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data                                                                ; work         ;
;          |output_buffer:output_buf|                     ; 70 (8)            ; 160 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf                                                            ; work         ;
;             |decoder_2to4:decode_stage|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|decoder_2to4:decode_stage                                  ; work         ;
;             |mux_2to1:mux_hex|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_2to1:mux_hex                                           ; work         ;
;             |mux_4to1:mux_io_ld|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_4to1:mux_io_ld                                         ; work         ;
;             |register_byte_word:green_reg|              ; 7 (4)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg                               ; work         ;
;                |mux_2to1:muxout_2to1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:muxout_2to1          ; work         ;
;                |mux_4to1:muxout_4to1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_4to1:muxout_4to1          ; work         ;
;                |register_nor:reg8[0].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[0].Byte_sel ; work         ;
;                |register_nor:reg8[1].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[1].Byte_sel ; work         ;
;                |register_nor:reg8[2].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[2].Byte_sel ; work         ;
;                |register_nor:reg8[3].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[3].Byte_sel ; work         ;
;             |register_byte_word:hex1_reg|               ; 18 (4)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg                                ; work         ;
;                |mux_2to1:mux_2[2].Byte_sel|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[2].Byte_sel     ; work         ;
;                |mux_2to1:mux_2[3].Byte_sel|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[3].Byte_sel     ; work         ;
;                |mux_4to1:muxout_4to1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_4to1:muxout_4to1           ; work         ;
;                |register_nor:reg8[0].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[0].Byte_sel  ; work         ;
;                |register_nor:reg8[1].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[1].Byte_sel  ; work         ;
;                |register_nor:reg8[2].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[2].Byte_sel  ; work         ;
;                |register_nor:reg8[3].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[3].Byte_sel  ; work         ;
;             |register_byte_word:hex2_reg|               ; 6 (4)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg                                ; work         ;
;                |mux_4to1:muxout_4to1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_4to1:muxout_4to1           ; work         ;
;                |register_nor:reg8[0].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[0].Byte_sel  ; work         ;
;                |register_nor:reg8[1].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[1].Byte_sel  ; work         ;
;                |register_nor:reg8[2].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[2].Byte_sel  ; work         ;
;                |register_nor:reg8[3].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[3].Byte_sel  ; work         ;
;             |register_byte_word:lcd_reg|                ; 7 (4)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg                                 ; work         ;
;                |mux_2to1:muxout_2to1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:muxout_2to1            ; work         ;
;                |mux_4to1:muxout_4to1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_4to1:muxout_4to1            ; work         ;
;                |register_nor:reg8[0].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[0].Byte_sel   ; work         ;
;                |register_nor:reg8[1].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[1].Byte_sel   ; work         ;
;                |register_nor:reg8[2].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[2].Byte_sel   ; work         ;
;                |register_nor:reg8[3].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[3].Byte_sel   ; work         ;
;             |register_byte_word:red_reg|                ; 19 (4)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg                                 ; work         ;
;                |mux_2to1:mux_2[1].Byte_sel|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[1].Byte_sel      ; work         ;
;                |mux_2to1:mux_2[2].Byte_sel|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[2].Byte_sel      ; work         ;
;                |mux_2to1:mux_2[3].Byte_sel|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[3].Byte_sel      ; work         ;
;                |mux_2to1:muxout_2to1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:muxout_2to1            ; work         ;
;                |mux_4to1:muxout_4to1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1            ; work         ;
;                |register_nor:reg8[0].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[0].Byte_sel   ; work         ;
;                |register_nor:reg8[1].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[1].Byte_sel   ; work         ;
;                |register_nor:reg8[2].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[2].Byte_sel   ; work         ;
;                |register_nor:reg8[3].Byte_sel|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[3].Byte_sel   ; work         ;
;          |sram_IS61WV25616_controller_32b_5lr:sram_buf| ; 101 (101)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf                                        ; work         ;
;       |alu:alu_block|                                   ; 719 (240)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block                                                                                     ; work         ;
;          |adder:add_unit|                               ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit                                                                      ; work         ;
;             |full_adder:gen_block[10].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[10].fa                                          ; work         ;
;             |full_adder:gen_block[11].fa|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa                                          ; work         ;
;             |full_adder:gen_block[12].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[12].fa                                          ; work         ;
;             |full_adder:gen_block[13].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[13].fa                                          ; work         ;
;             |full_adder:gen_block[14].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[14].fa                                          ; work         ;
;             |full_adder:gen_block[15].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[15].fa                                          ; work         ;
;             |full_adder:gen_block[16].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[16].fa                                          ; work         ;
;             |full_adder:gen_block[17].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[17].fa                                          ; work         ;
;             |full_adder:gen_block[18].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[18].fa                                          ; work         ;
;             |full_adder:gen_block[19].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[19].fa                                          ; work         ;
;             |full_adder:gen_block[1].fa|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[1].fa                                           ; work         ;
;             |full_adder:gen_block[20].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa                                          ; work         ;
;             |full_adder:gen_block[21].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[21].fa                                          ; work         ;
;             |full_adder:gen_block[22].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[22].fa                                          ; work         ;
;             |full_adder:gen_block[23].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[23].fa                                          ; work         ;
;             |full_adder:gen_block[24].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa                                          ; work         ;
;             |full_adder:gen_block[25].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[25].fa                                          ; work         ;
;             |full_adder:gen_block[26].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[26].fa                                          ; work         ;
;             |full_adder:gen_block[27].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[27].fa                                          ; work         ;
;             |full_adder:gen_block[28].fa|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa                                          ; work         ;
;             |full_adder:gen_block[29].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[29].fa                                          ; work         ;
;             |full_adder:gen_block[2].fa|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa                                           ; work         ;
;             |full_adder:gen_block[30].fa|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[30].fa                                          ; work         ;
;             |full_adder:gen_block[3].fa|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[3].fa                                           ; work         ;
;             |full_adder:gen_block[4].fa|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[4].fa                                           ; work         ;
;             |full_adder:gen_block[5].fa|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa                                           ; work         ;
;             |full_adder:gen_block[6].fa|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[6].fa                                           ; work         ;
;             |full_adder:gen_block[7].fa|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[7].fa                                           ; work         ;
;             |full_adder:gen_block[8].fa|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa                                           ; work         ;
;             |full_adder:gen_block[9].fa|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[9].fa                                           ; work         ;
;          |and_32bit:and_unit|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|and_32bit:and_unit                                                                  ; work         ;
;          |or_32bit:or_unit|                             ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|or_32bit:or_unit                                                                    ; work         ;
;          |sll:sll_unit|                                 ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|sll:sll_unit                                                                        ; work         ;
;          |slr:slr_unit|                                 ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slr:slr_unit                                                                        ; work         ;
;          |slt:slt_unit|                                 ; 30 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit                                                                        ; work         ;
;             |adder:subtractor_unit|                     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit                                                  ; work         ;
;                |full_adder:gen_block[15].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[15].fa                      ; work         ;
;                |full_adder:gen_block[16].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa                      ; work         ;
;                |full_adder:gen_block[17].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[17].fa                      ; work         ;
;                |full_adder:gen_block[18].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa                      ; work         ;
;                |full_adder:gen_block[19].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[19].fa                      ; work         ;
;                |full_adder:gen_block[20].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[20].fa                      ; work         ;
;                |full_adder:gen_block[21].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[21].fa                      ; work         ;
;                |full_adder:gen_block[22].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[22].fa                      ; work         ;
;                |full_adder:gen_block[24].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa                      ; work         ;
;                |full_adder:gen_block[25].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[25].fa                      ; work         ;
;                |full_adder:gen_block[27].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[27].fa                      ; work         ;
;                |full_adder:gen_block[28].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa                      ; work         ;
;                |full_adder:gen_block[30].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[30].fa                      ; work         ;
;                |full_adder:gen_block[31].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[31].fa                      ; work         ;
;          |sra:sra_unit|                                 ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|sra:sra_unit                                                                        ; work         ;
;          |subtractor:sub_unit|                          ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit                                                                 ; work         ;
;             |adder:adder_inst|                          ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst                                                ; work         ;
;                |full_adder:fa0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:fa0                                 ; work         ;
;                |full_adder:gen_block[10].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa                    ; work         ;
;                |full_adder:gen_block[11].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[11].fa                    ; work         ;
;                |full_adder:gen_block[12].fa|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[12].fa                    ; work         ;
;                |full_adder:gen_block[13].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[13].fa                    ; work         ;
;                |full_adder:gen_block[14].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[14].fa                    ; work         ;
;                |full_adder:gen_block[15].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[15].fa                    ; work         ;
;                |full_adder:gen_block[16].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[16].fa                    ; work         ;
;                |full_adder:gen_block[17].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[17].fa                    ; work         ;
;                |full_adder:gen_block[18].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[18].fa                    ; work         ;
;                |full_adder:gen_block[1].fa|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[1].fa                     ; work         ;
;                |full_adder:gen_block[20].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[20].fa                    ; work         ;
;                |full_adder:gen_block[21].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[21].fa                    ; work         ;
;                |full_adder:gen_block[22].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[22].fa                    ; work         ;
;                |full_adder:gen_block[23].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[23].fa                    ; work         ;
;                |full_adder:gen_block[24].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[24].fa                    ; work         ;
;                |full_adder:gen_block[25].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[25].fa                    ; work         ;
;                |full_adder:gen_block[26].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[26].fa                    ; work         ;
;                |full_adder:gen_block[27].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[27].fa                    ; work         ;
;                |full_adder:gen_block[28].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[28].fa                    ; work         ;
;                |full_adder:gen_block[29].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[29].fa                    ; work         ;
;                |full_adder:gen_block[2].fa|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[2].fa                     ; work         ;
;                |full_adder:gen_block[3].fa|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[3].fa                     ; work         ;
;                |full_adder:gen_block[4].fa|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa                     ; work         ;
;                |full_adder:gen_block[5].fa|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[5].fa                     ; work         ;
;                |full_adder:gen_block[6].fa|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[6].fa                     ; work         ;
;                |full_adder:gen_block[7].fa|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa                     ; work         ;
;                |full_adder:gen_block[8].fa|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[8].fa                     ; work         ;
;                |full_adder:gen_block[9].fa|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[9].fa                     ; work         ;
;          |xor_32bit:xor_unit|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|alu:alu_block|xor_32bit:xor_unit                                                                  ; work         ;
;       |controlunit:controlunit|                         ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|controlunit:controlunit                                                                           ; work         ;
;       |imem:imem_block|                                 ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|imem:imem_block                                                                                   ; work         ;
;       |immGen:immGen_block|                             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|immGen:immGen_block                                                                               ; work         ;
;       |mux_4to1:wb_block|                               ; 349 (349)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|mux_4to1:wb_block                                                                                 ; work         ;
;       |pc_plus4:pc_plus4_block|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|pc_plus4:pc_plus4_block                                                                           ; work         ;
;       |pc_reg:pc_reg_block|                             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|pc_reg:pc_reg_block                                                                               ; work         ;
;       |regfile:regfile_block|                           ; 1343 (0)          ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block                                                                             ; work         ;
;          |MUX2:rdaddr_en|                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|MUX2:rdaddr_en                                                              ; work         ;
;          |MUX:muxA|                                     ; 646 (646)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxA                                                                    ; work         ;
;          |MUX:muxB|                                     ; 646 (646)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxB                                                                    ; work         ;
;          |decoder_5to32:decoder5_32|                    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|decoder_5to32:decoder5_32                                                   ; work         ;
;          |register:register_loop[10].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[10].register_inst                                    ; work         ;
;          |register:register_loop[11].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[11].register_inst                                    ; work         ;
;          |register:register_loop[12].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[12].register_inst                                    ; work         ;
;          |register:register_loop[13].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[13].register_inst                                    ; work         ;
;          |register:register_loop[14].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[14].register_inst                                    ; work         ;
;          |register:register_loop[15].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[15].register_inst                                    ; work         ;
;          |register:register_loop[16].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[16].register_inst                                    ; work         ;
;          |register:register_loop[17].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[17].register_inst                                    ; work         ;
;          |register:register_loop[18].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[18].register_inst                                    ; work         ;
;          |register:register_loop[19].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[19].register_inst                                    ; work         ;
;          |register:register_loop[1].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[1].register_inst                                     ; work         ;
;          |register:register_loop[20].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[20].register_inst                                    ; work         ;
;          |register:register_loop[21].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[21].register_inst                                    ; work         ;
;          |register:register_loop[22].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[22].register_inst                                    ; work         ;
;          |register:register_loop[23].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[23].register_inst                                    ; work         ;
;          |register:register_loop[24].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[24].register_inst                                    ; work         ;
;          |register:register_loop[25].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[25].register_inst                                    ; work         ;
;          |register:register_loop[26].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[26].register_inst                                    ; work         ;
;          |register:register_loop[27].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[27].register_inst                                    ; work         ;
;          |register:register_loop[28].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[28].register_inst                                    ; work         ;
;          |register:register_loop[29].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[29].register_inst                                    ; work         ;
;          |register:register_loop[2].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[2].register_inst                                     ; work         ;
;          |register:register_loop[30].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[30].register_inst                                    ; work         ;
;          |register:register_loop[31].register_inst|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[31].register_inst                                    ; work         ;
;          |register:register_loop[3].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[3].register_inst                                     ; work         ;
;          |register:register_loop[4].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[4].register_inst                                     ; work         ;
;          |register:register_loop[5].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[5].register_inst                                     ; work         ;
;          |register:register_loop[6].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[6].register_inst                                     ; work         ;
;          |register:register_loop[7].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[7].register_inst                                     ; work         ;
;          |register:register_loop[8].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[8].register_inst                                     ; work         ;
;          |register:register_loop[9].register_inst|      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[9].register_inst                                     ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q                                                                                                    ;
+-------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+---------------------+
; Name                    ; sram_state_q.StReadAck ; sram_state_q.StRead3 ; sram_state_q.StRead2 ; sram_state_q.StRead1 ; sram_state_q.StRead0 ; sram_state_q.StWriteAck ; sram_state_q.StWrite ; sram_state_q.StIdle ;
+-------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+---------------------+
; sram_state_q.StIdle     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 0                   ;
; sram_state_q.StWrite    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 1                    ; 1                   ;
; sram_state_q.StWriteAck ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                       ; 0                    ; 1                   ;
; sram_state_q.StRead0    ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                       ; 0                    ; 1                   ;
; sram_state_q.StRead1    ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                       ; 0                    ; 1                   ;
; sram_state_q.StRead2    ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                       ; 0                    ; 1                   ;
; sram_state_q.StRead3    ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 1                   ;
; sram_state_q.StReadAck  ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                    ; 1                   ;
+-------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                                ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:flag_buf|Q[1..31]          ; Stuck at GND due to stuck port data_in                                                            ;
; singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:swiches_buf|Q[17..31]      ; Stuck at GND due to stuck port data_in                                                            ;
; singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:bottons_buf|Q[4..31]       ; Stuck at GND due to stuck port data_in                                                            ;
; singlecycle:dut|regfile:regfile_block|register:register_loop[0].register_inst|Q[0..31]    ; Stuck at GND due to stuck port data_in                                                            ;
; singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|bmask_q[0..2]  ; Merged with singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|bmask_q[3] ;
; singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q~2 ; Lost fanout                                                                                       ;
; singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q~3 ; Lost fanout                                                                                       ;
; singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q~4 ; Lost fanout                                                                                       ;
; Total Number of Removed Registers = 112                                                   ;                                                                                                   ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1297  ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 1206  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1235  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|rdata_q[2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|rdata_q[18]  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|addr_q[7]    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|wdata_q[8]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wrapper|singlecycle:dut|alu:alu_block|sll:sll_unit|stage2[24]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |wrapper|singlecycle:dut|immGen:immGen_block|Selector15                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|singlecycle:dut|alu:alu_block|slr:slr_unit|stage3[3]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper|singlecycle:dut|operand_b[20]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf|sram_state_q ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper|singlecycle:dut|alu:alu_block|slr:slr_unit|stage4[1]                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxA|Mux23                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxB|Mux0                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |wrapper|singlecycle:dut|operand_b[26]                                                           ;
; 19:1               ; 29 bits   ; 348 LEs       ; 232 LEs              ; 116 LEs                ; No         ; |wrapper|singlecycle:dut|alu:alu_block|Mux14                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |wrapper|singlecycle:dut|operand_b[2]                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |wrapper|singlecycle:dut|operand_b[14]                                                           ;
; 16:1               ; 15 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |wrapper|singlecycle:dut|mux_4to1:wb_block|Mux8                                                  ;
; 18:1               ; 9 bits    ; 108 LEs       ; 72 LEs               ; 36 LEs                 ; No         ; |wrapper|singlecycle:dut|mux_4to1:wb_block|Mux18                                                 ;
; 33:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; No         ; |wrapper|singlecycle:dut|mux_4to1:wb_block|Mux27                                                 ;
; 33:1               ; 3 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |wrapper|singlecycle:dut|mux_4to1:wb_block|Mux28                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|BRC:BRC_block|mux_2to1:mux_block ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|mux_4to1:mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[0].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[1].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[2].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[3].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[0].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[1].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[2].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[3].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:muxout_2to1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[0].Byte_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[1].Byte_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[2].Byte_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[3].Byte_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[0].Byte_sel ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[1].Byte_sel ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[2].Byte_sel ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[3].Byte_sel ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_4to1:muxout_4to1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:muxout_2to1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[0].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[1].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[2].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[3].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[0].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[1].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[2].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[3].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_4to1:muxout_4to1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:muxout_2to1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[0].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[1].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[2].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[3].Byte_sel ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[0].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[1].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[2].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[3].Byte_sel ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_4to1:muxout_4to1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:muxout_2to1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[0].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[1].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[2].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[3].Byte_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[0].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[1].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[2].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[3].Byte_sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_4to1:muxout_4to1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:muxout_2to1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_2to1:mux_hex ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_4to1:mux_io_ld ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_ ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singlecycle:dut|mux_4to1:wb_block ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf"                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_ADDR  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (18 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_BMASK ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg"        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Q_store[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg"        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Q_store[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q_store[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; d0[31..8] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d1[31..8] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d2[31..8] ; Input ; Info     ; Stuck at GND                                                                                        ;
; d3[31..8] ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:flag_buf" ;
+----------+-------+----------+-----------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------+
; D[31..1] ; Input ; Info     ; Stuck at GND                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:swiches_buf" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:bottons_buf" ;
+----------+-------+----------+--------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------+
; en       ; Input ; Info     ; Stuck at VCC                                                             ;
; D[31..4] ; Input ; Info     ; Stuck at GND                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|LSU:lsu_block"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_io_btn ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sum  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cin        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sum[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|alu:alu_block|subtractor:sub_unit"                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|alu:alu_block|adder:add_unit"                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|regfile:regfile_block|register:register_loop[0].register_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut|controlunit:controlunit"                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; l_unsigned ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singlecycle:dut"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_io_sw[31..17]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_io_btn[31..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_pc_debug        ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_insn_vld        ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_io_ledr[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_ledg[31..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_lcd          ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 16 11:09:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/sram_is61wv25616_controller_32b_5lr.sv
    Info (12023): Found entity 1: sram_IS61WV25616_controller_32b_5lr
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/01_tb/testbench.sv
    Info (12023): Found entity 1: design_test
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/singlecycle.sv
    Info (12023): Found entity 1: singlecycle
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/pc_reg.sv
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/pc_plus4.sv
    Info (12023): Found entity 1: pc_plus4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/immgen.sv
    Info (12023): Found entity 1: immGen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/controlunit.sv
    Info (12023): Found entity 1: controlunit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/regfile/register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/regfile/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/regfile/mux2.sv
    Info (12023): Found entity 1: MUX2
Warning (12090): Entity "MUX" obtained from "../00_src/regfile/MUX.sv" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/regfile/mux.sv
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/regfile/decoder_5to32.sv
    Info (12023): Found entity 1: decoder_5to32
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/register_nor.sv
    Info (12023): Found entity 1: register_nor
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/register_byte_word.sv
    Info (12023): Found entity 1: register_byte_word
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/output_buffer.sv
    Info (12023): Found entity 1: output_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/out_mux.sv
    Info (12023): Found entity 1: out_mux
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/lsu.sv
    Info (12023): Found entity 1: LSU
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/input_buffer.sv
    Info (12023): Found entity 1: input_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/decoder_2to4.sv
    Info (12023): Found entity 1: decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/lsu/00_src/decode_buf.sv
    Info (12023): Found entity 1: decode_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/brc/00_src/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/brc/00_src/cla_32bit.sv
    Info (12023): Found entity 1: cla_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/brc/00_src/cla_4bit.sv
    Info (12023): Found entity 1: cla_4bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/brc/00_src/brc.sv
    Info (12023): Found entity 1: BRC
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/subtractor.sv
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/sra.sv
    Info (12023): Found entity 1: sra
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/sltu.sv
    Info (12023): Found entity 1: sltu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/slt.sv
    Info (12023): Found entity 1: slt
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/slr.sv
    Info (12023): Found entity 1: slr
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/sll.sv
    Info (12023): Found entity 1: sll
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/singlecycle_ver2/00_src/alu/adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file output_files/wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at wrapper.sv(30): truncated value with size 42 to match size of target (32)
Info (12128): Elaborating entity "singlecycle" for hierarchy "singlecycle:dut"
Info (12128): Elaborating entity "controlunit" for hierarchy "singlecycle:dut|controlunit:controlunit"
Info (12128): Elaborating entity "pc_reg" for hierarchy "singlecycle:dut|pc_reg:pc_reg_block"
Info (12128): Elaborating entity "pc_plus4" for hierarchy "singlecycle:dut|pc_plus4:pc_plus4_block"
Info (12128): Elaborating entity "imem" for hierarchy "singlecycle:dut|imem:imem_block"
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (67) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "mem.data_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "immGen" for hierarchy "singlecycle:dut|immGen:immGen_block"
Info (12128): Elaborating entity "regfile" for hierarchy "singlecycle:dut|regfile:regfile_block"
Info (12128): Elaborating entity "MUX2" for hierarchy "singlecycle:dut|regfile:regfile_block|MUX2:rdaddr_en"
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "singlecycle:dut|regfile:regfile_block|decoder_5to32:decoder5_32"
Info (12128): Elaborating entity "register" for hierarchy "singlecycle:dut|regfile:regfile_block|register:register_loop[0].register_inst"
Info (12128): Elaborating entity "MUX" for hierarchy "singlecycle:dut|regfile:regfile_block|MUX:muxA"
Info (12128): Elaborating entity "BRC" for hierarchy "singlecycle:dut|BRC:BRC_block"
Info (12128): Elaborating entity "cla_32bit" for hierarchy "singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block"
Info (12128): Elaborating entity "cla_4bit" for hierarchy "singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[0].cla"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "singlecycle:dut|BRC:BRC_block|mux_2to1:mux_block"
Info (12128): Elaborating entity "alu" for hierarchy "singlecycle:dut|alu:alu_block"
Info (12128): Elaborating entity "adder" for hierarchy "singlecycle:dut|alu:alu_block|adder:add_unit"
Info (12128): Elaborating entity "full_adder" for hierarchy "singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:fa0"
Info (12128): Elaborating entity "subtractor" for hierarchy "singlecycle:dut|alu:alu_block|subtractor:sub_unit"
Info (12128): Elaborating entity "slt" for hierarchy "singlecycle:dut|alu:alu_block|slt:slt_unit"
Info (12128): Elaborating entity "sltu" for hierarchy "singlecycle:dut|alu:alu_block|sltu:sltu_unit"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "singlecycle:dut|alu:alu_block|xor_32bit:xor_unit"
Info (12128): Elaborating entity "or_32bit" for hierarchy "singlecycle:dut|alu:alu_block|or_32bit:or_unit"
Info (12128): Elaborating entity "and_32bit" for hierarchy "singlecycle:dut|alu:alu_block|and_32bit:and_unit"
Info (12128): Elaborating entity "sll" for hierarchy "singlecycle:dut|alu:alu_block|sll:sll_unit"
Info (12128): Elaborating entity "slr" for hierarchy "singlecycle:dut|alu:alu_block|slr:slr_unit"
Info (12128): Elaborating entity "sra" for hierarchy "singlecycle:dut|alu:alu_block|sra:sra_unit"
Info (12128): Elaborating entity "LSU" for hierarchy "singlecycle:dut|LSU:lsu_block"
Info (12128): Elaborating entity "input_buffer" for hierarchy "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|mux_4to1:mux"
Info (12128): Elaborating entity "decode_buf" for hierarchy "singlecycle:dut|LSU:lsu_block|decode_buf:sel_buf"
Info (12128): Elaborating entity "output_buffer" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf"
Info (12128): Elaborating entity "decoder_2to4" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|decoder_2to4:decode_stage"
Info (12128): Elaborating entity "register_byte_word" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[0].Byte_sel"
Info (12128): Elaborating entity "register_nor" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[0].Byte_sel"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:muxout_2to1"
Info (12128): Elaborating entity "sram_IS61WV25616_controller_32b_5lr" for hierarchy "singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf"
Info (10264): Verilog HDL Case Statement information at sram_IS61WV25616_controller_32b_5lr.sv(160): all case item expressions in this case statement are onehot
Warning (10034): Output port "SRAM_OE_N" at sram_IS61WV25616_controller_32b_5lr.sv(38) has no driver
Info (12128): Elaborating entity "out_mux" for hierarchy "singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/CTMT/singlecycle_ver2/04_kit/db/singlecycle.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/CTMT/singlecycle_ver2/04_kit/output_files/singlecycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 106 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4226 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Sat Nov 16 11:10:04 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CTMT/singlecycle_ver2/04_kit/output_files/singlecycle.map.smsg.


