;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 100
	MOV #106, -704
	MOV #106, -704
	SPL @-0
	SUB -7, <-420
	JMP 20, <12
	JMP @12, #280
	MOV -7, <-20
	DAT <130, #9
	DAT <270, #5
	ADD #270, <1
	SPL 0, <-32
	SUB -1, <-20
	SUB #0, -3
	DAT #0, <-32
	JMP <127, 106
	CMP #0, -3
	SUB -0, 900
	SUB -7, <-420
	SLT <130, 9
	ADD <130, 9
	SPL 0, <-32
	JMP 20, <12
	JMP @-0
	SLT 300, 90
	JMP -7, @-20
	SUB @127, 100
	SLT 300, 90
	DJN 0, <-32
	DJN 0, <-32
	ADD 270, 60
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
	SLT 20, @12
	CMP <10, -10
	DJN 0, <-32
	MOV -7, <-20
	SLT 300, 90
	SPL 0, <-32
	SUB @127, 106
	SLT 300, 90
	CMP -7, <-420
	MOV -1, <-20
	CMP -7, <-420
