<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>RCWMASK_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">RCWMASK_EL1, Read Check Write Instruction Mask (EL1)</h1><p>The RCWMASK_EL1 characteristics are:</p><h2>Purpose</h2><p>Contains the mask used by RCW instructions.</p><h2>Configuration</h2><p>This register is present only when FEAT_THE is implemented. Otherwise, direct accesses to RCWMASK_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><p>RCWMASK_EL1 is a 128-bit register that can also be accessed as a 64-bit value. If it is accessed as a 64-bit register, accesses read and write bits [63:0] and do not modify bits [127:64].</p><h2>Attributes</h2><p>RCWMASK_EL1 is a:</p><ul><li>128-bit register when FEAT_D128 is implemented
</li><li>64-bit register otherwise
</li></ul><h2>Field descriptions</h2><h3>When FEAT_D128 is implemented:</h3><table class="regdiagram"><thead><tr><td><ins class="nocount">127</ins></td><td><ins class="nocount">126</ins></td><td><ins class="nocount">125</ins></td><td><ins class="nocount">124</ins></td><td><ins class="nocount">123</ins></td><td><ins class="nocount">122</ins></td><td><ins class="nocount">121</ins></td><td><ins class="nocount">120</ins></td><td><ins class="nocount">119</ins></td><td><ins class="nocount">118</ins></td><td><ins class="nocount">117</ins></td><td><ins class="nocount">116</ins></td><td><ins class="nocount">115</ins></td><td><ins class="nocount">114</ins></td><td><ins class="nocount">113</ins></td><td><ins class="nocount">112</ins></td><td><ins class="nocount">111</ins></td><td><ins class="nocount">110</ins></td><td><ins class="nocount">109</ins></td><td><ins class="nocount">108</ins></td><td><ins class="nocount">107</ins></td><td><ins class="nocount">106</ins></td><td><ins class="nocount">105</ins></td><td><ins class="nocount">104</ins></td><td><ins class="nocount">103</ins></td><td><ins class="nocount">102</ins></td><td><ins class="nocount">101</ins></td><td><ins class="nocount">100</ins></td><td><ins class="nocount">99</ins></td><td><ins class="nocount">98</ins></td><td><ins class="nocount">97</ins></td><td><ins class="nocount">96</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-127_0"><ins class="nocount">Mask</ins></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><ins class="nocount">95</ins></td><td><ins class="nocount">94</ins></td><td><ins class="nocount">93</ins></td><td><ins class="nocount">92</ins></td><td><ins class="nocount">91</ins></td><td><ins class="nocount">90</ins></td><td><ins class="nocount">89</ins></td><td><ins class="nocount">88</ins></td><td><ins class="nocount">87</ins></td><td><ins class="nocount">86</ins></td><td><ins class="nocount">85</ins></td><td><ins class="nocount">84</ins></td><td><ins class="nocount">83</ins></td><td><ins class="nocount">82</ins></td><td><ins class="nocount">81</ins></td><td><ins class="nocount">80</ins></td><td><ins class="nocount">79</ins></td><td><ins class="nocount">78</ins></td><td><ins class="nocount">77</ins></td><td><ins class="nocount">76</ins></td><td><ins class="nocount">75</ins></td><td><ins class="nocount">74</ins></td><td><ins class="nocount">73</ins></td><td><ins class="nocount">72</ins></td><td><ins class="nocount">71</ins></td><td><ins class="nocount">70</ins></td><td><ins class="nocount">69</ins></td><td><ins class="nocount">68</ins></td><td><ins class="nocount">67</ins></td><td><ins class="nocount">66</ins></td><td><ins class="nocount">65</ins></td><td><ins class="nocount">64</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-127_0"><ins class="nocount">Mask</ins></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-127_0"><ins class="nocount">Mask</ins></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-127_0"><ins class="nocount">Mask</ins></a></td></tr></tbody><tr class="blank_row"/></table><table class="regdiagram"><thead><tr><td><del class="nocount">127</del></td><td><del class="nocount">126</del></td><td><del class="nocount">125</del></td><td><del class="nocount">124</del></td><td><del class="nocount">123</del></td><td><del class="nocount">122</del></td><td><del class="nocount">121</del></td><td><del class="nocount">120</del></td><td><del class="nocount">119</del></td><td><del class="nocount">118</del></td><td><del class="nocount">117</del></td><td><del class="nocount">116</del></td><td><del class="nocount">115</del></td><td><del class="nocount">114</del></td><td><del class="nocount">113</del></td><td><del class="nocount">112</del></td><td><del class="nocount">111</del></td><td><del class="nocount">110</del></td><td><del class="nocount">109</del></td><td><del class="nocount">108</del></td><td><del class="nocount">107</del></td><td><del class="nocount">106</del></td><td><del class="nocount">105</del></td><td><del class="nocount">104</del></td><td><del class="nocount">103</del></td><td><del class="nocount">102</del></td><td><del class="nocount">101</del></td><td><del class="nocount">100</del></td><td><del class="nocount">99</del></td><td><del class="nocount">98</del></td><td><del class="nocount">97</del></td><td><del class="nocount">96</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-127_127"><del class="nocount">Mask[38]</del></a></td><td class="lr" colspan="2"><a href="#fieldset_0-126_125"><del class="nocount">RES0</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-124_121"><del class="nocount">Mask[37:34]</del></a></td><td class="lr" colspan="2"><a href="#fieldset_0-120_119"><del class="nocount">RES0</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-118_115"><del class="nocount">Mask[33:30]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-114_114"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-113_113"><del class="nocount">Mask[29]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-112_112"><del class="nocount">RES0</del></a></td><td class="lr" colspan="3"><a href="#fieldset_0-111_109"><del class="nocount">Mask[28:26]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-108_108-1"><del class="nocount">Mask</del></a></td><td class="lr" colspan="7"><a href="#fieldset_0-107_101"><del class="nocount">RES0</del></a></td><td class="lr" colspan="5"><a href="#fieldset_0-100_91"><del class="nocount">Mask[25:16]</del></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><del class="nocount">95</del></td><td><del class="nocount">94</del></td><td><del class="nocount">93</del></td><td><del class="nocount">92</del></td><td><del class="nocount">91</del></td><td><del class="nocount">90</del></td><td><del class="nocount">89</del></td><td><del class="nocount">88</del></td><td><del class="nocount">87</del></td><td><del class="nocount">86</del></td><td><del class="nocount">85</del></td><td><del class="nocount">84</del></td><td><del class="nocount">83</del></td><td><del class="nocount">82</del></td><td><del class="nocount">81</del></td><td><del class="nocount">80</del></td><td><del class="nocount">79</del></td><td><del class="nocount">78</del></td><td><del class="nocount">77</del></td><td><del class="nocount">76</del></td><td><del class="nocount">75</del></td><td><del class="nocount">74</del></td><td><del class="nocount">73</del></td><td><del class="nocount">72</del></td><td><del class="nocount">71</del></td><td><del class="nocount">70</del></td><td><del class="nocount">69</del></td><td><del class="nocount">68</del></td><td><del class="nocount">67</del></td><td><del class="nocount">66</del></td><td><del class="nocount">65</del></td><td><del class="nocount">64</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5"><a href="#fieldset_0-100_91"><del class="nocount">Mask[25:16]</del></a></td><td class="lr" colspan="27"><a href="#fieldset_0-90_17"><del class="nocount">RES0</del></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><del class="nocount">63</del></td><td><del class="nocount">62</del></td><td><del class="nocount">61</del></td><td><del class="nocount">60</del></td><td><del class="nocount">59</del></td><td><del class="nocount">58</del></td><td><del class="nocount">57</del></td><td><del class="nocount">56</del></td><td><del class="nocount">55</del></td><td><del class="nocount">54</del></td><td><del class="nocount">53</del></td><td><del class="nocount">52</del></td><td><del class="nocount">51</del></td><td><del class="nocount">50</del></td><td><del class="nocount">49</del></td><td><del class="nocount">48</del></td><td><del class="nocount">47</del></td><td><del class="nocount">46</del></td><td><del class="nocount">45</del></td><td><del class="nocount">44</del></td><td><del class="nocount">43</del></td><td><del class="nocount">42</del></td><td><del class="nocount">41</del></td><td><del class="nocount">40</del></td><td><del class="nocount">39</del></td><td><del class="nocount">38</del></td><td><del class="nocount">37</del></td><td><del class="nocount">36</del></td><td><del class="nocount">35</del></td><td><del class="nocount">34</del></td><td><del class="nocount">33</del></td><td><del class="nocount">32</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-90_17"><del class="nocount">RES0</del></a></td></tr></tbody><tr class="blank_row"/><thead><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#fieldset_0-90_17"><del class="nocount">RES0</del></a></td><td class="lr" colspan="16"><a href="#fieldset_0-16_1"><del class="nocount">Mask[15:0]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0"><del class="nocount">RES0</del></a></td></tr></tbody><tr class="blank_row"/></table><h4 id="fieldset_0-126_125"><del>Bits [126:125]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-120_119"><del>Bits [120:119]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-114_114"><del>Bit [114]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-112_112"><del>Bit [112]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-108_108-1"><del>Mask, bit [108]</del><span class="condition"><br/><del>When FEAT_MEC is implemented:
                        </del></span></h4><div class="field"><p><del>Mask used to decide which bit-fields are writable to the 128-Bit Descriptor by RCW or RCWS Instructions, aligning with the 128-bit AMEC format.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Warm reset, 
      this field resets
       to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></li></ul></div><h4 id="fieldset_0-108_108-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-107_101"><del>Bits [107:101]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-90_17"><del>Bits [90:17]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-0_0"><del>Bit [0]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_0-127_0">Mask, bits [127<del>, 124</del>:<ins>0</ins><del>121, 118:115, 113, 111:109, 100:91, 16:1</del>]</h4><div class="field"><p>Mask used to decide which bit-fields are writable to the 128-bit Descriptor by RCW or RCWS Instructions.</p><p>The <ins>Effective value of </ins>Mask <ins>bit</ins><del>field</del> <ins>RCWMASK_EL1[n] </ins>is <ins>the</ins><del>split</del> <ins>same </ins>as <ins>RCWMASK_EL1[n], except as </ins>follows<del>:</del></p><ul><li><del>Mask[33:30] is RCWMASK_EL1[118:115].
</del></li><li><del>Mask[29] is RCWMASK_EL1[113].
</del></li><li><del>Mask[28:26] is RCWMASK_EL1[111:109].
</del></li><li><del>Mask[25:16] is RCWMASK_EL1[100:91].
</del></li><li><del>Mask[15:0] is RCWMASK_EL1[16:1].
</del></li><li><del>Mask[38] is RCWMASK_EL1[127].
</del><p><ins>if n >= 17, and n &lt;= 55, the Effective value of RCWMASK_EL1[n] is the same as RCWMASK_EL1[16].</ins></p></li><li><del>Mask[37:34] is RCWMASK_EL1[124:121].
</del><p><ins>if n is in {126:125, 120:119, 114, 107:101, 90:56, 1:0}, the Effective value of RCWSMASK_EL1[n] is 0.</ins></p></li></ul><p><ins>RCWMASK_EL1 register bits {126:125, 120:119, 114, 107:101, 90:17 1:0} are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-63_0"><ins class="nocount">Mask</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-63_0"><ins class="nocount">Mask</ins></a></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del class="nocount">63</del></td><td><del class="nocount">62</del></td><td><del class="nocount">61</del></td><td><del class="nocount">60</del></td><td><del class="nocount">59</del></td><td><del class="nocount">58</del></td><td><del class="nocount">57</del></td><td><del class="nocount">56</del></td><td><del class="nocount">55</del></td><td><del class="nocount">54</del></td><td><del class="nocount">53</del></td><td><del class="nocount">52</del></td><td><del class="nocount">51</del></td><td><del class="nocount">50</del></td><td><del class="nocount">49</del></td><td><del class="nocount">48</del></td><td><del class="nocount">47</del></td><td><del class="nocount">46</del></td><td><del class="nocount">45</del></td><td><del class="nocount">44</del></td><td><del class="nocount">43</del></td><td><del class="nocount">42</del></td><td><del class="nocount">41</del></td><td><del class="nocount">40</del></td><td><del class="nocount">39</del></td><td><del class="nocount">38</del></td><td><del class="nocount">37</del></td><td><del class="nocount">36</del></td><td><del class="nocount">35</del></td><td><del class="nocount">34</del></td><td><del class="nocount">33</del></td><td><del class="nocount">32</del></td></tr></thead><tfoot><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#fieldset_1-63_53"><del class="nocount">Mask[29:19]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-52_52"><del class="nocount">RES0</del></a></td><td class="lr" colspan="2"><a href="#fieldset_1-51_50"><del class="nocount">Mask[18:17]</del></a></td><td class="lr" colspan="18"><a href="#fieldset_1-49_18"><del class="nocount">RES0</del></a></td></tr><tr class="firstrow"><td class="lr" colspan="14"><a href="#fieldset_1-49_18"><del class="nocount">RES0</del></a></td><td class="lr" colspan="17"><a href="#fieldset_1-17_1"><del class="nocount">Mask[16:0]</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-0_0"><del class="nocount">RES0</del></a></td></tr></tbody></table><h4 id="fieldset_1-52_52"><del>Bit [52]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-49_18"><del>Bits [49:18]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-0_0"><del>Bit [0]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-63_0">Mask, bits [63:<ins>0</ins><del>53, 51:50, 17:1</del>]</h4><div class="field"><p>Mask used to decide which bit-fields are writable to the 64-bit Descriptor by RCW or RCWS Instructions.</p><p>The <ins>Effective value of </ins>Mask <ins>bit</ins><del>field</del> <ins>RCWMASK_EL1[n] </ins>is <ins>the</ins><del>split</del> <ins>same </ins>as <ins>RCWMASK_EL1[n], except as </ins>follows<del>:</del></p><ul><li><del>Mask[18:17] is RCWMASK_EL1[51:50].
</del></li><li><del>Mask[16:0] is RCWMASK_EL1[17:1].
</del></li><li><ins>if n >= 18, and n &lt;= 49, the Effective value of RCWMASK_EL1</ins><del>Mask</del>[<ins>n</ins><del>29:19</del>] is <ins>the same as </ins>RCWMASK_EL1[<ins>17</ins><del>63:53</del>].
</li></ul><p><ins>RCWMASK_EL1 register bits {52, 49:18, 0} are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing RCWMASK_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, RCWMASK_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1101</td><td>0b0000</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.nRCWMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = RCWMASK_EL1&lt;63:0>;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = RCWMASK_EL1&lt;63:0>;
elsif PSTATE.EL == EL3 then
    X[t, 64] = RCWMASK_EL1&lt;63:0>;
                </p><h4 class="assembler">MSR RCWMASK_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1101</td><td>0b0000</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.nRCWMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        RCWMASK_EL1&lt;63:0> = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        RCWMASK_EL1&lt;63:0> = X[t, 64];
elsif PSTATE.EL == EL3 then
    RCWMASK_EL1&lt;63:0> = X[t, 64];
                </p><h4 class="assembler"><span class="condition">
When FEAT_D128 is implemented
            </span><br/>MRRS &lt;Xt+1>, &lt;Xt>, RCWMASK_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1101</td><td>0b0000</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.nRCWMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.D128En == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (X[t + 1, 64], X[t, 64]) = (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>);
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (X[t + 1, 64], X[t, 64]) = (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>);
elsif PSTATE.EL == EL3 then
    (X[t + 1, 64], X[t, 64]) = (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>);
                </p><h4 class="assembler"><span class="condition">
When FEAT_D128 is implemented
            </span><br/>MSRR RCWMASK_EL1, &lt;Xt+1>, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1101</td><td>0b0000</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.nRCWMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.D128En == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>) = (X[t + 1, 64], X[t, 64]);
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>) = (X[t + 1, 64], X[t, 64]);
elsif PSTATE.EL == EL3 then
    (RCWMASK_EL1&lt;127:64>, RCWMASK_EL1&lt;63:0>) = (X[t + 1, 64], X[t, 64]);
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>56</ins><del>58</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>