module register_9bit (
    input wire [8:0] d,
    input wire clk,
    input wire en,
    output reg [8:0] q
);
    always @(posedge clk) begin
        if (en) q <= d;
    end
endmodule
