/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:29 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_H__
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_H__

/***************************************************************************
 *VICE_ARCSS_ESS_P1_INTR2_0_0 - VICE ARCSS_ESS Interrupts Controller for ARC
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS 0x01520600 /* [RO][32] ARC P0 interrupt Status Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET 0x01520604 /* [WO][32] ARC P0 interrupt Set Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR 0x01520608 /* [WO][32] ARC P0 interrupt Clear Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS 0x0152060c /* [RO][32] ARC P0 interrupt Mask Status Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET 0x01520610 /* [WO][32] ARC P0 interrupt Mask Set Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR 0x01520614 /* [WO][32] ARC P0 interrupt Mask Clear Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS 0x01520618 /* [RO][32] ARC P1 interrupt Status Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET 0x0152061c /* [WO][32] ARC P1 interrupt Set Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR 0x01520620 /* [WO][32] ARC P1 interrupt Clear Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS 0x01520624 /* [RO][32] ARC P1 interrupt Mask Status Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET 0x01520628 /* [WO][32] ARC P1 interrupt Mask Set Register */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR 0x0152062c /* [WO][32] ARC P1 interrupt Mask Clear Register */

/***************************************************************************
 *ARC_P0_STATUS - ARC P0 interrupt Status Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_SET - ARC P0 interrupt Set Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_CLEAR - ARC P0 interrupt Clear Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_MASK_STATUS - ARC P0 interrupt Mask Status Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P0_MASK_SET - ARC P0 interrupt Mask Set Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P0_MASK_CLEAR - ARC P0 interrupt Mask Clear Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_STATUS - ARC P1 interrupt Status Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_SET - ARC P1 interrupt Set Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_CLEAR - ARC P1 interrupt Clear Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_INTER_VICE_ADI_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_MASK_STATUS - ARC P1 interrupt Mask Status Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_MASK_SET - ARC P1 interrupt Mask Set Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_MASK_CLEAR - ARC P1 interrupt Mask Clear Register
 ***************************************************************************/
/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_reserved0_SHIFT 16

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: DCCM_OUT_OF_RANGE_INTR [14:14] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_MASK 0x00004000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_DCCM_OUT_OF_RANGE_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARC_RBUS_MASTERS_WRITE_ERR_INTR [07:07] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_MASK 0x00000080
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_SHIFT 7
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARC_RBUS_MASTERS_WRITE_ERR_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: INTER_VICE_ADI_INTR [06:06] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_INTER_VICE_ADI_INTR_MASK 0x00000040
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_INTER_VICE_ADI_INTR_SHIFT 6
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_INTER_VICE_ADI_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_DEFAULT 0x00000001

/* VICE_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_VICE_ARCSS_ESS_P1_INTR2_0_0_H__ */

/* End of File */
