$date
	Sun Apr 18 11:30:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$scope module test1 $end
$var wire 1 ! C $end
$var wire 4 " X [3:0] $end
$var wire 4 # Y [3:0] $end
$var wire 4 $ sum [3:0] $end
$upscope $end
$upscope $end
$scope module test $end
$scope module test2 $end
$var wire 1 ! C $end
$var wire 4 % X [3:0] $end
$var wire 4 & Y [3:0] $end
$var wire 4 ' sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#10000
b101 "
b101 %
#30000
b1010 $
b1010 '
0!
b101 #
b101 &
#60000
b1111 $
b1111 '
b1010 "
b1010 %
#110000
b100 $
b100 '
1!
b1010 #
b1010 &
#210000
