<dec f='llvm/build/include/llvm/IR/IntrinsicsRISCV.h' l='274' type='6880'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsRISCV.h' l='274'>// llvm.riscv.vluxseg4.mask</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='677' c='_ZN4llvm17RISCVDAGToDAGISel6SelectEPNS_6SDNodeE'/>
