<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Verilog 学习使用实验技术报告 | 热爱折腾，享受生活</title><meta name="keywords" content="Verilog,硬件语言 - 实验"><meta name="author" content="KernChen"><meta name="copyright" content="KernChen"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Verilog 学习使用实验技术报告  Verilog 是一个硬件语言，说实话，我真的很不喜欢这门语言。无奈要学，身不由己！  [TOC] 24 译码器 模块： 12345678910111213141516module Vr2to4dec(A0, A1, EN, Y0, Y1, Y2, Y3);	input A0, A1, EN;	output reg Y0, Y1, Y2, Y3;		alwa">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog 学习使用实验技术报告">
<meta property="og:url" content="http://ckblogs.cn/2021/12/14/Verilog%20%E5%AD%A6%E4%B9%A0%E4%BD%BF%E7%94%A8%E5%AE%9E%E9%AA%8C%E6%8A%80%E6%9C%AF%E6%8A%A5%E5%91%8A/index.html">
<meta property="og:site_name" content="热爱折腾，享受生活">
<meta property="og:description" content="Verilog 学习使用实验技术报告  Verilog 是一个硬件语言，说实话，我真的很不喜欢这门语言。无奈要学，身不由己！  [TOC] 24 译码器 模块： 12345678910111213141516module Vr2to4dec(A0, A1, EN, Y0, Y1, Y2, Y3);	input A0, A1, EN;	output reg Y0, Y1, Y2, Y3;		alwa">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-4dw5wo.jpg">
<meta property="article:published_time" content="2021-12-14T04:00:00.000Z">
<meta property="article:modified_time" content="2022-01-13T00:41:57.324Z">
<meta property="article:author" content="KernChen">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="硬件语言 - 实验">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-4dw5wo.jpg"><link rel="shortcut icon" href="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/fields.png"><link rel="canonical" href="http://ckblogs.cn/2021/12/14/Verilog%20%E5%AD%A6%E4%B9%A0%E4%BD%BF%E7%94%A8%E5%AE%9E%E9%AA%8C%E6%8A%80%E6%9C%AF%E6%8A%A5%E5%91%8A/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//hm.baidu.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/instantsearch.js@2.10.5/dist/instantsearch.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/instantsearch.js@2.10.5/dist/instantsearch.min.js" defer></script><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?txlDtbwl9XLPnISR";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: {"appId":"MDR4GQNLHW","apiKey":"1b8d562b534520bc87ff92553c3b3815","indexName":"Search","hits":{"per_page":6},"languages":{"input_placeholder":"搜索文章","hits_empty":"找不到您查询的内容：${query}","hits_stats":"找到 ${hits} 条结果，用时 ${time} 毫秒"}},
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: KernChen","link":"链接: ","source":"来源: 热爱折腾，享受生活","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-01-13 08:41:57'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const fontSizeVal = saveToLocal.get('global-font-size')
    if (fontSizeVal !== undefined) {
      document.documentElement.style.setProperty('--global-font-size', fontSizeVal + 'px')
    }
    })(window)</script><link rel="stylesheet" href="/css/bilibili.css"><link rel="stylesheet" href="//at.alicdn.com/t/font_2485236_e30cy4bq8bs.css"><meta name="generator" content="Hexo 5.4.0"><link rel="alternate" href="/atom.xml" title="热爱折腾，享受生活" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/ECC5A66FD27C9118F1B57C4451B3B045.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">36</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">33</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-file-code"></i><span> 试验田</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/myhtml/test.html"><i class="fa-fw fas fa-code"></i><span> 圈小猫</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-4dw5wo.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">热爱折腾，享受生活</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-file-code"></i><span> 试验田</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/myhtml/test.html"><i class="fa-fw fas fa-code"></i><span> 圈小猫</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Verilog 学习使用实验技术报告</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2021-12-14T04:00:00.000Z" title="发表于 2021-12-14 12:00:00">2021-12-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-01-13T00:41:57.324Z" title="更新于 2022-01-13 08:41:57">2022-01-13</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%85%B6%E4%BB%96/">其他</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">709</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>3分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog 学习使用实验技术报告"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><div class="top-img gist" style="background-image: url(https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-4dw5wo.jpg)"></div><article class="post-content" id="article-container"><h1>Verilog 学习使用实验技术报告</h1>
<blockquote>
<p>Verilog 是一个硬件语言，说实话，我真的很不喜欢这门语言。无奈要学，身不由己！</p>
</blockquote>
<p>[TOC]</p>
<h2 id="24-译码器">24 译码器</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vr2to4dec(A0, A1, EN, Y0, Y1, Y2, Y3);</span><br><span class="line">	<span class="keyword">input</span> A0, A1, EN;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> Y0, Y1, Y2, Y3;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (A0, A1, EN)</span><br><span class="line">	<span class="keyword">if</span> (EN == <span class="number">1</span>)</span><br><span class="line">	&#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		<span class="keyword">case</span>(&#123;A0, A1&#125;)</span><br><span class="line">		<span class="number">2&#x27;b00</span>: &#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">		<span class="number">2&#x27;b01</span>: &#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b0010</span>;</span><br><span class="line">		<span class="number">2&#x27;b10</span>: &#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b0100</span>;</span><br><span class="line">		<span class="number">2&#x27;b11</span>: &#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b1000</span>;</span><br><span class="line">		<span class="keyword">default</span>: &#123;Y3, Y2, Y1, Y0&#125; = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL:</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211213212720864.png" alt="image-20211213212720864"></p>
<p><font color="red">波形测试：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211213220812048.png" alt="image-20211213220812048"></p>
<h2 id="8输入优先编码器">8输入优先编码器</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vr8inprior(I, A, IDLE);</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] I;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] A;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> IDLE;</span><br><span class="line">	<span class="keyword">integer</span> j;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(*) </span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">	IDLE = <span class="number">1</span>;</span><br><span class="line">	A = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">for</span>(j = <span class="number">0</span>; j &lt;= <span class="number">7</span>; j = j + <span class="number">1</span>)</span><br><span class="line">		<span class="keyword">if</span>(I[j] == <span class="number">1</span>)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			IDLE = <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">模块：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211213221738814.png" alt="image-20211213221738814"></p>
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211213222524761.png" alt="image-20211213222524761"></p>
<h2 id="奇偶效验电路">奇偶效验电路</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vrparity9(I, ODD);</span><br><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">9</span>] I;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> ODD;</span><br><span class="line"><span class="keyword">integer</span> j;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*)</span><br><span class="line">	<span class="keyword">begin</span> </span><br><span class="line">	ODD = <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">for</span>(j = <span class="number">1</span>; j &lt;= <span class="number">9</span>; j = j + <span class="number">1</span>)</span><br><span class="line">		<span class="keyword">if</span> (I[j]) </span><br><span class="line">			ODD = ~ODD;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214111440950.png" alt="image-20211214111440950"></p>
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214112332252.png" alt="image-20211214112332252"></p>
<h2 id="八位数值比较器">八位数值比较器</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vr8bitcmp(P, Q, PGTQ, PEQQ, PLTQ);</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] P, Q;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> PGTQ, PEQQ, PLTQ;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (*)</span><br><span class="line">		<span class="keyword">if</span>(P == Q)</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				PGTQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">				PEQQ = <span class="number">1&#x27;b1</span>;</span><br><span class="line">				PLTQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(P &gt; Q)</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				PGTQ = <span class="number">1&#x27;b1</span>;</span><br><span class="line">				PEQQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">				PLTQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">			<span class="keyword">end</span>		</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(P &lt; Q)</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				PGTQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">				PEQQ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">				PLTQ = <span class="number">1&#x27;b1</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				PGTQ = <span class="number">1&#x27;bx</span>;</span><br><span class="line">				PEQQ = <span class="number">1&#x27;bx</span>;</span><br><span class="line">				PLTQ = <span class="number">1&#x27;bx</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214113104856.png" alt="image-20211214113104856"></p>
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214113332068.png" alt="image-20211214113332068"></p>
<h2 id="加法器">加法器</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> VrNbitadder(A, B, CIN, S, COUT);</span><br><span class="line">	<span class="keyword">parameter</span> N = <span class="number">16</span>; <span class="comment">// 加数与和的宽度</span></span><br><span class="line">	<span class="keyword">input</span> [N-<span class="number">1</span>:<span class="number">0</span>] A, B;</span><br><span class="line">	<span class="keyword">input</span> CIN;</span><br><span class="line">	<span class="keyword">output</span> [N-<span class="number">1</span>:<span class="number">0</span>] S;</span><br><span class="line">	<span class="keyword">output</span> COUT;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">assign</span> &#123;COUT, S&#125; = A + B + CIN;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214113930417.png" alt="image-20211214113930417"></p>
<p><font color="red">部分波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214114249981.png" alt="image-20211214114249981"></p>
<h2 id="带异步清零和门使能的D锁存器模型">带异步清零和门使能的D锁存器模型</h2>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> VrDff(CLK, CLR, D, Q, QN);</span><br><span class="line">	<span class="keyword">input</span> CLK, CLR, D;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> Q, QN;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">posedge</span> CLR)</span><br><span class="line">		<span class="keyword">if</span> (CLR == <span class="number">1</span>)</span><br><span class="line">			<span class="keyword">begin</span> </span><br><span class="line">				Q &lt;= <span class="number">0</span>;</span><br><span class="line">				QN &lt;= <span class="number">1</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				Q &lt;= D;</span><br><span class="line">				QN &lt;= ~Q;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<img src="C:\Users\CK\AppData\Roaming\Typora\typora-user-images\image-20211214115019669.png" alt="image-20211214115019669" style="zoom: 35%;" />
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214152502269.png" alt="image-20211214152502269"></p>
<h2 id="四位二进制计数器">四位二进制计数器</h2>
<p>P424</p>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vrcntr4u(CLK, CLR, LD, ENP, ENT, D, Q, RCO);</span><br><span class="line">	<span class="keyword">input</span> CLK, CLR, LD, ENP, ENT;</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] D;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] Q;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> RCO;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> CLK)</span><br><span class="line">		<span class="keyword">if</span>(CLR == <span class="number">1</span>)</span><br><span class="line">			Q &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(LD == <span class="number">1</span>)	</span><br><span class="line">			Q &lt;= D;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> ((ENT == <span class="number">1</span>) &amp;&amp; (ENP == <span class="number">1</span>))</span><br><span class="line">			Q &lt;= Q+<span class="number">1</span>;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			Q &lt;= Q;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (Q <span class="keyword">or</span> ENT)</span><br><span class="line">		<span class="keyword">if</span> ((ENT == <span class="number">1</span>) &amp;&amp; (Q == <span class="number">4&#x27;b1111</span>))</span><br><span class="line">			RCO = <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			RCO = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214153440961.png" alt="image-20211214153440961"></p>
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214153901951.png" alt="image-20211214153901951"></p>
<h2 id="通用四位移位寄存器">通用四位移位寄存器</h2>
<p>P436</p>
<p><font color="red">模块：</font></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Vrshrg4u(CLK, CLR, RIN, LIN, S0, S1, A, B, C, D, QA, QB, QC, QD);</span><br><span class="line">	<span class="keyword">input</span> CLK, CLR, RIN, LIN, S0, S1, A, B, C, D;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> QA, QB, QC, QD;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">posedge</span> CLK)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span> (CLR == <span class="number">1</span>)</span><br><span class="line">				&#123;QA, QB, QC, QD&#125; &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">			<span class="keyword">else</span>	</span><br><span class="line">				<span class="keyword">case</span>(&#123;S1, S0&#125;)</span><br><span class="line">					<span class="number">2&#x27;b00</span>: ; <span class="comment">// 保持</span></span><br><span class="line">					<span class="number">2&#x27;b01</span>: &#123;QA, QB, QC, QD&#125; &lt;= &#123;RIN, QA, QB, QC&#125;; <span class="comment">//右移</span></span><br><span class="line">					<span class="number">2&#x27;b10</span>: &#123;QA, QB, QC, QD&#125; &lt;= &#123;QB, QC, QD, LIN&#125;; <span class="comment">//左移</span></span><br><span class="line">					<span class="number">2&#x27;b11</span>: &#123;QA, QB, QC, QD&#125; &lt;= &#123;A, B, C, D&#125;; <span class="comment">//送数</span></span><br><span class="line">				<span class="keyword">endcase</span>			</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><font color="red">RTL：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214154825247.png" alt="image-20211214154825247"></p>
<p><font color="red">波形仿真：</font></p>
<p><img src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/image-20211214155215345.png" alt="image-20211214155215345"></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">KernChen</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://ckblogs.cn/2021/12/14/Verilog%20%E5%AD%A6%E4%B9%A0%E4%BD%BF%E7%94%A8%E5%AE%9E%E9%AA%8C%E6%8A%80%E6%9C%AF%E6%8A%A5%E5%91%8A/">http://ckblogs.cn/2021/12/14/Verilog%20%E5%AD%A6%E4%B9%A0%E4%BD%BF%E7%94%A8%E5%AE%9E%E9%AA%8C%E6%8A%80%E6%9C%AF%E6%8A%A5%E5%91%8A/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://ckblogs.cn" target="_blank">热爱折腾，享受生活</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E7%A1%AC%E4%BB%B6%E8%AF%AD%E8%A8%80-%E5%AE%9E%E9%AA%8C/">硬件语言 - 实验</a></div><div class="post_share"><div class="addthis_inline_share_toolbox"></div><script src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-60741bf3aa492151" async="async"></script></div></div><div class="post-reward"><div class="reward-button button--animated"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/images/wechetreward.png" target="_blank"><img class="post-qr-code-img" src="/images/wechetreward.png" alt="你的支持是我的动力"/></a><div class="post-qr-code-desc">你的支持是我的动力</div></li><li class="reward-item"><a href="/images/alipayreward.png" target="_blank"><img class="post-qr-code-img" src="/images/alipayreward.png" alt="谢谢你请我吃糖果"/></a><div class="post-qr-code-desc">谢谢你请我吃糖果</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/01/12/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84/"><img class="prev-cover" src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-dpv8lj.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">数据结构（上） —— 线性表、栈、队列、串</div></div></a></div><div class="next-post pull-right"><a href="/2021/12/14/%E4%BF%A1%E5%8F%B7%E4%B8%8E%E7%B3%BB%E7%BB%9F%E5%A4%A7%E4%BD%9C%E4%B8%9A/"><img class="next-cover" src="https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-y8kryl.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">信号与系统 Matlab 实验和部分内容解析</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div><div id="comment-switch"><span class="first-comment">Twikoo</span><span class="switch-btn"></span><span class="second-comment">Livere</span></div></div><div class="comment-wrap"><div><div id="twikoo-wrap"></div></div><div><div id="lv-container" data-id="city" data-uid="MTAyMC81MzIzOS8yOTcxMw=="></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">Verilog 学习使用实验技术报告</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#24-%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">1.1.</span> <span class="toc-text">24 译码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8%E8%BE%93%E5%85%A5%E4%BC%98%E5%85%88%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">1.2.</span> <span class="toc-text">8输入优先编码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A5%87%E5%81%B6%E6%95%88%E9%AA%8C%E7%94%B5%E8%B7%AF"><span class="toc-number">1.3.</span> <span class="toc-text">奇偶效验电路</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AB%E4%BD%8D%E6%95%B0%E5%80%BC%E6%AF%94%E8%BE%83%E5%99%A8"><span class="toc-number">1.4.</span> <span class="toc-text">八位数值比较器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">1.5.</span> <span class="toc-text">加法器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%A6%E5%BC%82%E6%AD%A5%E6%B8%85%E9%9B%B6%E5%92%8C%E9%97%A8%E4%BD%BF%E8%83%BD%E7%9A%84D%E9%94%81%E5%AD%98%E5%99%A8%E6%A8%A1%E5%9E%8B"><span class="toc-number">1.6.</span> <span class="toc-text">带异步清零和门使能的D锁存器模型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E4%BD%8D%E4%BA%8C%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="toc-number">1.7.</span> <span class="toc-text">四位二进制计数器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%9A%E7%94%A8%E5%9B%9B%E4%BD%8D%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.8.</span> <span class="toc-text">通用四位移位寄存器</span></a></li></ol></li></ol></div></div></div></div></main><footer id="footer" style="background-image: url('https://imgtable.oss-cn-chengdu.aliyuncs.com/img/wallhaven-z8dg9y.png')"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2023 By KernChen</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">有朋自远方来，不亦乐乎</div><div class="icp"><a target="_blank" rel="noopener" href="http://beian.miit.gov.cn"><img class="icp-icon" src="http://www.beian.gov.cn/img/new/gongan.png# 图标"/><span>蜀ICP备2022009510号</span></a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="font-plus" type="button" title="放大字体"><i class="fas fa-plus"></i></button><button id="font-minus" type="button" title="缩小字体"><i class="fas fa-minus"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="algolia-search"><div class="search-dialog"><div class="search-dialog__title" id="algolia-search-title">Algolia</div><div id="algolia-input-panel"><div id="algolia-search-input"></div></div><hr/><div id="algolia-search-results"><div id="algolia-hits"></div><div id="algolia-pagination"></div><div id="algolia-stats"></div></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="/js/search/algolia.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.min.js"></script><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.css"><script>(() => {
  document.querySelectorAll('#article-container span.katex-display').forEach(item => {
    btf.wrap(item, 'div', '', 'katex-wrap')
  })
})()</script><script>(()=>{
  const $countDom = document.getElementById('twikoo-count')
  const init = () => {
    twikoo.init(Object.assign({
      el: '#twikoo-wrap',
      envId: 'twikoo-9gr7dn7ocb16a18d',
      region: ''
    }, null))
  }

  const getCount = () => {
    twikoo.getCommentsCount({
      envId: 'twikoo-9gr7dn7ocb16a18d',
      region: '',
      urls: [window.location.pathname],
      includeReply: false
    }).then(function (res) {
      $countDom.innerText = res[0].count
    }).catch(function (err) {
      console.error(err);
    });
  }

  const loadTwikoo = (bool = false) => {
    if (typeof twikoo === 'object') {
      init()
      bool && $countDom && setTimeout(getCount,0)
    } else {
      getScript('https://cdn.jsdelivr.net/npm/twikoo@1.3.0/dist/twikoo.all.min.js').then(()=> {
        init()
        bool && $countDom && setTimeout(getCount,0)
      })
    }
  }

  if ('Twikoo' === 'Twikoo' || !true) {
    if (true) btf.loadComment(document.getElementById('twikoo-wrap'), loadTwikoo)
    else loadTwikoo(true)
  } else {
    window.loadOtherComment = () => {
      loadTwikoo()
    }
  }
})()</script><script>function loadLivere () {
  if (typeof LivereTower === 'object') {
    window.LivereTower.init()
  }
  else {
    (function(d, s) {
        var j, e = d.getElementsByTagName(s)[0];
        if (typeof LivereTower === 'function') { return; }
        j = d.createElement(s);
        j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
        j.async = true;
        e.parentNode.insertBefore(j, e);
    })(document, 'script');
  }
}

if ('Twikoo' === 'Livere' || !true) {
  if (true) btf.loadComment(document.getElementById('lv-container'), loadLivere)
  else loadLivere()
}
else {
  function loadOtherComment () {
    loadLivere()
  }
}</script></div><canvas class="fireworks" mobile="true"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="true" data-click="true"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = false;
POWERMODE.mobile = true;
document.body.addEventListener('input', POWERMODE);
</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>