#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x64f6fb61ace0 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
v0x64f6fb645720_0 .var "clk", 0 0;
v0x64f6fb6457e0_0 .net "read_data1", 7 0, L_0x64f6fb619890;  1 drivers
v0x64f6fb6458b0_0 .net "read_data2", 7 0, L_0x64f6fb619a90;  1 drivers
v0x64f6fb6459b0_0 .var "read_reg1", 2 0;
v0x64f6fb645a80_0 .var "read_reg2", 2 0;
v0x64f6fb645b20_0 .var "write_data", 7 0;
v0x64f6fb645bf0_0 .var "write_enable", 0 0;
v0x64f6fb645cc0_0 .var "write_reg", 2 0;
S_0x64f6fb62a140 .scope module, "register_inst" "register" 2 9, 3 1 0, S_0x64f6fb61ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "read_reg1";
    .port_info 3 /INPUT 3 "read_reg2";
    .port_info 4 /INPUT 3 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_0x64f6fb619890 .functor BUFZ 8, L_0x64f6fb645d90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x64f6fb619a90 .functor BUFZ 8, L_0x64f6fb6460c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x64f6fb619c70_0 .net *"_ivl_0", 7 0, L_0x64f6fb645d90;  1 drivers
v0x64f6fb619d10_0 .net *"_ivl_10", 4 0, L_0x64f6fb646160;  1 drivers
L_0x744cf2356060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x64f6fb644af0_0 .net *"_ivl_13", 1 0, L_0x744cf2356060;  1 drivers
v0x64f6fb644bb0_0 .net *"_ivl_2", 4 0, L_0x64f6fb645e90;  1 drivers
L_0x744cf2356018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x64f6fb644c90_0 .net *"_ivl_5", 1 0, L_0x744cf2356018;  1 drivers
v0x64f6fb644dc0_0 .net *"_ivl_8", 7 0, L_0x64f6fb6460c0;  1 drivers
v0x64f6fb644ea0_0 .net "clk", 0 0, v0x64f6fb645720_0;  1 drivers
v0x64f6fb644f60_0 .net "read_data1", 7 0, L_0x64f6fb619890;  alias, 1 drivers
v0x64f6fb645040_0 .net "read_data2", 7 0, L_0x64f6fb619a90;  alias, 1 drivers
v0x64f6fb645120_0 .net "read_reg1", 2 0, v0x64f6fb6459b0_0;  1 drivers
v0x64f6fb645200_0 .net "read_reg2", 2 0, v0x64f6fb645a80_0;  1 drivers
v0x64f6fb6452e0 .array "registers", 0 7, 7 0;
v0x64f6fb6453a0_0 .net "write_data", 7 0, v0x64f6fb645b20_0;  1 drivers
v0x64f6fb645480_0 .net "write_enable", 0 0, v0x64f6fb645bf0_0;  1 drivers
v0x64f6fb645540_0 .net "write_reg", 2 0, v0x64f6fb645cc0_0;  1 drivers
E_0x64f6fb5ef560 .event posedge, v0x64f6fb644ea0_0;
L_0x64f6fb645d90 .array/port v0x64f6fb6452e0, L_0x64f6fb645e90;
L_0x64f6fb645e90 .concat [ 3 2 0 0], v0x64f6fb6459b0_0, L_0x744cf2356018;
L_0x64f6fb6460c0 .array/port v0x64f6fb6452e0, L_0x64f6fb646160;
L_0x64f6fb646160 .concat [ 3 2 0 0], v0x64f6fb645a80_0, L_0x744cf2356060;
    .scope S_0x64f6fb62a140;
T_0 ;
    %wait E_0x64f6fb5ef560;
    %load/vec4 v0x64f6fb645480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x64f6fb6453a0_0;
    %load/vec4 v0x64f6fb645540_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x64f6fb6452e0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x64f6fb61ace0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x64f6fb645720_0;
    %inv;
    %store/vec4 v0x64f6fb645720_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x64f6fb61ace0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64f6fb6459b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64f6fb645a80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64f6fb645cc0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64f6fb645b20_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64f6fb645cc0_0, 0, 3;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x64f6fb645b20_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64f6fb6459b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x64f6fb645cc0_0, 0, 3;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x64f6fb645b20_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x64f6fb645a80_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x64f6fb645cc0_0, 0, 3;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x64f6fb645b20_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x64f6fb6459b0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x64f6fb645a80_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f6fb645bf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64f6fb645b20_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x64f6fb6459b0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x64f6fb645a80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 47 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x64f6fb61ace0;
T_3 ;
    %vpi_call 2 52 "$monitor", "clk=%b write_enable=%b read_reg1=%b read_reg2=%b write_reg=%b write_data=%b read_data1=%b read_data2=%b", v0x64f6fb645720_0, v0x64f6fb645bf0_0, v0x64f6fb6459b0_0, v0x64f6fb645a80_0, v0x64f6fb645cc0_0, v0x64f6fb645b20_0, v0x64f6fb6457e0_0, v0x64f6fb6458b0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/register_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/register.v";
