
---------- Begin Simulation Statistics ----------
final_tick                                 6370226500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62621                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886888                       # Number of bytes of host memory used
host_op_rate                                   122381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   159.69                       # Real time elapsed on the host
host_tick_rate                               39890596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006370                       # Number of seconds simulated
sim_ticks                                  6370226500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11631870                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7138019                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.274045                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.274045                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1067218                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   516497                       # number of floating regfile writes
system.cpu.idleCycles                          476217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               115389                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2216291                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.754317                       # Inst execution rate
system.cpu.iew.exec_refs                      4235305                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1640323                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  845268                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2761771                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7903                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1799139                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23972921                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2594982                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            210610                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22350798                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6876                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                665702                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 104731                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                675153                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1008                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        82905                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          32484                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26984181                       # num instructions consuming a value
system.cpu.iew.wb_count                      22202075                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596936                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16107836                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.742644                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22289824                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32517522                       # number of integer regfile reads
system.cpu.int_regfile_writes                17705676                       # number of integer regfile writes
system.cpu.ipc                               0.784902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.784902                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            410719      1.82%      1.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17385167     77.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57789      0.26%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40520      0.18%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25152      0.11%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14919      0.07%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               155289      0.69%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68943      0.31%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93462      0.41%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               8400      0.04%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2440108     10.82%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1318797      5.85%     97.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          199978      0.89%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         341844      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22561412                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  977942                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1904857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       895042                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1346391                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      505692                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022414                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  415115     82.09%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13216      2.61%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    383      0.08%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   795      0.16%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  145      0.03%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18503      3.66%     88.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17844      3.53%     92.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22250      4.40%     96.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17433      3.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21678443                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56038470                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21307033                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27057036                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23967656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22561412                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5265                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4429563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             50578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4282                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5608564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12264237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.424532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6641015     54.15%     54.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              737741      6.02%     60.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              828828      6.76%     66.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              874367      7.13%     74.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              878627      7.16%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              752299      6.13%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              841182      6.86%     94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              461605      3.76%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              248573      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12264237                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.770848                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            124859                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           184118                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2761771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1799139                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8857540                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12740454                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          516                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       206274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1248                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2712514                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2019576                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            104158                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1134676                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1117958                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.526628                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  213717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          123480                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90557                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            32923                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7060                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4253009                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98044                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11663756                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.675555                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.677128                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6926427     59.38%     59.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1048484      8.99%     68.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          719035      6.16%     74.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          881753      7.56%     82.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          312601      2.68%     84.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          188392      1.62%     86.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          178775      1.53%     87.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          119871      1.03%     88.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1288418     11.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11663756                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1288418                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3428255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3428255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3447222                       # number of overall hits
system.cpu.dcache.overall_hits::total         3447222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169772                       # number of overall misses
system.cpu.dcache.overall_misses::total        169772                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9613230992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9613230992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9613230992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9613230992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3597392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3597392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3616994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3616994                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56836.948698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56836.948698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56624.360860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56624.360860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       138636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2674                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.845924                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46878                       # number of writebacks
system.cpu.dcache.writebacks::total             46878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69833                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4269345992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4269345992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4280132492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4280132492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61458.620525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61458.620525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61290.972635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61290.972635                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6953392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6953392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2182447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2182447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52560.146341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52560.146341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1652604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1652604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50484.313426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50484.313426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2659838992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2659838992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72193.876503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72193.876503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616741992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616741992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71238.756180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71238.756180                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          635                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          635                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19602                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19602                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10786500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10786500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29471.311475                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29471.311475                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.334001                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3517055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.370288                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.334001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7303812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7303812                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2273376                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6134856                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3377073                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                374201                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 104731                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1079263                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7616                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25272934                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36558                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2594938                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1644652                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5397                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6624                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2757849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13551138                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2712514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1422232                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9381187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  224252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1407                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11386                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1885623                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 34101                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12264237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.148425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.272514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8068198     65.79%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218827      1.78%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   250639      2.04%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   247668      2.02%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   312433      2.55%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   274266      2.24%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   319311      2.60%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   234404      1.91%     80.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2338491     19.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12264237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212906                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.063631                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1847353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1847353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1847353                       # number of overall hits
system.cpu.icache.overall_hits::total         1847353                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        38268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        38268                       # number of overall misses
system.cpu.icache.overall_misses::total         38268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1118263497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1118263497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1118263497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1118263497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1885621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1885621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1885621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1885621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020295                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020295                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020295                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020295                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29221.895500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29221.895500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29221.895500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29221.895500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2738                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.674419                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33304                       # number of writebacks
system.cpu.icache.writebacks::total             33304                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4443                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4443                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4443                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4443                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33825                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    919793998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    919793998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    919793998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    919793998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27192.727214                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27192.727214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27192.727214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27192.727214                       # average overall mshr miss latency
system.cpu.icache.replacements                  33304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1847353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1847353                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        38268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1118263497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1118263497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1885621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1885621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29221.895500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29221.895500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4443                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4443                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    919793998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    919793998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27192.727214                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27192.727214                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.688155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1881178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33825                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.615018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.688155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3805067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3805067                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1887450                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2643                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      390890                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  552187                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1114                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1008                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 388312                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1118                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6370226500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 104731                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2461748                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1877691                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3376                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3539779                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4276912                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24788734                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 23648                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 269087                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13737                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3927046                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28433451                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61463315                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36791084                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1267061                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6011001                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1733859                       # count of insts added to the skid buffer
system.cpu.rob.reads                         34094668                       # The number of ROB reads
system.cpu.rob.writes                        48197146                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15975                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42210                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26235                       # number of overall hits
system.l2.overall_hits::.cpu.data               15975                       # number of overall hits
system.l2.overall_hits::total                   42210                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53849                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61428                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7579                       # number of overall misses
system.l2.overall_misses::.cpu.data             53849                       # number of overall misses
system.l2.overall_misses::total                 61428                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    590523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4003383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4593906000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    590523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4003383000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4593906000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69824                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69824                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.224138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592717                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.224138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592717                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77915.688085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74344.611785                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74785.211955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77915.688085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74344.611785                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74785.211955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31943                       # number of writebacks
system.l2.writebacks::total                     31943                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61417                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    512331250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3453408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3965739250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    512331250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3453408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3965739250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.223813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.592611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.223813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.592611                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67697.046776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64131.330201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64570.709250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67697.046776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64131.330201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64570.709250                       # average overall mshr miss latency
system.l2.replacements                          54456                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46878                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32919                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32919                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1553                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2544096500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2544096500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72322.725076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72322.725076                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184590750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184590750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62102.815760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62102.815760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    590523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    590523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.224138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.224138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77915.688085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77915.688085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    512331250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512331250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.223813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67697.046776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67697.046776                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1459286500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1459286500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.564211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78153.732862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78153.732862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1268817250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1268817250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.564211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67952.937554                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67952.937554                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7952.770222                       # Cycle average of tags in use
system.l2.tags.total_refs                      205787                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.284814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.983225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1190.077857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6548.709140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1709088                       # Number of tag accesses
system.l2.tags.data_accesses                  1709088                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000394901500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152129                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31943                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61417                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31943                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31943                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.612255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.949067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.180362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1940     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.432029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.409907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1541     79.35%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.44%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              314     16.17%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      2.78%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3930688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2044352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    617.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6342753000                       # Total gap between requests
system.mem_ctrls.avgGap                      67938.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       484352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3445888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2042304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76033717.168455466628                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 540936495.743126273155                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 320601473.118734478951                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53849                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31943                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262563250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1676419500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 143455245000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34693.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31131.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4490975.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       484352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3446336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3930688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2044352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2044352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31943                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31943                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76033717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    541006823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        617040540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76033717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76033717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    320922969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       320922969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    320922969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76033717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    541006823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       937963509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61410                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31911                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               787545250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307050000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1938982750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12824.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31574.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47487                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21867                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.198648                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.215586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.859404                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10439     43.56%     43.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6311     26.33%     69.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2304      9.61%     79.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1122      4.68%     84.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          762      3.18%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          459      1.92%     89.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          338      1.41%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          248      1.03%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1984      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3930240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2042304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              616.970213                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              320.601473                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91070700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48405225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224410200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87121800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2349045810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    468023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3770852775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.949560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1189052750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4968493750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80053680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42549540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214057200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79453620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 502775520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2249267310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    552047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3720204390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.998762                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1404909250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4752637250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31943                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21278                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35177                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5975040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5975040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5975040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61417                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60602500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76771250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             66919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44947                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36730                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33825                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       100943                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208978                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                309921                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4295552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7468928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11764480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54467                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2045056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156347     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1767      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158114                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6370226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          183319000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50763448                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104754472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
