// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Sep  5 13:08:06 2022
// Host        : ubuntu-dev2 running 64-bit Ubuntu 20.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi
   (ap_rst_n_inv,
    interrupt,
    \int_colorFormat_reg[1]_0 ,
    \int_colorFormat_reg[1]_1 ,
    \int_dpDynamicRange_reg[2]_0 ,
    \int_colorFormat_reg[0]_0 ,
    \int_colorFormat_reg[1]_2 ,
    \int_colorFormat_reg[1]_3 ,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    Q,
    and_ln1756_3_fu_549_p2,
    p_5_in,
    DI,
    CO,
    \int_width_reg[15]_0 ,
    \int_width_reg[8]_0 ,
    \int_width_reg[13]_0 ,
    \int_height_reg[14]_0 ,
    and_ln1560_1_fu_473_p2,
    \q0_reg[1] ,
    \int_height_reg[8]_0 ,
    S,
    \xCount_V_3_reg[8] ,
    \yCount_V_3_reg[7] ,
    \int_height_reg[13]_0 ,
    \int_colorFormat_reg[1]_4 ,
    \int_colorFormat_reg[2]_0 ,
    and_ln1379_1_fu_459_p2,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \x_2_reg_3129_pp0_iter9_reg_reg[15] ,
    \int_width_reg[15]_1 ,
    \y_1_reg_1238_reg[15] ,
    \int_height_reg[15]_0 ,
    \int_colorFormat_reg[0]_1 ,
    trunc_ln_fu_157_p4,
    add_ln1398_fu_187_p2,
    ap_enable_reg_pp0_iter11_reg,
    \int_bckgndId_reg[1]_0 ,
    ap_enable_reg_pp0_iter11_reg_0,
    \int_bckgndId_reg[1]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    D,
    ap_enable_reg_pp0_iter11_reg_1,
    \int_bckgndId_reg[1]_2 ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ,
    \q0_reg[7] ,
    cmp2_i322_fu_630_p2,
    ap_enable_reg_pp0_iter11_reg_2,
    ap_enable_reg_pp0_iter11_reg_3,
    \int_bckgndId_reg[1]_3 ,
    ap_enable_reg_pp0_iter11_reg_4,
    ap_enable_reg_pp0_iter11_reg_5,
    \select_ln260_reg_1223_reg[0] ,
    \int_bckgndId_reg[3]_0 ,
    \int_bckgndId_reg[1]_4 ,
    \bSerie_V_reg[21] ,
    \int_bckgndId_reg[1]_5 ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ,
    \int_bckgndId_reg[0]_0 ,
    \q0_reg[1]_0 ,
    ap_enable_reg_pp0_iter11_reg_6,
    \int_bckgndId_reg[1]_6 ,
    ap_enable_reg_pp0_iter11_reg_7,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    \int_bckgndId_reg[0]_1 ,
    ap_enable_reg_pp0_iter11_reg_8,
    \int_bckgndId_reg[0]_2 ,
    ap_enable_reg_pp0_iter11_reg_9,
    ap_enable_reg_pp0_iter11_reg_10,
    ap_enable_reg_pp0_iter11_reg_11,
    \int_bckgndId_reg[2]_0 ,
    E,
    p_59_in,
    \int_bckgndId_reg[6]_0 ,
    \int_bckgndId_reg[0]_3 ,
    \int_bckgndId_reg[1]_7 ,
    \int_bckgndId_reg[2]_1 ,
    \int_width_reg[12]_0 ,
    ap_enable_reg_pp0_iter11_reg_12,
    \int_colorFormat_reg[6]_0 ,
    \int_bckgndId_reg[7]_0 ,
    \int_bckgndId_reg[1]_8 ,
    \int_bckgndId_reg[0]_4 ,
    \q0_reg[7]_0 ,
    ap_enable_reg_pp0_iter11_reg_13,
    \int_bckgndId_reg[1]_9 ,
    \q0_reg[6] ,
    \int_colorFormat_reg[4]_0 ,
    \int_bckgndId_reg[0]_5 ,
    \int_bckgndId_reg[2]_2 ,
    \int_bckgndId_reg[0]_6 ,
    ap_enable_reg_pp0_iter11_reg_14,
    ap_enable_reg_pp0_iter11_reg_15,
    ap_enable_reg_pp0_iter11_reg_16,
    \int_bckgndId_reg[0]_7 ,
    \int_bckgndId_reg[0]_8 ,
    \int_bckgndId_reg[0]_9 ,
    \int_bckgndId_reg[1]_10 ,
    \int_bckgndId_reg[1]_11 ,
    ap_enable_reg_pp0_iter10_reg,
    \int_bckgndId_reg[0]_10 ,
    add_ln1298_fu_1614_p2,
    \int_ZplateVerContDelta_reg[15]_0 ,
    O,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContStart_reg[7]_0 ,
    \int_ZplateHorContStart_reg[11]_0 ,
    \int_ZplateHorContStart_reg[14]_0 ,
    \int_bckgndId_reg[0]_11 ,
    cmp6_i_fu_650_p2,
    cmp19248_fu_207_p2__20,
    \int_width_reg[9]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_start,
    \int_motionSpeed_reg[7]_0 ,
    \int_motionSpeed_reg[6]_0 ,
    select_ln993_fu_320_p3,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \ap_CS_fsm_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \int_motionSpeed_reg[3]_0 ,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter9_reg,
    \int_bckgndId_reg[1]_12 ,
    \int_bckgndId_reg[1]_13 ,
    \int_colorFormat_reg[2]_1 ,
    \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ,
    \int_width_reg[9]_1 ,
    \int_height_reg[9]_0 ,
    \int_height_reg[15]_1 ,
    \g_reg_3206_pp0_iter4_reg_reg[7]__0 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_0 ,
    and_ln1756_3_reg_774_pp0_iter1_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 ,
    trunc_ln520_reg_3137_pp0_iter8_reg,
    \hBarSel_3_reg[0]_i_2_0 ,
    and_ln1560_1_reg_575_pp0_iter1_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \hBarSel_3_reg[0]_i_2_1 ,
    \yCount_V_3_reg[9]_i_5 ,
    \xCount_V_2_reg[9]_i_4 ,
    \vHatch_reg[0]_i_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    in,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_1 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    trunc_ln520_reg_3137_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    r_2_reg_3262_pp0_iter10_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[1] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ,
    ap_enable_reg_pp0_iter11,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_2 ,
    select_ln1584_fu_1911_p3,
    or_ln1592_2_reg_1266,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    and_ln1219_reg_3192_pp0_iter10_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_return_0,
    rampStart_load_reg_1217,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_0 ,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter12,
    ovrlayYUV_full_n,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_4 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_0 ,
    icmp_ln1027_reg_3158_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 ,
    B,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_2 ,
    g_2_reg_3269_pp0_iter10_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 ,
    q0,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_4 ,
    or_ln1592_reg_1256,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_1 ,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter10,
    \zonePlateVDelta_reg[15] ,
    \phi_mul_fu_446_reg[15] ,
    \zonePlateVDelta_reg[15]_i_4_0 ,
    phi_mul_fu_446_reg,
    \rampVal_2_new_0_fu_270_reg[0] ,
    \rampVal_2_new_0_fu_270_reg[0]_0 ,
    ap_rst_n,
    \icmp_ln936_fu_211_p2_inferred__0/i__carry ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    auto_restart_status_reg_0,
    ap_done,
    \rampStart_reg[7] ,
    fid_in,
    phi_ln991_loc_fu_110,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WDATA,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ,
    ap_enable_reg_pp0_iter9,
    trunc_ln520_reg_3137_pp0_iter9_reg,
    icmp_ln934_fu_270_p2_carry,
    icmp_ln518_fu_859_p2_carry__0,
    \g_2_reg_3269_reg[7] ,
    g_reg_3206_pp0_iter4_reg,
    add_ln1258_2_fu_1524_p2__0,
    s_axi_CTRL_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output \int_colorFormat_reg[1]_0 ;
  output \int_colorFormat_reg[1]_1 ;
  output \int_dpDynamicRange_reg[2]_0 ;
  output \int_colorFormat_reg[0]_0 ;
  output \int_colorFormat_reg[1]_2 ;
  output \int_colorFormat_reg[1]_3 ;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output [0:0]Q;
  output and_ln1756_3_fu_549_p2;
  output p_5_in;
  output [0:0]DI;
  output [0:0]CO;
  output [12:0]\int_width_reg[15]_0 ;
  output [3:0]\int_width_reg[8]_0 ;
  output \int_width_reg[13]_0 ;
  output [14:0]\int_height_reg[14]_0 ;
  output and_ln1560_1_fu_473_p2;
  output [0:0]\q0_reg[1] ;
  output [4:0]\int_height_reg[8]_0 ;
  output [3:0]S;
  output [0:0]\xCount_V_3_reg[8] ;
  output [2:0]\yCount_V_3_reg[7] ;
  output [2:0]\int_height_reg[13]_0 ;
  output \int_colorFormat_reg[1]_4 ;
  output \int_colorFormat_reg[2]_0 ;
  output and_ln1379_1_fu_459_p2;
  output [9:0]trunc_ln1_fu_229_p4;
  output [9:0]add_ln1329_fu_245_p2;
  output [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  output [13:0]\int_width_reg[15]_1 ;
  output [0:0]\y_1_reg_1238_reg[15] ;
  output [13:0]\int_height_reg[15]_0 ;
  output \int_colorFormat_reg[0]_1 ;
  output [9:0]trunc_ln_fu_157_p4;
  output [9:0]add_ln1398_fu_187_p2;
  output ap_enable_reg_pp0_iter11_reg;
  output \int_bckgndId_reg[1]_0 ;
  output ap_enable_reg_pp0_iter11_reg_0;
  output \int_bckgndId_reg[1]_1 ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  output [7:0]D;
  output ap_enable_reg_pp0_iter11_reg_1;
  output \int_bckgndId_reg[1]_2 ;
  output [7:0]\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  output [4:0]\q0_reg[7] ;
  output cmp2_i322_fu_630_p2;
  output ap_enable_reg_pp0_iter11_reg_2;
  output ap_enable_reg_pp0_iter11_reg_3;
  output \int_bckgndId_reg[1]_3 ;
  output ap_enable_reg_pp0_iter11_reg_4;
  output ap_enable_reg_pp0_iter11_reg_5;
  output \select_ln260_reg_1223_reg[0] ;
  output \int_bckgndId_reg[3]_0 ;
  output [1:0]\int_bckgndId_reg[1]_4 ;
  output \bSerie_V_reg[21] ;
  output \int_bckgndId_reg[1]_5 ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  output \int_bckgndId_reg[0]_0 ;
  output \q0_reg[1]_0 ;
  output ap_enable_reg_pp0_iter11_reg_6;
  output \int_bckgndId_reg[1]_6 ;
  output ap_enable_reg_pp0_iter11_reg_7;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output \int_bckgndId_reg[0]_1 ;
  output ap_enable_reg_pp0_iter11_reg_8;
  output \int_bckgndId_reg[0]_2 ;
  output ap_enable_reg_pp0_iter11_reg_9;
  output ap_enable_reg_pp0_iter11_reg_10;
  output ap_enable_reg_pp0_iter11_reg_11;
  output \int_bckgndId_reg[2]_0 ;
  output [0:0]E;
  output p_59_in;
  output \int_bckgndId_reg[6]_0 ;
  output \int_bckgndId_reg[0]_3 ;
  output \int_bckgndId_reg[1]_7 ;
  output \int_bckgndId_reg[2]_1 ;
  output [0:0]\int_width_reg[12]_0 ;
  output ap_enable_reg_pp0_iter11_reg_12;
  output \int_colorFormat_reg[6]_0 ;
  output \int_bckgndId_reg[7]_0 ;
  output \int_bckgndId_reg[1]_8 ;
  output \int_bckgndId_reg[0]_4 ;
  output \q0_reg[7]_0 ;
  output ap_enable_reg_pp0_iter11_reg_13;
  output \int_bckgndId_reg[1]_9 ;
  output \q0_reg[6] ;
  output \int_colorFormat_reg[4]_0 ;
  output \int_bckgndId_reg[0]_5 ;
  output \int_bckgndId_reg[2]_2 ;
  output \int_bckgndId_reg[0]_6 ;
  output ap_enable_reg_pp0_iter11_reg_14;
  output ap_enable_reg_pp0_iter11_reg_15;
  output ap_enable_reg_pp0_iter11_reg_16;
  output \int_bckgndId_reg[0]_7 ;
  output \int_bckgndId_reg[0]_8 ;
  output \int_bckgndId_reg[0]_9 ;
  output \int_bckgndId_reg[1]_10 ;
  output \int_bckgndId_reg[1]_11 ;
  output ap_enable_reg_pp0_iter10_reg;
  output \int_bckgndId_reg[0]_10 ;
  output [15:0]add_ln1298_fu_1614_p2;
  output [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [3:0]O;
  output [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[7]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[11]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[14]_0 ;
  output [0:0]\int_bckgndId_reg[0]_11 ;
  output cmp6_i_fu_650_p2;
  output cmp19248_fu_207_p2__20;
  output [2:0]\int_width_reg[9]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_start;
  output [3:0]\int_motionSpeed_reg[7]_0 ;
  output [6:0]\int_motionSpeed_reg[6]_0 ;
  output select_ln993_fu_320_p3;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  output [3:0]\int_motionSpeed_reg[3]_0 ;
  output internal_full_n_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output \int_bckgndId_reg[1]_12 ;
  output \int_bckgndId_reg[1]_13 ;
  output \int_colorFormat_reg[2]_1 ;
  output \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ;
  output [0:0]\int_width_reg[9]_1 ;
  output [0:0]\int_height_reg[9]_0 ;
  output [0:0]\int_height_reg[15]_1 ;
  output [7:0]\g_reg_3206_pp0_iter4_reg_reg[7]__0 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_0 ;
  input and_ln1756_3_reg_774_pp0_iter1_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 ;
  input trunc_ln520_reg_3137_pp0_iter8_reg;
  input [9:0]\hBarSel_3_reg[0]_i_2_0 ;
  input and_ln1560_1_reg_575_pp0_iter1_reg;
  input [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  input [0:0]\hBarSel_3_reg[0]_i_2_1 ;
  input [4:0]\yCount_V_3_reg[9]_i_5 ;
  input [0:0]\xCount_V_2_reg[9]_i_4 ;
  input [0:0]\vHatch_reg[0]_i_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input [15:0]in;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_1 ;
  input [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  input trunc_ln520_reg_3137_pp0_iter10_reg;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input [0:0]r_2_reg_3262_pp0_iter10_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_2 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[1] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  input ap_enable_reg_pp0_iter11;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_2 ;
  input [1:0]select_ln1584_fu_1911_p3;
  input or_ln1592_2_reg_1266;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_3 ;
  input [1:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input and_ln1219_reg_3192_pp0_iter10_reg;
  input [1:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input [2:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_2 ;
  input [2:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 ;
  input [0:0]grp_tpgPatternTartanColorBars_fu_1001_ap_return_0;
  input [5:0]rampStart_load_reg_1217;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_3 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_0 ;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter12;
  input ovrlayYUV_full_n;
  input [0:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_4 ;
  input [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_0 ;
  input icmp_ln1027_reg_3158_pp0_iter10_reg;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 ;
  input [2:0]B;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_2 ;
  input [3:0]g_2_reg_3269_pp0_iter10_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ;
  input [2:0]\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 ;
  input [2:0]\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 ;
  input [0:0]q0;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ;
  input [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_1 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_4 ;
  input or_ln1592_reg_1256;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_1 ;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter10;
  input [0:0]\zonePlateVDelta_reg[15] ;
  input [0:0]\phi_mul_fu_446_reg[15] ;
  input [14:0]\zonePlateVDelta_reg[15]_i_4_0 ;
  input [14:0]phi_mul_fu_446_reg;
  input \rampVal_2_new_0_fu_270_reg[0] ;
  input [0:0]\rampVal_2_new_0_fu_270_reg[0]_0 ;
  input ap_rst_n;
  input [6:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry ;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_ARVALID;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [0:0]auto_restart_status_reg_0;
  input ap_done;
  input [7:0]\rampStart_reg[7] ;
  input fid_in;
  input phi_ln991_loc_fu_110;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_AWVALID;
  input [15:0]s_axi_CTRL_WDATA;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  input ap_enable_reg_pp0_iter9;
  input trunc_ln520_reg_3137_pp0_iter9_reg;
  input [0:0]icmp_ln934_fu_270_p2_carry;
  input [0:0]icmp_ln518_fu_859_p2_carry__0;
  input [0:0]\g_2_reg_3269_reg[7] ;
  input [7:0]g_reg_3206_pp0_iter4_reg;
  input [7:0]add_ln1258_2_fu_1524_p2__0;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [2:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [14:0]ZplateHorContStart;
  wire [14:0]ZplateVerContDelta;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire [15:0]add_ln1298_fu_1614_p2;
  wire [9:0]add_ln1329_fu_245_p2;
  wire [9:0]add_ln1398_fu_187_p2;
  wire and_ln1219_reg_3192_pp0_iter10_reg;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire and_ln1379_1_fu_459_p2;
  wire \and_ln1379_1_reg_557[0]_i_2_n_3 ;
  wire and_ln1560_1_fu_473_p2;
  wire \and_ln1560_1_reg_575[0]_i_2_n_3 ;
  wire and_ln1560_1_reg_575_pp0_iter1_reg;
  wire and_ln1756_3_fu_549_p2;
  wire \and_ln1756_3_reg_774[0]_i_3_n_3 ;
  wire \and_ln1756_3_reg_774[0]_i_4_n_3 ;
  wire and_ln1756_3_reg_774_pp0_iter1_reg;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire \and_ln1756_reg_746[0]_i_3_n_3 ;
  wire \ap_CS_fsm[3]_i_4_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter11_reg_10;
  wire ap_enable_reg_pp0_iter11_reg_11;
  wire ap_enable_reg_pp0_iter11_reg_12;
  wire ap_enable_reg_pp0_iter11_reg_13;
  wire ap_enable_reg_pp0_iter11_reg_14;
  wire ap_enable_reg_pp0_iter11_reg_15;
  wire ap_enable_reg_pp0_iter11_reg_16;
  wire ap_enable_reg_pp0_iter11_reg_2;
  wire ap_enable_reg_pp0_iter11_reg_3;
  wire ap_enable_reg_pp0_iter11_reg_4;
  wire ap_enable_reg_pp0_iter11_reg_5;
  wire ap_enable_reg_pp0_iter11_reg_6;
  wire ap_enable_reg_pp0_iter11_reg_7;
  wire ap_enable_reg_pp0_iter11_reg_8;
  wire ap_enable_reg_pp0_iter11_reg_9;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_idle;
  wire \ap_return_int_reg[5]_i_4_n_3 ;
  wire \ap_return_int_reg[5]_i_5_n_3 ;
  wire \ap_return_int_reg[5]_i_6_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_4 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_5 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_6 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_4 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_5 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_6 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_4 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_5 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_6 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire [0:0]auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_3;
  wire \bSerie_V_reg[21] ;
  wire [7:2]bckgndId;
  wire cmp103_fu_201_p2;
  wire cmp19248_fu_207_p2__20;
  wire cmp2_i322_fu_630_p2;
  wire cmp6_i_fu_650_p2;
  wire [7:0]colorFormat;
  wire [1:0]data3;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpYUVCoef;
  wire \empty_fu_98[0]_i_5_n_3 ;
  wire \empty_fu_98[0]_i_6_n_3 ;
  wire \empty_fu_98[0]_i_7_n_3 ;
  wire \empty_fu_98[0]_i_8_n_3 ;
  wire \empty_fu_98[0]_i_9_n_3 ;
  wire fid_in;
  wire [15:0]field_id;
  wire [3:0]g_2_reg_3269_pp0_iter10_reg;
  wire [0:0]\g_2_reg_3269_reg[7] ;
  wire [7:0]g_reg_3206_pp0_iter4_reg;
  wire [7:0]\g_reg_3206_pp0_iter4_reg_reg[7]__0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1001_ap_return_0;
  wire \grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/switch_le_fu_219_p2__12 ;
  wire [13:9]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 ;
  wire [9:4]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 ;
  wire [6:6]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_1 ;
  wire [6:6]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ;
  wire [15:15]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ;
  wire [15:15]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ;
  wire [2:0]\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 ;
  wire \hBarSel_3[0]_i_10_n_3 ;
  wire \hBarSel_3[0]_i_11_n_3 ;
  wire \hBarSel_3[0]_i_12_n_3 ;
  wire \hBarSel_3[0]_i_13_n_3 ;
  wire \hBarSel_3[0]_i_14_n_3 ;
  wire \hBarSel_3[0]_i_15_n_3 ;
  wire \hBarSel_3[0]_i_4_n_3 ;
  wire \hBarSel_3[0]_i_5_n_3 ;
  wire \hBarSel_3[0]_i_6_n_3 ;
  wire \hBarSel_3[0]_i_7_n_3 ;
  wire \hBarSel_3[0]_i_8_n_3 ;
  wire [9:0]\hBarSel_3_reg[0]_i_2_0 ;
  wire [0:0]\hBarSel_3_reg[0]_i_2_1 ;
  wire \hBarSel_3_reg[0]_i_3_n_3 ;
  wire \hBarSel_3_reg[0]_i_3_n_4 ;
  wire \hBarSel_3_reg[0]_i_3_n_5 ;
  wire \hBarSel_3_reg[0]_i_3_n_6 ;
  wire [15:15]height;
  wire icmp_ln1027_reg_3158_pp0_iter10_reg;
  wire \icmp_ln1073_reg_3232_reg[0]_i_22_n_3 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_22_n_4 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_22_n_5 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_22_n_6 ;
  wire [0:0]icmp_ln518_fu_859_p2_carry__0;
  wire [0:0]icmp_ln934_fu_270_p2_carry;
  wire [6:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry ;
  wire [15:0]in;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [3:0]\int_ZplateHorContStart_reg[11]_0 ;
  wire [3:0]\int_ZplateHorContStart_reg[14]_0 ;
  wire [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [3:0]\int_ZplateHorContStart_reg[7]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[0]_1 ;
  wire \int_bckgndId_reg[0]_10 ;
  wire [0:0]\int_bckgndId_reg[0]_11 ;
  wire \int_bckgndId_reg[0]_2 ;
  wire \int_bckgndId_reg[0]_3 ;
  wire \int_bckgndId_reg[0]_4 ;
  wire \int_bckgndId_reg[0]_5 ;
  wire \int_bckgndId_reg[0]_6 ;
  wire \int_bckgndId_reg[0]_7 ;
  wire \int_bckgndId_reg[0]_8 ;
  wire \int_bckgndId_reg[0]_9 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire \int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[1]_10 ;
  wire \int_bckgndId_reg[1]_11 ;
  wire \int_bckgndId_reg[1]_12 ;
  wire \int_bckgndId_reg[1]_13 ;
  wire \int_bckgndId_reg[1]_2 ;
  wire \int_bckgndId_reg[1]_3 ;
  wire [1:0]\int_bckgndId_reg[1]_4 ;
  wire \int_bckgndId_reg[1]_5 ;
  wire \int_bckgndId_reg[1]_6 ;
  wire \int_bckgndId_reg[1]_7 ;
  wire \int_bckgndId_reg[1]_8 ;
  wire \int_bckgndId_reg[1]_9 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire \int_bckgndId_reg[2]_1 ;
  wire \int_bckgndId_reg[2]_2 ;
  wire \int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[6]_0 ;
  wire \int_bckgndId_reg[7]_0 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire \int_boxColorB_reg_n_3_[0] ;
  wire \int_boxColorB_reg_n_3_[10] ;
  wire \int_boxColorB_reg_n_3_[11] ;
  wire \int_boxColorB_reg_n_3_[12] ;
  wire \int_boxColorB_reg_n_3_[13] ;
  wire \int_boxColorB_reg_n_3_[14] ;
  wire \int_boxColorB_reg_n_3_[15] ;
  wire \int_boxColorB_reg_n_3_[1] ;
  wire \int_boxColorB_reg_n_3_[2] ;
  wire \int_boxColorB_reg_n_3_[3] ;
  wire \int_boxColorB_reg_n_3_[4] ;
  wire \int_boxColorB_reg_n_3_[5] ;
  wire \int_boxColorB_reg_n_3_[6] ;
  wire \int_boxColorB_reg_n_3_[7] ;
  wire \int_boxColorB_reg_n_3_[8] ;
  wire \int_boxColorB_reg_n_3_[9] ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire \int_boxColorG_reg_n_3_[0] ;
  wire \int_boxColorG_reg_n_3_[10] ;
  wire \int_boxColorG_reg_n_3_[11] ;
  wire \int_boxColorG_reg_n_3_[12] ;
  wire \int_boxColorG_reg_n_3_[13] ;
  wire \int_boxColorG_reg_n_3_[14] ;
  wire \int_boxColorG_reg_n_3_[15] ;
  wire \int_boxColorG_reg_n_3_[1] ;
  wire \int_boxColorG_reg_n_3_[2] ;
  wire \int_boxColorG_reg_n_3_[3] ;
  wire \int_boxColorG_reg_n_3_[4] ;
  wire \int_boxColorG_reg_n_3_[5] ;
  wire \int_boxColorG_reg_n_3_[6] ;
  wire \int_boxColorG_reg_n_3_[7] ;
  wire \int_boxColorG_reg_n_3_[8] ;
  wire \int_boxColorG_reg_n_3_[9] ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire \int_boxColorR_reg_n_3_[0] ;
  wire \int_boxColorR_reg_n_3_[10] ;
  wire \int_boxColorR_reg_n_3_[11] ;
  wire \int_boxColorR_reg_n_3_[12] ;
  wire \int_boxColorR_reg_n_3_[13] ;
  wire \int_boxColorR_reg_n_3_[14] ;
  wire \int_boxColorR_reg_n_3_[15] ;
  wire \int_boxColorR_reg_n_3_[1] ;
  wire \int_boxColorR_reg_n_3_[2] ;
  wire \int_boxColorR_reg_n_3_[3] ;
  wire \int_boxColorR_reg_n_3_[4] ;
  wire \int_boxColorR_reg_n_3_[5] ;
  wire \int_boxColorR_reg_n_3_[6] ;
  wire \int_boxColorR_reg_n_3_[7] ;
  wire \int_boxColorR_reg_n_3_[8] ;
  wire \int_boxColorR_reg_n_3_[9] ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire \int_boxSize_reg_n_3_[0] ;
  wire \int_boxSize_reg_n_3_[10] ;
  wire \int_boxSize_reg_n_3_[11] ;
  wire \int_boxSize_reg_n_3_[12] ;
  wire \int_boxSize_reg_n_3_[13] ;
  wire \int_boxSize_reg_n_3_[14] ;
  wire \int_boxSize_reg_n_3_[15] ;
  wire \int_boxSize_reg_n_3_[1] ;
  wire \int_boxSize_reg_n_3_[2] ;
  wire \int_boxSize_reg_n_3_[3] ;
  wire \int_boxSize_reg_n_3_[4] ;
  wire \int_boxSize_reg_n_3_[5] ;
  wire \int_boxSize_reg_n_3_[6] ;
  wire \int_boxSize_reg_n_3_[7] ;
  wire \int_boxSize_reg_n_3_[8] ;
  wire \int_boxSize_reg_n_3_[9] ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire \int_colorFormat_reg[0]_0 ;
  wire \int_colorFormat_reg[0]_1 ;
  wire \int_colorFormat_reg[1]_0 ;
  wire \int_colorFormat_reg[1]_1 ;
  wire \int_colorFormat_reg[1]_2 ;
  wire \int_colorFormat_reg[1]_3 ;
  wire \int_colorFormat_reg[1]_4 ;
  wire \int_colorFormat_reg[2]_0 ;
  wire \int_colorFormat_reg[2]_1 ;
  wire \int_colorFormat_reg[4]_0 ;
  wire \int_colorFormat_reg[6]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire \int_crossHairX_reg_n_3_[0] ;
  wire \int_crossHairX_reg_n_3_[10] ;
  wire \int_crossHairX_reg_n_3_[11] ;
  wire \int_crossHairX_reg_n_3_[12] ;
  wire \int_crossHairX_reg_n_3_[13] ;
  wire \int_crossHairX_reg_n_3_[14] ;
  wire \int_crossHairX_reg_n_3_[15] ;
  wire \int_crossHairX_reg_n_3_[1] ;
  wire \int_crossHairX_reg_n_3_[2] ;
  wire \int_crossHairX_reg_n_3_[3] ;
  wire \int_crossHairX_reg_n_3_[4] ;
  wire \int_crossHairX_reg_n_3_[5] ;
  wire \int_crossHairX_reg_n_3_[6] ;
  wire \int_crossHairX_reg_n_3_[7] ;
  wire \int_crossHairX_reg_n_3_[8] ;
  wire \int_crossHairX_reg_n_3_[9] ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire \int_crossHairY_reg_n_3_[0] ;
  wire \int_crossHairY_reg_n_3_[10] ;
  wire \int_crossHairY_reg_n_3_[11] ;
  wire \int_crossHairY_reg_n_3_[12] ;
  wire \int_crossHairY_reg_n_3_[13] ;
  wire \int_crossHairY_reg_n_3_[14] ;
  wire \int_crossHairY_reg_n_3_[15] ;
  wire \int_crossHairY_reg_n_3_[1] ;
  wire \int_crossHairY_reg_n_3_[2] ;
  wire \int_crossHairY_reg_n_3_[3] ;
  wire \int_crossHairY_reg_n_3_[4] ;
  wire \int_crossHairY_reg_n_3_[5] ;
  wire \int_crossHairY_reg_n_3_[6] ;
  wire \int_crossHairY_reg_n_3_[7] ;
  wire \int_crossHairY_reg_n_3_[8] ;
  wire \int_crossHairY_reg_n_3_[9] ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire \int_dpDynamicRange_reg[2]_0 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire \int_field_id[15]_i_3_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_i_4_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire \int_height[15]_i_3_n_3 ;
  wire [2:0]\int_height_reg[13]_0 ;
  wire [14:0]\int_height_reg[14]_0 ;
  wire [13:0]\int_height_reg[15]_0 ;
  wire [0:0]\int_height_reg[15]_1 ;
  wire [4:0]\int_height_reg[8]_0 ;
  wire [0:0]\int_height_reg[9]_0 ;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[0]_i_2_n_3 ;
  wire \int_isr[0]_i_3_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire \int_maskId_reg_n_3_[0] ;
  wire \int_maskId_reg_n_3_[1] ;
  wire \int_maskId_reg_n_3_[2] ;
  wire \int_maskId_reg_n_3_[3] ;
  wire \int_maskId_reg_n_3_[4] ;
  wire \int_maskId_reg_n_3_[5] ;
  wire \int_maskId_reg_n_3_[6] ;
  wire \int_maskId_reg_n_3_[7] ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [3:0]\int_motionSpeed_reg[3]_0 ;
  wire [6:0]\int_motionSpeed_reg[6]_0 ;
  wire [3:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire \int_ovrlayId_reg_n_3_[0] ;
  wire \int_ovrlayId_reg_n_3_[1] ;
  wire \int_ovrlayId_reg_n_3_[2] ;
  wire \int_ovrlayId_reg_n_3_[3] ;
  wire \int_ovrlayId_reg_n_3_[4] ;
  wire \int_ovrlayId_reg_n_3_[5] ;
  wire \int_ovrlayId_reg_n_3_[6] ;
  wire \int_ovrlayId_reg_n_3_[7] ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [0:0]\int_width_reg[12]_0 ;
  wire \int_width_reg[13]_0 ;
  wire [12:0]\int_width_reg[15]_0 ;
  wire [13:0]\int_width_reg[15]_1 ;
  wire [3:0]\int_width_reg[8]_0 ;
  wire [2:0]\int_width_reg[9]_0 ;
  wire [0:0]\int_width_reg[9]_1 ;
  wire internal_full_n_reg;
  wire interrupt;
  wire [7:7]motionSpeed;
  wire or_ln1592_2_reg_1266;
  wire or_ln1592_reg_1256;
  wire ovrlayYUV_full_n;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_10_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_12_n_3 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_12_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[1] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_2 ;
  wire [2:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  wire [2:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_3 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_4 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ;
  wire [2:0]\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 ;
  wire [2:0]\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_22_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_26_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire [1:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ;
  wire [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_29_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_30_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_16_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_18_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_19_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_20_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_41_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ;
  wire [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ;
  wire [1:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ;
  wire [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_1 ;
  wire [0:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 ;
  wire [7:2]p_21_in;
  wire p_59_in;
  wire p_5_in;
  wire phi_ln991_loc_fu_110;
  wire \phi_mul_fu_446[0]_i_4_n_3 ;
  wire \phi_mul_fu_446[0]_i_5_n_3 ;
  wire \phi_mul_fu_446[0]_i_6_n_3 ;
  wire \phi_mul_fu_446[0]_i_7_n_3 ;
  wire \phi_mul_fu_446[12]_i_3_n_3 ;
  wire \phi_mul_fu_446[12]_i_4_n_3 ;
  wire \phi_mul_fu_446[12]_i_5_n_3 ;
  wire \phi_mul_fu_446[4]_i_2_n_3 ;
  wire \phi_mul_fu_446[4]_i_3_n_3 ;
  wire \phi_mul_fu_446[4]_i_4_n_3 ;
  wire \phi_mul_fu_446[4]_i_5_n_3 ;
  wire \phi_mul_fu_446[8]_i_2_n_3 ;
  wire \phi_mul_fu_446[8]_i_3_n_3 ;
  wire \phi_mul_fu_446[8]_i_4_n_3 ;
  wire \phi_mul_fu_446[8]_i_5_n_3 ;
  wire [14:0]phi_mul_fu_446_reg;
  wire \phi_mul_fu_446_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_4 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_5 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_6 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_6 ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_6 ;
  wire [0:0]q0;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[6] ;
  wire [4:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]r_2_reg_3262_pp0_iter10_reg;
  wire [5:0]rampStart_load_reg_1217;
  wire [7:0]\rampStart_reg[7] ;
  wire \rampVal_2_new_0_fu_270_reg[0] ;
  wire [0:0]\rampVal_2_new_0_fu_270_reg[0]_0 ;
  wire [15:0]rdata;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[0]_i_9_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_10_n_3 ;
  wire \rdata[15]_i_11_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_12_n_3 ;
  wire \rdata[1]_i_13_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_5_n_3 ;
  wire \rdata[2]_i_6_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_5_n_3 ;
  wire \rdata[3]_i_6_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[7]_i_6_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[7]_i_8_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata[9]_i_8_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]select_ln1584_fu_1911_p3;
  wire \select_ln260_reg_1223_reg[0] ;
  wire select_ln993_fu_320_p3;
  wire task_ap_done;
  wire tmp_last_V_fu_222_p2_carry_i_5_n_3;
  wire tmp_last_V_fu_222_p2_carry_i_6_n_3;
  wire tmp_last_V_fu_222_p2_carry_i_7_n_3;
  wire tmp_last_V_fu_222_p2_carry_i_8_n_3;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire trunc_ln520_reg_3137_pp0_iter10_reg;
  wire [7:0]\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  wire trunc_ln520_reg_3137_pp0_iter8_reg;
  wire trunc_ln520_reg_3137_pp0_iter9_reg;
  wire \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ;
  wire [9:0]trunc_ln_fu_157_p4;
  wire \vBarSel[1]_i_26_n_3 ;
  wire \vBarSel[1]_i_27_n_3 ;
  wire \vBarSel[1]_i_28_n_3 ;
  wire \vBarSel_reg[1]_i_15_n_3 ;
  wire \vBarSel_reg[1]_i_15_n_4 ;
  wire \vBarSel_reg[1]_i_15_n_5 ;
  wire \vBarSel_reg[1]_i_15_n_6 ;
  wire \vBarSel_reg[1]_i_24_n_3 ;
  wire \vBarSel_reg[1]_i_24_n_4 ;
  wire \vBarSel_reg[1]_i_24_n_5 ;
  wire \vBarSel_reg[1]_i_24_n_6 ;
  wire \vBarSel_reg[1]_i_25_n_3 ;
  wire \vBarSel_reg[1]_i_25_n_4 ;
  wire \vBarSel_reg[1]_i_25_n_5 ;
  wire \vBarSel_reg[1]_i_25_n_6 ;
  wire \vHatch[0]_i_31_n_3 ;
  wire \vHatch[0]_i_32_n_3 ;
  wire \vHatch[0]_i_33_n_3 ;
  wire \vHatch[0]_i_36_n_3 ;
  wire \vHatch[0]_i_37_n_3 ;
  wire \vHatch[0]_i_38_n_3 ;
  wire \vHatch[0]_i_39_n_3 ;
  wire \vHatch[0]_i_40_n_3 ;
  wire \vHatch[0]_i_41_n_3 ;
  wire \vHatch[0]_i_42_n_3 ;
  wire \vHatch[0]_i_43_n_3 ;
  wire \vHatch[0]_i_44_n_3 ;
  wire \vHatch[0]_i_45_n_3 ;
  wire \vHatch[0]_i_46_n_3 ;
  wire \vHatch[0]_i_47_n_3 ;
  wire \vHatch[0]_i_48_n_3 ;
  wire \vHatch[0]_i_49_n_3 ;
  wire \vHatch[0]_i_50_n_3 ;
  wire \vHatch_reg[0]_i_18_n_3 ;
  wire \vHatch_reg[0]_i_18_n_4 ;
  wire \vHatch_reg[0]_i_18_n_5 ;
  wire \vHatch_reg[0]_i_18_n_6 ;
  wire \vHatch_reg[0]_i_22_n_3 ;
  wire \vHatch_reg[0]_i_22_n_4 ;
  wire \vHatch_reg[0]_i_22_n_5 ;
  wire \vHatch_reg[0]_i_22_n_6 ;
  wire \vHatch_reg[0]_i_24_n_3 ;
  wire \vHatch_reg[0]_i_24_n_4 ;
  wire \vHatch_reg[0]_i_24_n_5 ;
  wire \vHatch_reg[0]_i_24_n_6 ;
  wire \vHatch_reg[0]_i_29_n_3 ;
  wire \vHatch_reg[0]_i_29_n_5 ;
  wire \vHatch_reg[0]_i_29_n_6 ;
  wire \vHatch_reg[0]_i_30_n_3 ;
  wire \vHatch_reg[0]_i_30_n_4 ;
  wire \vHatch_reg[0]_i_30_n_5 ;
  wire \vHatch_reg[0]_i_30_n_6 ;
  wire \vHatch_reg[0]_i_34_n_3 ;
  wire \vHatch_reg[0]_i_34_n_4 ;
  wire \vHatch_reg[0]_i_34_n_5 ;
  wire \vHatch_reg[0]_i_34_n_6 ;
  wire \vHatch_reg[0]_i_35_n_3 ;
  wire \vHatch_reg[0]_i_35_n_4 ;
  wire \vHatch_reg[0]_i_35_n_5 ;
  wire \vHatch_reg[0]_i_35_n_6 ;
  wire [0:0]\vHatch_reg[0]_i_7 ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire [14:12]width;
  wire \xBar_V[3]_i_11_n_3 ;
  wire \xBar_V[3]_i_12_n_3 ;
  wire \xBar_V_reg[3]_i_6_n_3 ;
  wire \xBar_V_reg[3]_i_6_n_4 ;
  wire \xBar_V_reg[3]_i_6_n_5 ;
  wire \xBar_V_reg[3]_i_6_n_6 ;
  wire \xBar_V_reg[7]_i_12_n_3 ;
  wire \xBar_V_reg[7]_i_12_n_4 ;
  wire \xBar_V_reg[7]_i_12_n_5 ;
  wire \xBar_V_reg[7]_i_12_n_6 ;
  wire \xCount_V[3]_i_10_n_3 ;
  wire \xCount_V[3]_i_8_n_3 ;
  wire \xCount_V[3]_i_9_n_3 ;
  wire \xCount_V_2[9]_i_41_n_3 ;
  wire \xCount_V_2[9]_i_42_n_3 ;
  wire \xCount_V_2[9]_i_43_n_3 ;
  wire \xCount_V_2[9]_i_44_n_3 ;
  wire \xCount_V_2[9]_i_45_n_3 ;
  wire \xCount_V_2[9]_i_46_n_3 ;
  wire \xCount_V_2[9]_i_47_n_3 ;
  wire \xCount_V_2[9]_i_48_n_3 ;
  wire \xCount_V_2[9]_i_49_n_3 ;
  wire \xCount_V_2[9]_i_50_n_3 ;
  wire \xCount_V_2[9]_i_51_n_3 ;
  wire \xCount_V_2[9]_i_52_n_3 ;
  wire \xCount_V_2[9]_i_53_n_3 ;
  wire \xCount_V_2[9]_i_54_n_3 ;
  wire \xCount_V_2[9]_i_55_n_3 ;
  wire \xCount_V_2_reg[9]_i_27_n_3 ;
  wire \xCount_V_2_reg[9]_i_27_n_5 ;
  wire \xCount_V_2_reg[9]_i_27_n_6 ;
  wire \xCount_V_2_reg[9]_i_28_n_3 ;
  wire \xCount_V_2_reg[9]_i_28_n_4 ;
  wire \xCount_V_2_reg[9]_i_28_n_5 ;
  wire \xCount_V_2_reg[9]_i_28_n_6 ;
  wire \xCount_V_2_reg[9]_i_39_n_3 ;
  wire \xCount_V_2_reg[9]_i_39_n_4 ;
  wire \xCount_V_2_reg[9]_i_39_n_5 ;
  wire \xCount_V_2_reg[9]_i_39_n_6 ;
  wire [0:0]\xCount_V_2_reg[9]_i_4 ;
  wire \xCount_V_2_reg[9]_i_40_n_3 ;
  wire \xCount_V_2_reg[9]_i_40_n_4 ;
  wire \xCount_V_2_reg[9]_i_40_n_5 ;
  wire \xCount_V_2_reg[9]_i_40_n_6 ;
  wire \xCount_V_3[3]_i_10_n_3 ;
  wire \xCount_V_3[3]_i_11_n_3 ;
  wire \xCount_V_3[3]_i_9_n_3 ;
  wire \xCount_V_3[7]_i_6_n_3 ;
  wire \xCount_V_3[7]_i_7_n_3 ;
  wire \xCount_V_3[9]_i_8_n_3 ;
  wire \xCount_V_3_reg[3]_i_7_n_3 ;
  wire \xCount_V_3_reg[3]_i_7_n_4 ;
  wire \xCount_V_3_reg[3]_i_7_n_5 ;
  wire \xCount_V_3_reg[3]_i_7_n_6 ;
  wire \xCount_V_3_reg[3]_i_8_n_3 ;
  wire \xCount_V_3_reg[3]_i_8_n_4 ;
  wire \xCount_V_3_reg[3]_i_8_n_5 ;
  wire \xCount_V_3_reg[3]_i_8_n_6 ;
  wire [0:0]\xCount_V_3_reg[8] ;
  wire \xCount_V_3_reg[9]_i_7_n_3 ;
  wire \xCount_V_3_reg[9]_i_7_n_4 ;
  wire \xCount_V_3_reg[9]_i_7_n_5 ;
  wire \xCount_V_3_reg[9]_i_7_n_6 ;
  wire \xCount_V_reg[3]_i_7_n_3 ;
  wire \xCount_V_reg[3]_i_7_n_4 ;
  wire \xCount_V_reg[3]_i_7_n_5 ;
  wire \xCount_V_reg[3]_i_7_n_6 ;
  wire \xCount_V_reg[7]_i_8_n_3 ;
  wire \xCount_V_reg[7]_i_8_n_4 ;
  wire \xCount_V_reg[7]_i_8_n_5 ;
  wire \xCount_V_reg[7]_i_8_n_6 ;
  wire \xCount_V_reg[9]_i_9_n_3 ;
  wire \xCount_V_reg[9]_i_9_n_4 ;
  wire \xCount_V_reg[9]_i_9_n_5 ;
  wire \xCount_V_reg[9]_i_9_n_6 ;
  wire [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  wire \yCount_V_3[9]_i_22_n_3 ;
  wire \yCount_V_3[9]_i_27_n_3 ;
  wire \yCount_V_3[9]_i_30_n_3 ;
  wire \yCount_V_3[9]_i_31_n_3 ;
  wire \yCount_V_3[9]_i_32_n_3 ;
  wire [2:0]\yCount_V_3_reg[7] ;
  wire \yCount_V_3_reg[9]_i_21_n_3 ;
  wire \yCount_V_3_reg[9]_i_21_n_4 ;
  wire \yCount_V_3_reg[9]_i_21_n_5 ;
  wire \yCount_V_3_reg[9]_i_21_n_6 ;
  wire \yCount_V_3_reg[9]_i_28_n_3 ;
  wire \yCount_V_3_reg[9]_i_28_n_4 ;
  wire \yCount_V_3_reg[9]_i_28_n_5 ;
  wire \yCount_V_3_reg[9]_i_28_n_6 ;
  wire \yCount_V_3_reg[9]_i_29_n_3 ;
  wire \yCount_V_3_reg[9]_i_29_n_4 ;
  wire \yCount_V_3_reg[9]_i_29_n_5 ;
  wire \yCount_V_3_reg[9]_i_29_n_6 ;
  wire [4:0]\yCount_V_3_reg[9]_i_5 ;
  wire [0:0]\y_1_reg_1238_reg[15] ;
  wire \zonePlateVDelta[11]_i_3_n_3 ;
  wire \zonePlateVDelta[11]_i_4_n_3 ;
  wire \zonePlateVDelta[11]_i_5_n_3 ;
  wire \zonePlateVDelta[11]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_7_n_3 ;
  wire \zonePlateVDelta[15]_i_8_n_3 ;
  wire \zonePlateVDelta[3]_i_3_n_3 ;
  wire \zonePlateVDelta[3]_i_4_n_3 ;
  wire \zonePlateVDelta[3]_i_5_n_3 ;
  wire \zonePlateVDelta[3]_i_6_n_3 ;
  wire \zonePlateVDelta[7]_i_3_n_3 ;
  wire \zonePlateVDelta[7]_i_4_n_3 ;
  wire \zonePlateVDelta[7]_i_5_n_3 ;
  wire \zonePlateVDelta[7]_i_6_n_3 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_6 ;
  wire [0:0]\zonePlateVDelta_reg[15] ;
  wire [14:0]\zonePlateVDelta_reg[15]_i_4_0 ;
  wire \zonePlateVDelta_reg[15]_i_4_n_4 ;
  wire \zonePlateVDelta_reg[15]_i_4_n_5 ;
  wire \zonePlateVDelta_reg[15]_i_4_n_6 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_6 ;
  wire [2:0]\NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_3_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1073_reg_3232_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1073_reg_3232_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_phi_mul_fu_446_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_vBarSel_reg[1]_i_17_O_UNCONNECTED ;
  wire [2:0]\NLW_vBarSel_reg[1]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_vHatch_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_vHatch_reg[0]_i_17_O_UNCONNECTED ;
  wire [2:0]\NLW_vHatch_reg[0]_i_24_O_UNCONNECTED ;
  wire [2:2]\NLW_vHatch_reg[0]_i_29_CO_UNCONNECTED ;
  wire [3:3]\NLW_vHatch_reg[0]_i_29_O_UNCONNECTED ;
  wire [1:0]\NLW_xBar_V_reg[3]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_xCount_V_2_reg[9]_i_27_CO_UNCONNECTED ;
  wire [3:3]\NLW_xCount_V_2_reg[9]_i_27_O_UNCONNECTED ;
  wire [2:0]\NLW_xCount_V_3_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_3_reg[9]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_3_reg[9]_i_9_O_UNCONNECTED ;
  wire [2:0]\NLW_xCount_V_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_20_CO_UNCONNECTED ;
  wire [3:1]\NLW_yCount_V_3_reg[9]_i_20_O_UNCONNECTED ;
  wire [2:0]\NLW_yCount_V_3_reg[9]_i_29_O_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVDelta_reg[15]_i_4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln1259_reg_3251[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_59_in),
        .I2(cmp2_i322_fu_630_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln1259_reg_3251[15]_i_2 
       (.I0(colorFormat[0]),
        .I1(colorFormat[2]),
        .I2(colorFormat[3]),
        .I3(Q),
        .I4(\int_colorFormat_reg[4]_0 ),
        .O(cmp2_i322_fu_630_p2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry__0_i_1
       (.I0(motionSpeed),
        .I1(\rampStart_reg[7] [7]),
        .O(\int_motionSpeed_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry__0_i_2
       (.I0(\int_motionSpeed_reg[6]_0 [6]),
        .I1(\rampStart_reg[7] [6]),
        .O(\int_motionSpeed_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry__0_i_3
       (.I0(\int_motionSpeed_reg[6]_0 [5]),
        .I1(\rampStart_reg[7] [5]),
        .O(\int_motionSpeed_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry__0_i_4
       (.I0(\int_motionSpeed_reg[6]_0 [4]),
        .I1(\rampStart_reg[7] [4]),
        .O(\int_motionSpeed_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry_i_1
       (.I0(\int_motionSpeed_reg[6]_0 [3]),
        .I1(\rampStart_reg[7] [3]),
        .O(\int_motionSpeed_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[6]_0 [2]),
        .I1(\rampStart_reg[7] [2]),
        .O(\int_motionSpeed_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[6]_0 [1]),
        .I1(\rampStart_reg[7] [1]),
        .O(\int_motionSpeed_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_937_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[6]_0 [0]),
        .I1(\rampStart_reg[7] [0]),
        .O(\int_motionSpeed_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \and_ln1219_reg_3192[0]_i_2 
       (.I0(colorFormat[2]),
        .I1(colorFormat[3]),
        .I2(Q),
        .I3(colorFormat[0]),
        .I4(\int_colorFormat_reg[4]_0 ),
        .O(cmp6_i_fu_650_p2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \and_ln1219_reg_3192[0]_i_3 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .O(\int_bckgndId_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \and_ln1292_reg_3188[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .O(\int_bckgndId_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \and_ln1379_1_reg_557[0]_i_1 
       (.I0(\and_ln1379_1_reg_557[0]_i_2_n_3 ),
        .I1(Q),
        .I2(\int_colorFormat_reg[2]_0 ),
        .I3(colorFormat[5]),
        .I4(colorFormat[4]),
        .I5(trunc_ln520_reg_3137_pp0_iter8_reg),
        .O(and_ln1379_1_fu_459_p2));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln1379_1_reg_557[0]_i_2 
       (.I0(colorFormat[6]),
        .I1(colorFormat[7]),
        .O(\and_ln1379_1_reg_557[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln1379_1_reg_557[0]_i_3 
       (.I0(colorFormat[2]),
        .I1(colorFormat[3]),
        .O(\int_colorFormat_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \and_ln1560_1_reg_575[0]_i_1 
       (.I0(trunc_ln520_reg_3137_pp0_iter8_reg),
        .I1(\and_ln1560_1_reg_575[0]_i_2_n_3 ),
        .I2(colorFormat[5]),
        .I3(colorFormat[6]),
        .I4(colorFormat[7]),
        .O(and_ln1560_1_fu_473_p2));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln1560_1_reg_575[0]_i_2 
       (.I0(colorFormat[4]),
        .I1(colorFormat[2]),
        .I2(Q),
        .I3(colorFormat[3]),
        .O(\and_ln1560_1_reg_575[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1756_3_reg_774[0]_i_1 
       (.I0(p_5_in),
        .I1(\int_colorFormat_reg[1]_3 ),
        .O(and_ln1756_3_fu_549_p2));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \and_ln1756_3_reg_774[0]_i_2 
       (.I0(\and_ln1756_3_reg_774[0]_i_3_n_3 ),
        .I1(\and_ln1756_3_reg_774[0]_i_4_n_3 ),
        .I2(\and_ln1379_1_reg_557[0]_i_2_n_3 ),
        .I3(Q),
        .I4(colorFormat[0]),
        .I5(\and_ln1756_reg_746[0]_i_3_n_3 ),
        .O(\int_colorFormat_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln1756_3_reg_774[0]_i_3 
       (.I0(dpYUVCoef[3]),
        .I1(dpYUVCoef[1]),
        .I2(dpYUVCoef[7]),
        .I3(dpYUVCoef[4]),
        .O(\and_ln1756_3_reg_774[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln1756_3_reg_774[0]_i_4 
       (.I0(dpYUVCoef[6]),
        .I1(dpYUVCoef[5]),
        .I2(dpYUVCoef[2]),
        .I3(dpYUVCoef[0]),
        .O(\and_ln1756_3_reg_774[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \and_ln1756_reg_746[0]_i_2 
       (.I0(trunc_ln520_reg_3137_pp0_iter8_reg),
        .I1(colorFormat[0]),
        .I2(Q),
        .I3(colorFormat[7]),
        .I4(colorFormat[6]),
        .I5(\and_ln1756_reg_746[0]_i_3_n_3 ),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln1756_reg_746[0]_i_3 
       (.I0(colorFormat[5]),
        .I1(colorFormat[2]),
        .I2(colorFormat[4]),
        .I3(colorFormat[3]),
        .O(\and_ln1756_reg_746[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_4_n_3 ),
        .I1(\ap_CS_fsm[3]_i_5_n_3 ),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\int_width_reg[15]_0 [8]),
        .I4(\int_width_reg[15]_0 [7]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(cmp19248_fu_207_p2__20));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [3]),
        .O(\ap_CS_fsm[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\int_width_reg[15]_0 [2]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_4 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\ap_return_int_reg[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_5 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\ap_return_int_reg[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_6 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\ap_return_int_reg[5]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[5]_i_2 
       (.CI(\ap_return_int_reg_reg[5]_i_3_n_3 ),
        .CO({\ap_return_int_reg_reg[5]_i_2_n_3 ,\ap_return_int_reg_reg[5]_i_2_n_4 ,\ap_return_int_reg_reg[5]_i_2_n_5 ,\ap_return_int_reg_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln_fu_157_p4[4:1]),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\ap_return_int_reg_reg[5]_i_3_n_3 ,\ap_return_int_reg_reg[5]_i_3_n_4 ,\ap_return_int_reg_reg[5]_i_3_n_5 ,\ap_return_int_reg_reg[5]_i_3_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({trunc_ln_fu_157_p4[0],\NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\ap_return_int_reg[5]_i_4_n_3 ,\ap_return_int_reg[5]_i_5_n_3 ,\ap_return_int_reg[5]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[9]_i_2 
       (.CI(\ap_return_int_reg_reg[9]_i_3_n_3 ),
        .CO(\NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED [3:1],trunc_ln_fu_157_p4[9]}),
        .S({1'b0,1'b0,1'b0,width[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[9]_i_3 
       (.CI(\ap_return_int_reg_reg[5]_i_2_n_3 ),
        .CO({\ap_return_int_reg_reg[9]_i_3_n_3 ,\ap_return_int_reg_reg[9]_i_3_n_4 ,\ap_return_int_reg_reg[9]_i_3_n_5 ,\ap_return_int_reg_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln_fu_157_p4[8:5]),
        .S({width[12],\int_width_reg[15]_0 [11:9]}));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(auto_restart_status_reg_0),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bSerie_V[27]_i_3 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[7]_0 ),
        .O(\int_bckgndId_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \empty_fu_98[0]_i_2 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/switch_le_fu_219_p2__12 ),
        .I1(fid_in),
        .I2(cmp103_fu_201_p2),
        .I3(phi_ln991_loc_fu_110),
        .I4(\empty_fu_98[0]_i_5_n_3 ),
        .O(select_ln993_fu_320_p3));
  LUT6 #(
    .INIT(64'h0000000000000015)) 
    \empty_fu_98[0]_i_3 
       (.I0(\empty_fu_98[0]_i_6_n_3 ),
        .I1(field_id[0]),
        .I2(field_id[1]),
        .I3(field_id[2]),
        .I4(field_id[3]),
        .I5(\empty_fu_98[0]_i_7_n_3 ),
        .O(\grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/switch_le_fu_219_p2__12 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \empty_fu_98[0]_i_4 
       (.I0(\empty_fu_98[0]_i_6_n_3 ),
        .I1(field_id[2]),
        .I2(field_id[3]),
        .I3(field_id[0]),
        .I4(field_id[1]),
        .I5(\empty_fu_98[0]_i_7_n_3 ),
        .O(cmp103_fu_201_p2));
  LUT6 #(
    .INIT(64'h0000000000020300)) 
    \empty_fu_98[0]_i_5 
       (.I0(phi_ln991_loc_fu_110),
        .I1(\empty_fu_98[0]_i_7_n_3 ),
        .I2(\empty_fu_98[0]_i_8_n_3 ),
        .I3(field_id[1]),
        .I4(field_id[0]),
        .I5(\empty_fu_98[0]_i_6_n_3 ),
        .O(\empty_fu_98[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_fu_98[0]_i_6 
       (.I0(field_id[4]),
        .I1(field_id[5]),
        .I2(field_id[6]),
        .I3(field_id[7]),
        .O(\empty_fu_98[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_fu_98[0]_i_7 
       (.I0(field_id[11]),
        .I1(field_id[10]),
        .I2(field_id[9]),
        .I3(field_id[8]),
        .I4(\empty_fu_98[0]_i_9_n_3 ),
        .O(\empty_fu_98[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \empty_fu_98[0]_i_8 
       (.I0(field_id[3]),
        .I1(field_id[2]),
        .O(\empty_fu_98[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_fu_98[0]_i_9 
       (.I0(field_id[15]),
        .I1(field_id[14]),
        .I2(field_id[12]),
        .I3(field_id[13]),
        .O(\empty_fu_98[0]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[0]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[0]),
        .I3(add_ln1258_2_fu_1524_p2__0[0]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [0]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[1]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[1]),
        .I3(add_ln1258_2_fu_1524_p2__0[1]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [1]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[2]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[2]),
        .I3(add_ln1258_2_fu_1524_p2__0[2]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [2]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[3]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[3]),
        .I3(add_ln1258_2_fu_1524_p2__0[3]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [3]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[4]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[4]),
        .I3(add_ln1258_2_fu_1524_p2__0[4]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [4]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[5]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[5]),
        .I3(add_ln1258_2_fu_1524_p2__0[5]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [5]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[6]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[6]),
        .I3(add_ln1258_2_fu_1524_p2__0[6]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [6]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \g_2_reg_3269[7]_i_1 
       (.I0(\g_2_reg_3269_reg[7] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(g_reg_3206_pp0_iter4_reg[7]),
        .I3(add_ln1258_2_fu_1524_p2__0[7]),
        .O(\g_reg_3206_pp0_iter4_reg_reg[7]__0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_2
       (.I0(bckgndId[7]),
        .I1(bckgndId[5]),
        .I2(bckgndId[6]),
        .I3(bckgndId[4]),
        .I4(bckgndId[3]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_i_2
       (.I0(bckgndId[2]),
        .I1(bckgndId[3]),
        .I2(bckgndId[4]),
        .I3(bckgndId[7]),
        .I4(bckgndId[5]),
        .I5(bckgndId[6]),
        .O(\int_bckgndId_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h90060990)) 
    \hBarSel_3[0]_i_10 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .I1(\hBarSel_3_reg[0]_i_2_0 [7]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I3(\xCount_V_3[9]_i_8_n_3 ),
        .I4(\hBarSel_3_reg[0]_i_2_0 [6]),
        .O(\hBarSel_3[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h90060990)) 
    \hBarSel_3[0]_i_11 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [5]),
        .I1(\hBarSel_3_reg[0]_i_2_0 [5]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4]),
        .I3(\hBarSel_3[0]_i_15_n_3 ),
        .I4(\hBarSel_3_reg[0]_i_2_0 [4]),
        .O(\hBarSel_3[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    \hBarSel_3[0]_i_12 
       (.I0(\int_width_reg[8]_0 [3]),
        .I1(\hBarSel_3_reg[0]_i_2_0 [3]),
        .I2(\int_width_reg[8]_0 [2]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\int_width_reg[8]_0 [0]),
        .I5(\hBarSel_3_reg[0]_i_2_0 [2]),
        .O(\hBarSel_3[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0690)) 
    \hBarSel_3[0]_i_13 
       (.I0(\int_width_reg[8]_0 [1]),
        .I1(\hBarSel_3_reg[0]_i_2_0 [1]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\hBarSel_3_reg[0]_i_2_0 [0]),
        .O(\hBarSel_3[0]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \hBarSel_3[0]_i_14 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .I1(\xCount_V_3[9]_i_8_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .O(\hBarSel_3[0]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hBarSel_3[0]_i_15 
       (.I0(\int_width_reg[8]_0 [3]),
        .I1(\int_width_reg[8]_0 [0]),
        .I2(\int_width_reg[8]_0 [1]),
        .I3(\int_width_reg[8]_0 [2]),
        .O(\hBarSel_3[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h40FD0143)) 
    \hBarSel_3[0]_i_4 
       (.I0(\hBarSel_3_reg[0]_i_2_0 [8]),
        .I1(\hBarSel_3[0]_i_14_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [8]),
        .I3(\hBarSel_3_reg[0]_i_2_0 [9]),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [9]),
        .O(\hBarSel_3[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h90060990)) 
    \hBarSel_3[0]_i_5 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [9]),
        .I1(\hBarSel_3_reg[0]_i_2_0 [9]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [8]),
        .I3(\hBarSel_3[0]_i_14_n_3 ),
        .I4(\hBarSel_3_reg[0]_i_2_0 [8]),
        .O(\hBarSel_3[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h5401D543)) 
    \hBarSel_3[0]_i_6 
       (.I0(\hBarSel_3_reg[0]_i_2_0 [7]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I2(\xCount_V_3[9]_i_8_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .I4(\hBarSel_3_reg[0]_i_2_0 [6]),
        .O(\hBarSel_3[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h5401D543)) 
    \hBarSel_3[0]_i_7 
       (.I0(\hBarSel_3_reg[0]_i_2_0 [5]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4]),
        .I2(\hBarSel_3[0]_i_15_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [5]),
        .I4(\hBarSel_3_reg[0]_i_2_0 [4]),
        .O(\hBarSel_3[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h55540001DDD54443)) 
    \hBarSel_3[0]_i_8 
       (.I0(\hBarSel_3_reg[0]_i_2_0 [3]),
        .I1(\int_width_reg[8]_0 [2]),
        .I2(\int_width_reg[8]_0 [1]),
        .I3(\int_width_reg[8]_0 [0]),
        .I4(\int_width_reg[8]_0 [3]),
        .I5(\hBarSel_3_reg[0]_i_2_0 [2]),
        .O(\hBarSel_3[0]_i_8_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_3_reg[0]_i_2 
       (.CI(\hBarSel_3_reg[0]_i_3_n_3 ),
        .CO({\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_4_n_3 }),
        .O(\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_3_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\hBarSel_3_reg[0]_i_3_n_3 ,\hBarSel_3_reg[0]_i_3_n_4 ,\hBarSel_3_reg[0]_i_3_n_5 ,\hBarSel_3_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\hBarSel_3[0]_i_6_n_3 ,\hBarSel_3[0]_i_7_n_3 ,\hBarSel_3[0]_i_8_n_3 ,\hBarSel_3_reg[0]_i_2_1 }),
        .O(\NLW_hBarSel_3_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\hBarSel_3[0]_i_10_n_3 ,\hBarSel_3[0]_i_11_n_3 ,\hBarSel_3[0]_i_12_n_3 ,\hBarSel_3[0]_i_13_n_3 }));
  LUT2 #(
    .INIT(4'hB)) 
    \hBarSel_4_loc_0_fu_294[2]_i_4 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter9),
        .O(ap_enable_reg_pp0_iter9_reg));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \hdata_flag_1_fu_458[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \hdata_loc_0_fu_274[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_4));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\icmp_ln936_fu_211_p2_inferred__0/i__carry [6]),
        .O(\int_width_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1050_reg_3196[0]_i_3 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .O(\int_bckgndId_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1050_reg_3196[0]_i_4 
       (.I0(bckgndId[2]),
        .I1(bckgndId[3]),
        .I2(bckgndId[6]),
        .I3(bckgndId[5]),
        .I4(bckgndId[7]),
        .I5(bckgndId[4]),
        .O(\int_bckgndId_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln1073_reg_3232[0]_i_3 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .O(\int_bckgndId_reg[0]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln1073_reg_3232_reg[0]_i_21 
       (.CI(\icmp_ln1073_reg_3232_reg[0]_i_22_n_3 ),
        .CO(\NLW_icmp_ln1073_reg_3232_reg[0]_i_21_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln1073_reg_3232_reg[0]_i_21_O_UNCONNECTED [3:1],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]}),
        .S({1'b0,1'b0,1'b0,width[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln1073_reg_3232_reg[0]_i_22 
       (.CI(\xBar_V_reg[7]_i_12_n_3 ),
        .CO({\icmp_ln1073_reg_3232_reg[0]_i_22_n_3 ,\icmp_ln1073_reg_3232_reg[0]_i_22_n_4 ,\icmp_ln1073_reg_3232_reg[0]_i_22_n_5 ,\icmp_ln1073_reg_3232_reg[0]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9:6]),
        .S({width[12],\int_width_reg[15]_0 [11:9]}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln518_fu_859_p2_carry__0_i_1
       (.I0(height),
        .I1(icmp_ln518_fu_859_p2_carry__0),
        .O(\int_height_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln934_fu_270_p2_carry_i_1
       (.I0(\int_height_reg[14]_0 [9]),
        .I1(icmp_ln934_fu_270_p2_carry),
        .O(\int_height_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(ZplateHorContStart[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(ZplateHorContStart[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(ZplateHorContStart[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(ZplateHorContStart[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(ZplateHorContStart[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(ZplateHorContStart[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateHorContStart0[14]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(ZplateHorContStart[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(ZplateHorContStart[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(ZplateHorContStart[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(ZplateHorContStart[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(ZplateHorContStart[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(ZplateHorContStart[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(ZplateHorContStart[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(ZplateHorContStart[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(ZplateHorContStart[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(ZplateHorContStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(ZplateHorContStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(ZplateHorContStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(ZplateHorContStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(ZplateHorContStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(ZplateHorContStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(ZplateHorContStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(ZplateHorContStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(ZplateHorContStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(ZplateHorContStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(ZplateHorContStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(ZplateHorContStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(ZplateHorContStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(ZplateHorContStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(ZplateHorContStart[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(ZplateVerContDelta[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(ZplateVerContDelta[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(ZplateVerContDelta[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(ZplateVerContDelta[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(ZplateVerContDelta[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(ZplateVerContDelta[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(ZplateVerContDelta[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(ZplateVerContDelta[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(ZplateVerContDelta[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(ZplateVerContDelta[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(ZplateVerContDelta[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(ZplateVerContDelta[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(ZplateVerContDelta[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(ZplateVerContDelta[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(ZplateVerContDelta[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(ZplateVerContDelta[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(ZplateVerContDelta[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(ZplateVerContDelta[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(ZplateVerContDelta[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(ZplateVerContDelta[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(ZplateVerContDelta[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(ZplateVerContDelta[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(ZplateVerContDelta[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(ZplateVerContDelta[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(ZplateVerContDelta[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(ZplateVerContDelta[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(ZplateVerContDelta[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(ZplateVerContDelta[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(ZplateVerContDelta[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(ZplateVerContDelta[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateVerContStart0[14]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_height[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[0]_i_1 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[1]_i_1 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[2]_i_1 
       (.I0(bckgndId[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[3]_i_1 
       (.I0(bckgndId[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[4]_i_1 
       (.I0(bckgndId[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[5]_i_1 
       (.I0(bckgndId[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[6]_i_1 
       (.I0(bckgndId[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bckgndId0[6]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[7]_i_2 
       (.I0(bckgndId[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[1]_4 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[1]_4 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(bckgndId[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(bckgndId[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(bckgndId[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(bckgndId[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(bckgndId[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(bckgndId[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[0]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[10]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[11]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[12]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[13]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[14]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[15]_i_2 
       (.I0(\int_boxColorB_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[1]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[2]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[3]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[4]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[5]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[6]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[7]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[8]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[9]_i_1 
       (.I0(\int_boxColorB_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(\int_boxColorB_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(\int_boxColorB_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(\int_boxColorB_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(\int_boxColorB_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(\int_boxColorB_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(\int_boxColorB_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(\int_boxColorB_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(\int_boxColorB_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[0]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[10]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[11]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[12]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[13]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[14]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[15]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[1]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[2]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[3]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[4]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[5]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[6]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[7]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[8]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[9]_i_1 
       (.I0(\int_boxColorG_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(\int_boxColorG_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(\int_boxColorG_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(\int_boxColorG_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(\int_boxColorG_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(\int_boxColorG_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(\int_boxColorG_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(\int_boxColorG_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(\int_boxColorG_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[0]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[10]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[11]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[12]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[13]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[14]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[15]_i_2 
       (.I0(\int_boxColorR_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[1]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[2]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[3]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[4]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[5]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[6]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[7]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[8]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[9]_i_1 
       (.I0(\int_boxColorR_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(\int_boxColorR_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(\int_boxColorR_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(\int_boxColorR_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(\int_boxColorR_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(\int_boxColorR_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(\int_boxColorR_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(\int_boxColorR_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(\int_boxColorR_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[0]_i_1 
       (.I0(\int_boxSize_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[10]_i_1 
       (.I0(\int_boxSize_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[11]_i_1 
       (.I0(\int_boxSize_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[12]_i_1 
       (.I0(\int_boxSize_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[13]_i_1 
       (.I0(\int_boxSize_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[14]_i_1 
       (.I0(\int_boxSize_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxSize0[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[15]_i_2 
       (.I0(\int_boxSize_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[1]_i_1 
       (.I0(\int_boxSize_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[2]_i_1 
       (.I0(\int_boxSize_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[3]_i_1 
       (.I0(\int_boxSize_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[4]_i_1 
       (.I0(\int_boxSize_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[5]_i_1 
       (.I0(\int_boxSize_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[6]_i_1 
       (.I0(\int_boxSize_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[7]_i_1 
       (.I0(\int_boxSize_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[8]_i_1 
       (.I0(\int_boxSize_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[9]_i_1 
       (.I0(\int_boxSize_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[0]_i_1 
       (.I0(colorFormat[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[1]_i_1 
       (.I0(Q),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[2]_i_1 
       (.I0(colorFormat[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[3]_i_1 
       (.I0(colorFormat[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[4]_i_1 
       (.I0(colorFormat[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[5]_i_1 
       (.I0(colorFormat[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[6]_i_1 
       (.I0(colorFormat[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_colorFormat0[6]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[7]_i_2 
       (.I0(colorFormat[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(colorFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(colorFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(colorFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(colorFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(colorFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(colorFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(colorFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[0]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[10]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[11]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[12]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[13]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[14]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_crossHairX0[14]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[15]_i_2 
       (.I0(\int_crossHairX_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[1]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[2]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[3]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[4]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[5]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[6]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[7]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[8]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[9]_i_1 
       (.I0(\int_crossHairX_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[0]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[10]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[10] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[11]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[11] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[12]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[12] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[13]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[13] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[14]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[14] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_crossHairY0[14]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[15]_i_2 
       (.I0(\int_crossHairY_reg_n_3_[15] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[1]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[2]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[3]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[4]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[5]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[6]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[7]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[8]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[8] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[9]_i_1 
       (.I0(\int_crossHairY_reg_n_3_[9] ),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(\int_crossHairY_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(dpDynamicRange[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(dpDynamicRange[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(dpDynamicRange[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(dpDynamicRange[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(dpDynamicRange[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(dpDynamicRange[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(dpDynamicRange[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(dpDynamicRange[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(dpDynamicRange[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(dpDynamicRange[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(dpDynamicRange[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(dpDynamicRange[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(dpDynamicRange[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(dpDynamicRange[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(dpDynamicRange[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(dpDynamicRange[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(dpYUVCoef[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(dpYUVCoef[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(dpYUVCoef[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(dpYUVCoef[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(dpYUVCoef[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(dpYUVCoef[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(dpYUVCoef[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(dpYUVCoef[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[0]_i_1 
       (.I0(field_id[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[10]_i_1 
       (.I0(field_id[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[11]_i_1 
       (.I0(field_id[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[12]_i_1 
       (.I0(field_id[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[13]_i_1 
       (.I0(field_id[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[14]_i_1 
       (.I0(field_id[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \int_field_id[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_field_id[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[15]_i_2 
       (.I0(field_id[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_field_id[15]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[2] ),
        .O(\int_field_id[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[1]_i_1 
       (.I0(field_id[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[2]_i_1 
       (.I0(field_id[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[3]_i_1 
       (.I0(field_id[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[4]_i_1 
       (.I0(field_id[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[5]_i_1 
       (.I0(field_id[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[6]_i_1 
       (.I0(field_id[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[7]_i_1 
       (.I0(field_id[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[8]_i_1 
       (.I0(field_id[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[9]_i_1 
       (.I0(field_id[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(field_id[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(field_id[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF80)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(int_gie_i_3_n_3),
        .I3(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    int_gie_i_2
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(int_gie_i_4_n_3),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(int_gie_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .O(int_gie_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    int_gie_i_4
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .O(int_gie_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[0]_i_1 
       (.I0(\int_height_reg[14]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[10]_i_1 
       (.I0(\int_height_reg[14]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[11]_i_1 
       (.I0(\int_height_reg[14]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[12]_i_1 
       (.I0(\int_height_reg[14]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[13]_i_1 
       (.I0(\int_height_reg[14]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[14]_i_1 
       (.I0(\int_height_reg[14]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_height0[14]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[15]_i_2 
       (.I0(height),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_height0[15]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_height[15]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_height[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[1]_i_1 
       (.I0(\int_height_reg[14]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[2]_i_1 
       (.I0(\int_height_reg[14]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[3]_i_1 
       (.I0(\int_height_reg[14]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[4]_i_1 
       (.I0(\int_height_reg[14]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[5]_i_1 
       (.I0(\int_height_reg[14]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[6]_i_1 
       (.I0(\int_height_reg[14]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[7]_i_1 
       (.I0(\int_height_reg[14]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[8]_i_1 
       (.I0(\int_height_reg[14]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[9]_i_1 
       (.I0(\int_height_reg[14]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[14]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[14]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[14]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[14]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[14]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(height),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[14]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[14]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[14]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[14]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[14]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[14]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[1] ),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h10)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_3),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_isr[0]_i_3_n_3 ),
        .I3(ar_hs),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\int_isr[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\int_isr[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(\int_ier_reg_n_3_[1] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[0]_i_1 
       (.I0(\int_maskId_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[1]_i_1 
       (.I0(\int_maskId_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[2]_i_1 
       (.I0(\int_maskId_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[3]_i_1 
       (.I0(\int_maskId_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[4]_i_1 
       (.I0(\int_maskId_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[5]_i_1 
       (.I0(\int_maskId_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[6]_i_1 
       (.I0(\int_maskId_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_maskId0[6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[7]_i_2 
       (.I0(\int_maskId_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(\int_maskId_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(\int_maskId_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(\int_maskId_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(\int_maskId_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(\int_maskId_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(\int_maskId_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(\int_maskId_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(\int_maskId_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[0]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[1]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[2]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[3]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[4]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[5]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[6]_i_1 
       (.I0(\int_motionSpeed_reg[6]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_motionSpeed0[6]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_height[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[7]_i_2 
       (.I0(motionSpeed),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[6]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[6]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[6]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[6]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[6]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[6]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[6]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(motionSpeed),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[0]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[1]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[2]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[3]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[4]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[4] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[5]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[5] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[6]_i_1 
       (.I0(\int_ovrlayId_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ovrlayId0[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_height[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[7]_i_2 
       (.I0(\int_ovrlayId_reg_n_3_[7] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    int_task_ap_done_i_2
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .I2(p_21_in[2]),
        .I3(auto_restart_status_reg_n_3),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[0]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[10]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[11]_i_1 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[12]_i_1 
       (.I0(width[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[13]_i_1 
       (.I0(width[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[14]_i_1 
       (.I0(width[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_width0[14]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_height[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[15]_i_2 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[1]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[2]_i_1 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[3]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[4]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[5]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[6]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[7]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[8]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[9]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(width[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(width[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(width[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I3(\int_bckgndId_reg[1]_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ),
        .I1(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[0]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[0]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4 
       (.I0(\int_bckgndId_reg[0]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [0]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(rampStart_load_reg_1217[0]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(ap_enable_reg_pp0_iter11_reg_1),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[1] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4 
       (.I0(\int_bckgndId_reg[1]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_11_n_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_2),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0400FFFFFFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 [0]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBABF0000BABFBABF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_8 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 [0]),
        .I2(\int_colorFormat_reg[1]_4 ),
        .I3(grp_tpgPatternTartanColorBars_fu_1001_ap_return_0),
        .I4(ap_enable_reg_pp0_iter11_reg_8),
        .I5(rampStart_load_reg_1217[1]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I2(\int_bckgndId_reg[1]_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0000002A002A002A)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_4),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .I4(r_2_reg_3262_pp0_iter10_reg),
        .I5(ap_enable_reg_pp0_iter11_reg_5),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 [1]),
        .I2(\int_colorFormat_reg[1]_4 ),
        .I3(grp_tpgPatternTartanColorBars_fu_1001_ap_return_0),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ),
        .I5(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000D00000008000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(rampStart_load_reg_1217[2]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\int_bckgndId_reg[2]_1 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [2]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400FFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 [1]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_9_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF4F4F4FFF4FFF4F)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_9 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_10 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hC8FFC8C0)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_12 
       (.I0(\int_colorFormat_reg[1]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 ),
        .I2(\int_colorFormat_reg[1]_2 ),
        .I3(\int_colorFormat_reg[1]_1 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_1 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3 
       (.I0(\int_bckgndId_reg[1]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [3]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(rampStart_load_reg_1217[3]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_10_n_3 ),
        .I1(\int_bckgndId_reg[1]_6 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 [2]),
        .I3(\int_colorFormat_reg[1]_4 ),
        .I4(grp_tpgPatternTartanColorBars_fu_1001_ap_return_0),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFF200F2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_0 ),
        .I1(\int_colorFormat_reg[1]_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_12_n_3 ),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(in[1]),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0448)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_10 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(\int_bckgndId_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_11 
       (.I0(dpDynamicRange[2]),
        .I1(dpDynamicRange[6]),
        .I2(dpDynamicRange[0]),
        .I3(dpDynamicRange[7]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_29_n_3 ),
        .O(\int_dpDynamicRange_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 
       (.I0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[1]),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(in[2]),
        .I3(ap_enable_reg_pp0_iter11_reg_0),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I5(ap_enable_reg_pp0_iter11_reg_1),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h040004FF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_5 ),
        .I4(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_8 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_10 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_11 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_12 
       (.I0(\int_bckgndId_reg[1]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [5]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(rampStart_load_reg_1217[4]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 
       (.I0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[2]),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(in[3]),
        .I3(ap_enable_reg_pp0_iter11_reg_0),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I5(ap_enable_reg_pp0_iter11_reg_1),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2A2A202AAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_4 ),
        .I2(ap_enable_reg_pp0_iter11_reg_6),
        .I3(select_ln1584_fu_1911_p3[0]),
        .I4(or_ln1592_reg_1256),
        .I5(\int_bckgndId_reg[1]_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_11_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_12_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_9),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 [2]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_8 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I3(\int_bckgndId_reg[1]_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_13 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .O(\int_bckgndId_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_14 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_9 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(colorFormat[0]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37_n_3 ),
        .I5(\int_colorFormat_reg[4]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_15 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_14));
  LUT5 #(
    .INIT(32'hDDDFDFDF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter11_reg_1),
        .I1(\int_bckgndId_reg[1]_2 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ),
        .I3(trunc_ln520_reg_3137_pp0_iter10_reg),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h2A2AFE2A)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\int_bckgndId_reg[2]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_0 ),
        .I2(\int_colorFormat_reg[1]_4 ),
        .I3(grp_tpgPatternTartanColorBars_fu_1001_ap_return_0),
        .I4(ap_enable_reg_pp0_iter11_reg_8),
        .I5(rampStart_load_reg_1217[5]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h444F44444F444444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15 
       (.I0(ap_enable_reg_pp0_iter11_reg_9),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_1 ),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16 
       (.I0(\int_colorFormat_reg[1]_2 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 ),
        .I2(\int_colorFormat_reg[1]_1 ),
        .I3(\int_colorFormat_reg[1]_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_17 
       (.I0(\and_ln1756_reg_746[0]_i_3_n_3 ),
        .I1(colorFormat[0]),
        .I2(Q),
        .I3(colorFormat[6]),
        .I4(colorFormat[7]),
        .O(\int_colorFormat_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I3(\int_bckgndId_reg[1]_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ),
        .I1(trunc_ln520_reg_3137_pp0_iter10_reg),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(ap_enable_reg_pp0_iter11_reg_1),
        .I4(\int_bckgndId_reg[1]_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000BB3B00000000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5 
       (.I0(\int_bckgndId_reg[1]_7 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\int_bckgndId_reg[0]_1 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h1101000001010000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_6 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(cmp2_i322_fu_630_p2),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_1 ),
        .O(\int_bckgndId_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_2),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [7]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hDCDFDCDCDCDFDCDF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9 
       (.I0(in[4]),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ),
        .I4(\int_colorFormat_reg[0]_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ),
        .I1(and_ln1560_1_reg_575_pp0_iter1_reg),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hCF8FCFAF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(\int_bckgndId_reg[3]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h03110000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_14 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\int_bckgndId_reg[6]_0 ),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_8 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_1 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ),
        .I3(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ),
        .I5(\int_bckgndId_reg[0]_0 ),
        .O(\bSerie_V_reg[21] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ),
        .I1(grp_tpgPatternDPColorSquare_fu_927_ap_return_1),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[5]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_8 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_11));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I1(ap_enable_reg_pp0_iter11_reg_2),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ),
        .O(\q0_reg[7] [0]));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_12 
       (.I0(ap_enable_reg_pp0_iter11_reg_5),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 [0]),
        .I3(icmp_ln1027_reg_3158_pp0_iter10_reg),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 [0]),
        .I5(ap_enable_reg_pp0_iter11_reg_4),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ),
        .I2(\int_bckgndId_reg[1]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808FF08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [1]),
        .I4(ap_enable_reg_pp0_iter11_reg_8),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5FF55)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8 
       (.I0(ap_enable_reg_pp0_iter11_reg_12),
        .I1(g_2_reg_3269_pp0_iter10_reg[0]),
        .I2(ap_enable_reg_pp0_iter11_reg_5),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ),
        .I4(\int_colorFormat_reg[6]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_12_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F80)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .O(\q0_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_11 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(cmp2_i322_fu_630_p2),
        .O(\int_bckgndId_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h888888888A8A888A)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter11_reg_3),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .I3(\int_bckgndId_reg[1]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFFFFFBAFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A888A888AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(in[6]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_9 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[6]_0 ),
        .I4(q0),
        .I5(cmp2_i322_fu_630_p2),
        .O(\int_bckgndId_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .I1(ap_enable_reg_pp0_iter11_reg_2),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ),
        .O(\q0_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_10 
       (.I0(q0),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[6]_0 ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(ap_enable_reg_pp0_iter11),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEEAAEEAAEE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\int_bckgndId_reg[6]_0 ),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .I5(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_1 ),
        .I2(\int_bckgndId_reg[1]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .I5(\q0_reg[7]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5FF55)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9 
       (.I0(ap_enable_reg_pp0_iter11_reg_12),
        .I1(g_2_reg_3269_pp0_iter10_reg[1]),
        .I2(ap_enable_reg_pp0_iter11_reg_5),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ),
        .I4(\int_colorFormat_reg[6]_0 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F808F8080)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_3),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ),
        .O(\q0_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_10 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[6]_0 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12 
       (.I0(and_ln1756_3_reg_774_pp0_iter1_reg),
        .I1(\int_colorFormat_reg[1]_2 ),
        .I2(\int_colorFormat_reg[1]_3 ),
        .O(\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_2 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBAFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_3 ),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_10_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF0B0F0F0F000F0F0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(trunc_ln520_reg_3137_pp0_iter10_reg),
        .I2(\int_bckgndId_reg[1]_5 ),
        .I3(\int_bckgndId_reg[7]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(\int_bckgndId_reg[1]_4 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000FFF1FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_2),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(\q0_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\int_bckgndId_reg[6]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\int_bckgndId_reg[6]_0 ),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h4000404040000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17 
       (.I0(ap_enable_reg_pp0_iter11_reg_5),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 [1]),
        .I4(icmp_ln1027_reg_3158_pp0_iter10_reg),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ),
        .I3(\int_bckgndId_reg[1]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4F4F444FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ),
        .I1(q0),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h4040FF40)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5 
       (.I0(ap_enable_reg_pp0_iter11_reg_10),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [5]),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [5]),
        .I4(ap_enable_reg_pp0_iter11_reg_8),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5DD5555)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7 
       (.I0(ap_enable_reg_pp0_iter11_reg_12),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_2 ),
        .I2(g_2_reg_3269_pp0_iter10_reg[2]),
        .I3(\int_colorFormat_reg[6]_0 ),
        .I4(ap_enable_reg_pp0_iter11_reg_5),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A888A888AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(in[7]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFDDFDDDDDDDFDDD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10 
       (.I0(ap_enable_reg_pp0_iter11_reg_12),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_2 ),
        .I3(ap_enable_reg_pp0_iter11_reg_5),
        .I4(\int_colorFormat_reg[6]_0 ),
        .I5(g_2_reg_3269_pp0_iter10_reg[3]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A888A888AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(in[8]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_12 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[7]_0 ),
        .O(\int_bckgndId_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5400540014005400)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ),
        .I5(and_ln1560_1_reg_575_pp0_iter1_reg),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h4000404040000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15 
       (.I0(ap_enable_reg_pp0_iter11_reg_5),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 [2]),
        .I4(icmp_ln1027_reg_3158_pp0_iter10_reg),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 [2]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_19 
       (.I0(trunc_ln520_reg_3137_pp0_iter10_reg),
        .I1(\int_colorFormat_reg[4]_0 ),
        .I2(colorFormat[3]),
        .I3(colorFormat[2]),
        .I4(Q),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_21 
       (.I0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .I1(colorFormat[7]),
        .I2(colorFormat[6]),
        .I3(colorFormat[5]),
        .I4(\and_ln1560_1_reg_575[0]_i_2_n_3 ),
        .I5(colorFormat[0]),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ),
        .I3(\int_bckgndId_reg[1]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAEAE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_20_n_3 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[6]_0 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(ap_enable_reg_pp0_iter11_reg_13));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_12),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_7),
        .I5(and_ln1219_reg_3192_pp0_iter10_reg),
        .O(\q0_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10 
       (.I0(bckgndId[6]),
        .I1(bckgndId[5]),
        .I2(bckgndId[7]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hD0FF0000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_14 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_22_n_3 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(ap_enable_reg_pp0_iter11_reg_15),
        .O(ap_enable_reg_pp0_iter11_reg_12));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_19 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_26_n_3 ),
        .I1(colorFormat[6]),
        .I2(colorFormat[4]),
        .I3(colorFormat[3]),
        .I4(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\int_colorFormat_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_22 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[6]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(cmp2_i322_fu_630_p2),
        .O(\int_bckgndId_reg[1]_11 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_26 
       (.I0(colorFormat[7]),
        .I1(colorFormat[5]),
        .I2(colorFormat[2]),
        .I3(Q),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEBF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ),
        .I1(bckgndId[2]),
        .I2(bckgndId[3]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .I5(bckgndId[4]),
        .O(\int_bckgndId_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .O(\int_bckgndId_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 
       (.I0(bckgndId[6]),
        .I1(bckgndId[5]),
        .I2(bckgndId[7]),
        .I3(bckgndId[4]),
        .I4(bckgndId[2]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_8 
       (.I0(ap_enable_reg_pp0_iter11_reg_12),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .O(ap_enable_reg_pp0_iter11_reg_3));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .I3(and_ln1219_reg_3192_pp0_iter10_reg),
        .I4(ap_enable_reg_pp0_iter11_reg_7),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 [1]),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h555555555D5D555D)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .I4(\select_ln260_reg_1223_reg[0] ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_n_3 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_11 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .O(\int_bckgndId_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFF0FDFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_14 
       (.I0(\int_colorFormat_reg[1]_3 ),
        .I1(\int_colorFormat_reg[1]_1 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE2FFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(\int_bckgndId_reg[6]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAEFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_1),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_2),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 ),
        .I2(\int_bckgndId_reg[1]_9 ),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(ap_enable_reg_pp0_iter11),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [0]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [0]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\select_ln260_reg_1223_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000044455545)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ),
        .I1(\int_bckgndId_reg[1]_6 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ),
        .I3(\int_colorFormat_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_2 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [0]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[9]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ),
        .I3(ap_enable_reg_pp0_iter11_reg_1),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_10 
       (.I0(\int_bckgndId_reg[7]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_2 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_8_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 [0]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[10]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_4 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .I3(cmp2_i322_fu_630_p2),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h02A2AAAAAAAAAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_0 ),
        .I2(icmp_ln1027_reg_3158_pp0_iter10_reg),
        .I3(rampStart_load_reg_1217[1]),
        .I4(cmp2_i322_fu_630_p2),
        .I5(ap_enable_reg_pp0_iter11_reg_2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_8 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [1]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [1]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_16 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 ),
        .I1(\int_colorFormat_reg[1]_2 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_0 ),
        .I3(\int_colorFormat_reg[1]_3 ),
        .I4(\int_colorFormat_reg[1]_1 ),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [2]));
  LUT6 #(
    .INIT(64'hFF2AFFFFFF2AFF2A)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_1),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_1 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [2]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [2]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [2]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[11]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter11_reg_2),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_1),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [3]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [3]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 [1]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[12]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_10 
       (.I0(\and_ln1379_1_reg_557[0]_i_2_n_3 ),
        .I1(Q),
        .I2(\int_colorFormat_reg[2]_0 ),
        .I3(colorFormat[5]),
        .I4(colorFormat[4]),
        .I5(colorFormat[0]),
        .O(\int_colorFormat_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 [0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\int_bckgndId_reg[1]_4 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [4]),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [4]),
        .I4(ap_enable_reg_pp0_iter11_reg_10),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(in[13]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_25 
       (.I0(\int_colorFormat_reg[1]_1 ),
        .I1(\int_dpDynamicRange_reg[2]_0 ),
        .I2(\int_colorFormat_reg[0]_0 ),
        .O(\int_colorFormat_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_26 
       (.I0(\and_ln1379_1_reg_557[0]_i_2_n_3 ),
        .I1(Q),
        .I2(colorFormat[0]),
        .I3(\and_ln1756_reg_746[0]_i_3_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_29_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_30_n_3 ),
        .O(\int_colorFormat_reg[1]_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_29 
       (.I0(dpDynamicRange[5]),
        .I1(dpDynamicRange[1]),
        .I2(dpDynamicRange[4]),
        .I3(dpDynamicRange[3]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FF470000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [0]),
        .I1(\int_colorFormat_reg[1]_4 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_30 
       (.I0(dpDynamicRange[7]),
        .I1(dpDynamicRange[0]),
        .I2(dpDynamicRange[6]),
        .I3(dpDynamicRange[2]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44F4F4F4)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_2),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000808A8080)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter11_reg_1),
        .I1(trunc_ln520_reg_3137_pp0_iter10_reg),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_0 ),
        .I5(\int_bckgndId_reg[1]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_4),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_1 ),
        .I3(cmp2_i322_fu_630_p2),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000250000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(\int_bckgndId_reg[6]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hABABAAABAAAAAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA3AA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11 
       (.I0(ap_enable_reg_pp0_iter11_reg_2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_16_n_3 ),
        .I5(\int_bckgndId_reg[2]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h5555540400005404)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 [2]),
        .I2(\int_bckgndId_reg[1]_1 ),
        .I3(in[14]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(trunc_ln520_reg_3137_pp0_iter10_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_16 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A008A8A8A)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .I1(ap_enable_reg_pp0_iter11_reg_8),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [5]),
        .I3(cmp2_i322_fu_630_p2),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [5]),
        .I5(ap_enable_reg_pp0_iter11_reg_10),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_2),
        .I3(cmp2_i322_fu_630_p2),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_11_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h000000000A000E00)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(cmp2_i322_fu_630_p2),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_19_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAFAE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_1 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_8 
       (.I0(\int_bckgndId_reg[2]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_9 
       (.I0(\int_bckgndId_reg[2]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_10));
  LUT6 #(
    .INIT(64'h4500FFFFFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_13 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[7]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[7]_0 ),
        .I3(\int_bckgndId_reg[1]_5 ),
        .O(\int_bckgndId_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_18 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_19 
       (.I0(ap_enable_reg_pp0_iter11_reg_7),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_0 ),
        .I3(\int_colorFormat_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ),
        .I5(\int_bckgndId_reg[1]_6 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_2 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_20 
       (.I0(ap_enable_reg_pp0_iter11_reg_8),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [6]),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [6]),
        .I4(ap_enable_reg_pp0_iter11_reg_10),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF0100FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_28 
       (.I0(\and_ln1379_1_reg_557[0]_i_2_n_3 ),
        .I1(Q),
        .I2(colorFormat[0]),
        .I3(\and_ln1756_reg_746[0]_i_3_n_3 ),
        .I4(\and_ln1756_3_reg_774[0]_i_3_n_3 ),
        .I5(\and_ln1756_3_reg_774[0]_i_4_n_3 ),
        .O(\int_colorFormat_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_29 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ),
        .I1(\int_bckgndId_reg[1]_5 ),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 
       (.I0(ap_enable_reg_pp0_iter11_reg_1),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_18_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_19_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_20_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_9 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(\int_bckgndId_reg[6]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF3F3FBFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_15 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(cmp2_i322_fu_630_p2),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16 
       (.I0(\int_bckgndId_reg[2]_1 ),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\q0_reg[1] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ),
        .I3(ap_enable_reg_pp0_iter11_reg_6),
        .I4(select_ln1584_fu_1911_p3[1]),
        .I5(or_ln1592_2_reg_1266),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h0E02FFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 [3]),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(in[15]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22 
       (.I0(\int_bckgndId_reg[1]_9 ),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(colorFormat[0]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37_n_3 ),
        .I5(\int_colorFormat_reg[4]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h0004000000000004)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 ),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .I5(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ),
        .I1(\int_bckgndId_reg[1]_6 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [1]),
        .I3(\int_colorFormat_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h0DFF0D0D)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [7]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(ap_enable_reg_pp0_iter11_reg_8),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [7]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_16));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_31 
       (.I0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .I1(colorFormat[7]),
        .I2(colorFormat[6]),
        .I3(colorFormat[5]),
        .I4(\and_ln1560_1_reg_575[0]_i_2_n_3 ),
        .I5(colorFormat[0]),
        .O(\q0_reg[1] ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFBFFFBFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[7]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_0 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_35 
       (.I0(colorFormat[0]),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_41_n_3 ),
        .I2(colorFormat[5]),
        .I3(Q),
        .I4(colorFormat[6]),
        .O(\int_colorFormat_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37 
       (.I0(colorFormat[2]),
        .I1(colorFormat[3]),
        .I2(Q),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hCFFA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[6]_0 ),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(\int_bckgndId_reg[1]_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_41 
       (.I0(colorFormat[3]),
        .I1(colorFormat[2]),
        .I2(colorFormat[7]),
        .I3(colorFormat[4]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_15_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7 
       (.I0(ap_enable_reg_pp0_iter11_reg_1),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_1 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8 
       (.I0(ap_enable_reg_pp0_iter11_reg_7),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 [1]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFAFAFAFFFBFFFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ),
        .I3(ap_enable_reg_pp0_iter11_reg_2),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_4 
       (.I0(ZplateHorContStart[3]),
        .I1(phi_mul_fu_446_reg[3]),
        .O(\phi_mul_fu_446[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_5 
       (.I0(ZplateHorContStart[2]),
        .I1(phi_mul_fu_446_reg[2]),
        .O(\phi_mul_fu_446[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_6 
       (.I0(ZplateHorContStart[1]),
        .I1(phi_mul_fu_446_reg[1]),
        .O(\phi_mul_fu_446[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_7 
       (.I0(ZplateHorContStart[0]),
        .I1(phi_mul_fu_446_reg[0]),
        .O(\phi_mul_fu_446[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_3 
       (.I0(ZplateHorContStart[14]),
        .I1(phi_mul_fu_446_reg[14]),
        .O(\phi_mul_fu_446[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_4 
       (.I0(ZplateHorContStart[13]),
        .I1(phi_mul_fu_446_reg[13]),
        .O(\phi_mul_fu_446[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_5 
       (.I0(ZplateHorContStart[12]),
        .I1(phi_mul_fu_446_reg[12]),
        .O(\phi_mul_fu_446[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_2 
       (.I0(ZplateHorContStart[7]),
        .I1(phi_mul_fu_446_reg[7]),
        .O(\phi_mul_fu_446[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_3 
       (.I0(ZplateHorContStart[6]),
        .I1(phi_mul_fu_446_reg[6]),
        .O(\phi_mul_fu_446[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_4 
       (.I0(ZplateHorContStart[5]),
        .I1(phi_mul_fu_446_reg[5]),
        .O(\phi_mul_fu_446[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_5 
       (.I0(ZplateHorContStart[4]),
        .I1(phi_mul_fu_446_reg[4]),
        .O(\phi_mul_fu_446[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_2 
       (.I0(ZplateHorContStart[11]),
        .I1(phi_mul_fu_446_reg[11]),
        .O(\phi_mul_fu_446[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_3 
       (.I0(ZplateHorContStart[10]),
        .I1(phi_mul_fu_446_reg[10]),
        .O(\phi_mul_fu_446[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_4 
       (.I0(ZplateHorContStart[9]),
        .I1(phi_mul_fu_446_reg[9]),
        .O(\phi_mul_fu_446[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_5 
       (.I0(ZplateHorContStart[8]),
        .I1(phi_mul_fu_446_reg[8]),
        .O(\phi_mul_fu_446[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_446_reg[0]_i_3_n_3 ,\phi_mul_fu_446_reg[0]_i_3_n_4 ,\phi_mul_fu_446_reg[0]_i_3_n_5 ,\phi_mul_fu_446_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[3:0]),
        .O(O),
        .S({\phi_mul_fu_446[0]_i_4_n_3 ,\phi_mul_fu_446[0]_i_5_n_3 ,\phi_mul_fu_446[0]_i_6_n_3 ,\phi_mul_fu_446[0]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[12]_i_1 
       (.CI(\phi_mul_fu_446_reg[8]_i_1_n_3 ),
        .CO({\NLW_phi_mul_fu_446_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_446_reg[12]_i_1_n_4 ,\phi_mul_fu_446_reg[12]_i_1_n_5 ,\phi_mul_fu_446_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,ZplateHorContStart[14:12]}),
        .O(\int_ZplateHorContStart_reg[14]_0 ),
        .S({\phi_mul_fu_446_reg[15] ,\phi_mul_fu_446[12]_i_3_n_3 ,\phi_mul_fu_446[12]_i_4_n_3 ,\phi_mul_fu_446[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[4]_i_1 
       (.CI(\phi_mul_fu_446_reg[0]_i_3_n_3 ),
        .CO({\phi_mul_fu_446_reg[4]_i_1_n_3 ,\phi_mul_fu_446_reg[4]_i_1_n_4 ,\phi_mul_fu_446_reg[4]_i_1_n_5 ,\phi_mul_fu_446_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[7:4]),
        .O(\int_ZplateHorContStart_reg[7]_0 ),
        .S({\phi_mul_fu_446[4]_i_2_n_3 ,\phi_mul_fu_446[4]_i_3_n_3 ,\phi_mul_fu_446[4]_i_4_n_3 ,\phi_mul_fu_446[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[8]_i_1 
       (.CI(\phi_mul_fu_446_reg[4]_i_1_n_3 ),
        .CO({\phi_mul_fu_446_reg[8]_i_1_n_3 ,\phi_mul_fu_446_reg[8]_i_1_n_4 ,\phi_mul_fu_446_reg[8]_i_1_n_5 ,\phi_mul_fu_446_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[11:8]),
        .O(\int_ZplateHorContStart_reg[11]_0 ),
        .S({\phi_mul_fu_446[8]_i_2_n_3 ,\phi_mul_fu_446[8]_i_3_n_3 ,\phi_mul_fu_446[8]_i_4_n_3 ,\phi_mul_fu_446[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \q0[7]_i_1__6 
       (.I0(colorFormat[2]),
        .I1(colorFormat[3]),
        .I2(Q),
        .I3(colorFormat[0]),
        .I4(\int_colorFormat_reg[4]_0 ),
        .I5(trunc_ln520_reg_3137_pp0_iter9_reg),
        .O(\int_colorFormat_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \q0[7]_i_1__7 
       (.I0(trunc_ln520_reg_3137_pp0_iter9_reg),
        .I1(\int_colorFormat_reg[4]_0 ),
        .I2(colorFormat[0]),
        .I3(Q),
        .I4(colorFormat[3]),
        .I5(colorFormat[2]),
        .O(\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[7]_i_2 
       (.I0(colorFormat[4]),
        .I1(colorFormat[5]),
        .I2(colorFormat[7]),
        .I3(colorFormat[6]),
        .O(\int_colorFormat_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00005100)) 
    \r_reg_3200[7]_i_1 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(ovrlayYUV_full_n),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .O(p_59_in));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \r_reg_3200[7]_i_3 
       (.I0(bckgndId[3]),
        .I1(bckgndId[4]),
        .I2(bckgndId[7]),
        .I3(bckgndId[5]),
        .I4(bckgndId[6]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rampVal[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(\int_bckgndId_reg[2]_1 ),
        .O(ap_enable_reg_pp0_iter10_reg));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rampVal_2_flag_1_fu_454[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[7]_0 ),
        .O(\int_bckgndId_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rampVal_2_loc_0_fu_266[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_4 [1]),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[7]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .O(\int_bckgndId_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \rampVal_2_new_0_fu_270[7]_i_1 
       (.I0(\int_bckgndId_reg[1]_4 [0]),
        .I1(\int_bckgndId_reg[1]_4 [1]),
        .I2(\int_bckgndId_reg[7]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\rampVal_2_new_0_fu_270_reg[0] ),
        .I5(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .O(\int_bckgndId_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rampVal_3_flag_1_fu_462[0]_i_2 
       (.I0(\int_bckgndId_reg[2]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_4 [0]),
        .I3(\int_bckgndId_reg[1]_4 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_2));
  LUT6 #(
    .INIT(64'hEEEFEEEAAAAAAAAA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(data3[0]),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(int_gie_reg_n_3),
        .I5(\rdata[0]_i_3_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_10 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_crossHairX_reg_n_3_[0] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(ap_start),
        .I5(colorFormat[0]),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_11 
       (.I0(\int_ovrlayId_reg_n_3_[0] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bckgndId_reg[1]_4 [0]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[15]_i_5_n_3 ),
        .I1(\rdata[15]_i_9_n_3 ),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\rdata[0]_i_5_n_3 ),
        .I4(\rdata[0]_i_6_n_3 ),
        .I5(\rdata[0]_i_7_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[1]_i_9_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_8_n_3 ),
        .I1(\rdata[0]_i_9_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[0]_i_10_n_3 ),
        .I5(\rdata[0]_i_11_n_3 ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[0]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[0] ),
        .I1(field_id[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_7 
       (.I0(\int_boxColorG_reg_n_3_[0] ),
        .I1(dpYUVCoef[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[0] ),
        .I5(dpDynamicRange[0]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_8 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(ZplateHorContStart[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [0]),
        .I5(\int_crossHairY_reg_n_3_[0] ),
        .O(\rdata[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_9 
       (.I0(\int_motionSpeed_reg[6]_0 [0]),
        .I1(\int_boxSize_reg_n_3_[0] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[0] ),
        .I5(ZplateVerContDelta[0]),
        .O(\rdata[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata[10]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[10]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[10] ),
        .I3(\rdata[10]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[10]_i_5_n_3 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[10]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[10] ),
        .I3(\int_boxColorG_reg_n_3_[10] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[10]_i_6_n_3 ),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[10]_i_4 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(ZplateHorContStart[10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [10]),
        .I5(\int_crossHairY_reg_n_3_[10] ),
        .O(\rdata[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[10]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I4(\int_boxSize_reg_n_3_[10] ),
        .I5(\rdata[10]_i_7_n_3 ),
        .O(\rdata[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[10] ),
        .I1(field_id[10]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[10]_i_7 
       (.I0(ZplateVerContDelta[10]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(\rdata[11]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[11]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[11] ),
        .I3(\rdata[11]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[11]_i_5_n_3 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[11]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[11] ),
        .I3(\int_boxColorG_reg_n_3_[11] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[11]_i_4 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(ZplateHorContStart[11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [11]),
        .I5(\int_crossHairY_reg_n_3_[11] ),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[11]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I4(\int_boxSize_reg_n_3_[11] ),
        .I5(\rdata[11]_i_7_n_3 ),
        .O(\rdata[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[11] ),
        .I1(field_id[11]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[11]_i_7 
       (.I0(ZplateVerContDelta[11]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(\rdata[12]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[12]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[12] ),
        .I3(\rdata[12]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[12]_i_5_n_3 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[12]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[12] ),
        .I3(\int_boxColorG_reg_n_3_[12] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[12]_i_4 
       (.I0(width[12]),
        .I1(ZplateHorContStart[12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [12]),
        .I5(\int_crossHairY_reg_n_3_[12] ),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[12]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I4(\int_boxSize_reg_n_3_[12] ),
        .I5(\rdata[12]_i_7_n_3 ),
        .O(\rdata[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[12] ),
        .I1(field_id[12]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[12]_i_7 
       (.I0(ZplateVerContDelta[12]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata[13]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[13] ),
        .I3(\rdata[13]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[13]_i_5_n_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[13]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[13] ),
        .I3(\int_boxColorG_reg_n_3_[13] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[13]_i_6_n_3 ),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[13]_i_4 
       (.I0(width[13]),
        .I1(ZplateHorContStart[13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [13]),
        .I5(\int_crossHairY_reg_n_3_[13] ),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I4(\int_boxSize_reg_n_3_[13] ),
        .I5(\rdata[13]_i_7_n_3 ),
        .O(\rdata[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[13] ),
        .I1(field_id[13]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[13]_i_7 
       (.I0(ZplateVerContDelta[13]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata[14]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[14] ),
        .I3(\rdata[14]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[14]_i_5_n_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[14]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[14] ),
        .I3(\int_boxColorG_reg_n_3_[14] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[14]_i_4 
       (.I0(width[14]),
        .I1(ZplateHorContStart[14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [14]),
        .I5(\int_crossHairY_reg_n_3_[14] ),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I4(\int_boxSize_reg_n_3_[14] ),
        .I5(\rdata[14]_i_7_n_3 ),
        .O(\rdata[14]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[14] ),
        .I1(field_id[14]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[14]_i_7 
       (.I0(ZplateVerContDelta[14]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_10 
       (.I0(\int_boxColorB_reg_n_3_[15] ),
        .I1(field_id[15]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[15]_i_11 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 ),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[15]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_3 ),
        .I1(\rdata[15]_i_4_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[15] ),
        .I3(\rdata[15]_i_7_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[15]_i_8_n_3 ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[15] ),
        .I3(\int_boxColorG_reg_n_3_[15] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[15]_i_10_n_3 ),
        .O(\rdata[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[15]_i_7 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_ZplateHorContStart_reg[15]_0 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(height),
        .I5(\int_crossHairY_reg_n_3_[15] ),
        .O(\rdata[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[15]_i_8 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I4(\int_boxSize_reg_n_3_[15] ),
        .I5(\rdata[15]_i_11_n_3 ),
        .O(\rdata[15]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[15]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h88888888F8F8F888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[15]_i_5_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[1]_i_4_n_3 ),
        .I5(\rdata[1]_i_5_n_3 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(ZplateHorContStart[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [1]),
        .I5(\int_crossHairY_reg_n_3_[1] ),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_11 
       (.I0(\int_motionSpeed_reg[6]_0 [1]),
        .I1(\int_boxSize_reg_n_3_[1] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[1] ),
        .I5(ZplateVerContDelta[1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_12 
       (.I0(\int_ier_reg_n_3_[1] ),
        .I1(\int_crossHairX_reg_n_3_[1] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(int_task_ap_done),
        .I5(Q),
        .O(\rdata[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_13 
       (.I0(\int_ovrlayId_reg_n_3_[1] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(\rdata[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_6_n_3 ),
        .I1(\rdata[1]_i_7_n_3 ),
        .I2(\rdata[1]_i_8_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[1]_i_9_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(data3[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_6 
       (.I0(\int_boxColorG_reg_n_3_[1] ),
        .I1(dpYUVCoef[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[1] ),
        .I5(dpDynamicRange[1]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[1]_i_7 
       (.I0(\int_boxColorB_reg_n_3_[1] ),
        .I1(field_id[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_8 
       (.I0(\rdata[1]_i_10_n_3 ),
        .I1(\rdata[1]_i_11_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[1]_i_12_n_3 ),
        .I5(\rdata[1]_i_13_n_3 ),
        .O(\rdata[1]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_9 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(\rdata[2]_i_3_n_3 ),
        .I2(\rdata[2]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[2] ),
        .I1(dpYUVCoef[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[2] ),
        .I5(dpDynamicRange[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[2] ),
        .I1(field_id[2]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_4 
       (.I0(\rdata[2]_i_5_n_3 ),
        .I1(\rdata[2]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[2]_i_7_n_3 ),
        .I5(\rdata[2]_i_8_n_3 ),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_5 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(ZplateHorContStart[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [2]),
        .I5(\int_crossHairY_reg_n_3_[2] ),
        .O(\rdata[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_6 
       (.I0(\int_motionSpeed_reg[6]_0 [2]),
        .I1(\int_boxSize_reg_n_3_[2] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[2] ),
        .I5(ZplateVerContDelta[2]),
        .O(\rdata[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_7 
       (.I0(p_21_in[2]),
        .I1(colorFormat[2]),
        .I2(\int_crossHairX_reg_n_3_[2] ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_8 
       (.I0(\int_ovrlayId_reg_n_3_[2] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[2]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata[3]_i_3_n_3 ),
        .I2(\rdata[3]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[3] ),
        .I1(dpYUVCoef[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[3] ),
        .I5(dpDynamicRange[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[3] ),
        .I1(field_id[3]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_4 
       (.I0(\rdata[3]_i_5_n_3 ),
        .I1(\rdata[3]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[3]_i_7_n_3 ),
        .I5(\rdata[3]_i_8_n_3 ),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_5 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(ZplateHorContStart[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [3]),
        .I5(\int_crossHairY_reg_n_3_[3] ),
        .O(\rdata[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_6 
       (.I0(\int_motionSpeed_reg[6]_0 [3]),
        .I1(\int_boxSize_reg_n_3_[3] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[3] ),
        .I5(ZplateVerContDelta[3]),
        .O(\rdata[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_7 
       (.I0(int_ap_ready),
        .I1(colorFormat[3]),
        .I2(\int_crossHairX_reg_n_3_[3] ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_8 
       (.I0(\int_ovrlayId_reg_n_3_[3] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_3 ),
        .I1(\rdata[4]_i_3_n_3 ),
        .I2(\rdata[4]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[4] ),
        .I1(dpYUVCoef[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[4] ),
        .I5(dpDynamicRange[4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[4]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[4] ),
        .I1(field_id[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EEEECCCC)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .I2(\rdata[4]_i_7_n_3 ),
        .I3(\rdata[4]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_5 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(ZplateHorContStart[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [4]),
        .I5(\int_crossHairY_reg_n_3_[4] ),
        .O(\rdata[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[4]_i_6 
       (.I0(\int_crossHairX_reg_n_3_[4] ),
        .I1(colorFormat[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_7 
       (.I0(\int_ovrlayId_reg_n_3_[4] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[4]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_8 
       (.I0(\int_motionSpeed_reg[6]_0 [4]),
        .I1(\int_boxSize_reg_n_3_[4] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[4] ),
        .I5(ZplateVerContDelta[4]),
        .O(\rdata[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_3 ),
        .I1(\rdata[5]_i_3_n_3 ),
        .I2(\rdata[5]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[5] ),
        .I1(dpYUVCoef[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[5] ),
        .I5(dpDynamicRange[5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[5] ),
        .I1(field_id[5]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EEEECCCC)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .I2(\rdata[5]_i_7_n_3 ),
        .I3(\rdata[5]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_5 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(ZplateHorContStart[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [5]),
        .I5(\int_crossHairY_reg_n_3_[5] ),
        .O(\rdata[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[5]_i_6 
       (.I0(\int_crossHairX_reg_n_3_[5] ),
        .I1(colorFormat[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_7 
       (.I0(\int_ovrlayId_reg_n_3_[5] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[5]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_8 
       (.I0(\int_motionSpeed_reg[6]_0 [5]),
        .I1(\int_boxSize_reg_n_3_[5] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[5] ),
        .I5(ZplateVerContDelta[5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(\rdata[6]_i_3_n_3 ),
        .I2(\rdata[6]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[6] ),
        .I1(dpYUVCoef[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[6] ),
        .I5(dpDynamicRange[6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[6] ),
        .I1(field_id[6]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EEEECCCC)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .I2(\rdata[6]_i_7_n_3 ),
        .I3(\rdata[6]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_5 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(ZplateHorContStart[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [6]),
        .I5(\int_crossHairY_reg_n_3_[6] ),
        .O(\rdata[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[6]_i_6 
       (.I0(\int_crossHairX_reg_n_3_[6] ),
        .I1(colorFormat[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_7 
       (.I0(\int_ovrlayId_reg_n_3_[6] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[6]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_8 
       (.I0(\int_motionSpeed_reg[6]_0 [6]),
        .I1(\int_boxSize_reg_n_3_[6] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[6] ),
        .I5(ZplateVerContDelta[6]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata[7]_i_3_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_2 
       (.I0(\int_boxColorG_reg_n_3_[7] ),
        .I1(dpYUVCoef[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg_n_3_[7] ),
        .I5(dpDynamicRange[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_3 
       (.I0(\int_boxColorB_reg_n_3_[7] ),
        .I1(field_id[7]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_4 
       (.I0(\rdata[7]_i_5_n_3 ),
        .I1(\rdata[7]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[7]_i_7_n_3 ),
        .I5(\rdata[7]_i_8_n_3 ),
        .O(\rdata[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_5 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(ZplateHorContStart[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [7]),
        .I5(\int_crossHairY_reg_n_3_[7] ),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_6 
       (.I0(motionSpeed),
        .I1(\int_boxSize_reg_n_3_[7] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg_n_3_[7] ),
        .I5(ZplateVerContDelta[7]),
        .O(\rdata[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_7 
       (.I0(p_21_in[7]),
        .I1(colorFormat[7]),
        .I2(\int_crossHairX_reg_n_3_[7] ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_8 
       (.I0(\int_ovrlayId_reg_n_3_[7] ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[7]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(\rdata[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata[8]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[8]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg_n_3_[8] ),
        .I3(\rdata[8]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[8]_i_5_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[8]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[8] ),
        .I3(\int_boxColorG_reg_n_3_[8] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[8]_i_4 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(ZplateHorContStart[8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [8]),
        .I5(\int_crossHairY_reg_n_3_[8] ),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [8]),
        .I4(\int_boxSize_reg_n_3_[8] ),
        .I5(\rdata[8]_i_7_n_3 ),
        .O(\rdata[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[8] ),
        .I1(field_id[8]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[8]_i_7 
       (.I0(ZplateVerContDelta[8]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rdata[9]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00F0AACC)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_3 ),
        .I1(\rdata[9]_i_4_n_3 ),
        .I2(\rdata[9]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_boxColorR_reg_n_3_[9] ),
        .I3(\int_boxColorG_reg_n_3_[9] ),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[9]_i_6_n_3 ),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFC2020000C202)) 
    \rdata[9]_i_4 
       (.I0(interrupt),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_crossHairX_reg_n_3_[9] ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_7_n_3 ),
        .O(\rdata[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[9]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I4(\int_boxSize_reg_n_3_[9] ),
        .I5(\rdata[9]_i_8_n_3 ),
        .O(\rdata[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_6 
       (.I0(\int_boxColorB_reg_n_3_[9] ),
        .I1(field_id[9]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[9]_i_7 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(ZplateHorContStart[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[14]_0 [9]),
        .I5(\int_crossHairY_reg_n_3_[9] ),
        .O(\rdata[9]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[9]_i_8 
       (.I0(ZplateVerContDelta[9]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_8_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_3 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA855555556)) 
    tmp_last_V_fu_222_p2_carry_i_1
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(tmp_last_V_fu_222_p2_carry_i_5_n_3),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(\icmp_ln936_fu_211_p2_inferred__0/i__carry [6]),
        .O(\int_width_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h8610108600000000)) 
    tmp_last_V_fu_222_p2_carry_i_2
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(tmp_last_V_fu_222_p2_carry_i_5_n_3),
        .I2(\icmp_ln936_fu_211_p2_inferred__0/i__carry [3]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry [4]),
        .I5(tmp_last_V_fu_222_p2_carry_i_6_n_3),
        .O(\int_width_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h8020200808020280)) 
    tmp_last_V_fu_222_p2_carry_i_3
       (.I0(tmp_last_V_fu_222_p2_carry_i_7_n_3),
        .I1(\icmp_ln936_fu_211_p2_inferred__0/i__carry [1]),
        .I2(\icmp_ln936_fu_211_p2_inferred__0/i__carry [2]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(tmp_last_V_fu_222_p2_carry_i_8_n_3),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_last_V_fu_222_p2_carry_i_5
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [3]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(tmp_last_V_fu_222_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    tmp_last_V_fu_222_p2_carry_i_6
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(tmp_last_V_fu_222_p2_carry_i_5_n_3),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry [5]),
        .O(tmp_last_V_fu_222_p2_carry_i_6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    tmp_last_V_fu_222_p2_carry_i_7
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry [0]),
        .O(tmp_last_V_fu_222_p2_carry_i_7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_last_V_fu_222_p2_carry_i_8
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [3]),
        .O(tmp_last_V_fu_222_p2_carry_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_26 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\vBarSel[1]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_27 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\vBarSel[1]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_28 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\vBarSel[1]_i_28_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_15 
       (.CI(\vBarSel_reg[1]_i_24_n_3 ),
        .CO({\vBarSel_reg[1]_i_15_n_3 ,\vBarSel_reg[1]_i_15_n_4 ,\vBarSel_reg[1]_i_15_n_5 ,\vBarSel_reg[1]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_245_p2[8:5]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_17 
       (.CI(\vBarSel_reg[1]_i_15_n_3 ),
        .CO(\NLW_vBarSel_reg[1]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vBarSel_reg[1]_i_17_O_UNCONNECTED [3:1],add_ln1329_fu_245_p2[9]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_24 
       (.CI(\vBarSel_reg[1]_i_25_n_3 ),
        .CO({\vBarSel_reg[1]_i_24_n_3 ,\vBarSel_reg[1]_i_24_n_4 ,\vBarSel_reg[1]_i_24_n_5 ,\vBarSel_reg[1]_i_24_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_245_p2[4:1]),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_25 
       (.CI(1'b0),
        .CO({\vBarSel_reg[1]_i_25_n_3 ,\vBarSel_reg[1]_i_25_n_4 ,\vBarSel_reg[1]_i_25_n_5 ,\vBarSel_reg[1]_i_25_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({add_ln1329_fu_245_p2[0],\NLW_vBarSel_reg[1]_i_25_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\vBarSel[1]_i_26_n_3 ,\vBarSel[1]_i_27_n_3 ,\vBarSel[1]_i_28_n_3 }));
  LUT3 #(
    .INIT(8'h82)) 
    \vHatch[0]_i_15 
       (.I0(\vHatch_reg[0]_i_29_n_3 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ),
        .I2(\vHatch_reg[0]_i_7 ),
        .O(\y_1_reg_1238_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_31 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\vHatch[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_32 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\vHatch[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_33 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\vHatch[0]_i_33_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_36 
       (.I0(height),
        .O(\vHatch[0]_i_36_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_37 
       (.I0(\int_height_reg[14]_0 [14]),
        .O(\vHatch[0]_i_37_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_38 
       (.I0(\int_height_reg[14]_0 [13]),
        .O(\vHatch[0]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_39 
       (.I0(\int_height_reg[14]_0 [12]),
        .O(\vHatch[0]_i_39_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_40 
       (.I0(\int_height_reg[14]_0 [11]),
        .O(\vHatch[0]_i_40_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_41 
       (.I0(\int_height_reg[14]_0 [10]),
        .O(\vHatch[0]_i_41_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_42 
       (.I0(\int_height_reg[14]_0 [9]),
        .O(\vHatch[0]_i_42_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_43 
       (.I0(\int_height_reg[14]_0 [8]),
        .O(\vHatch[0]_i_43_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_44 
       (.I0(\int_height_reg[14]_0 [7]),
        .O(\vHatch[0]_i_44_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_45 
       (.I0(\int_height_reg[14]_0 [6]),
        .O(\vHatch[0]_i_45_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_46 
       (.I0(\int_height_reg[14]_0 [5]),
        .O(\vHatch[0]_i_46_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_47 
       (.I0(\int_height_reg[14]_0 [4]),
        .O(\vHatch[0]_i_47_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_48 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\vHatch[0]_i_48_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_49 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\vHatch[0]_i_49_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vHatch[0]_i_50 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\vHatch[0]_i_50_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_17 
       (.CI(\vHatch_reg[0]_i_18_n_3 ),
        .CO(\NLW_vHatch_reg[0]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vHatch_reg[0]_i_17_O_UNCONNECTED [3:1],add_ln1398_fu_187_p2[9]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_18 
       (.CI(\vHatch_reg[0]_i_22_n_3 ),
        .CO({\vHatch_reg[0]_i_18_n_3 ,\vHatch_reg[0]_i_18_n_4 ,\vHatch_reg[0]_i_18_n_5 ,\vHatch_reg[0]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1398_fu_187_p2[8:5]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_22 
       (.CI(\vHatch_reg[0]_i_24_n_3 ),
        .CO({\vHatch_reg[0]_i_22_n_3 ,\vHatch_reg[0]_i_22_n_4 ,\vHatch_reg[0]_i_22_n_5 ,\vHatch_reg[0]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1398_fu_187_p2[4:1]),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\vHatch_reg[0]_i_24_n_3 ,\vHatch_reg[0]_i_24_n_4 ,\vHatch_reg[0]_i_24_n_5 ,\vHatch_reg[0]_i_24_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({add_ln1398_fu_187_p2[0],\NLW_vHatch_reg[0]_i_24_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\vHatch[0]_i_31_n_3 ,\vHatch[0]_i_32_n_3 ,\vHatch[0]_i_33_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_29 
       (.CI(\vHatch_reg[0]_i_30_n_3 ),
        .CO({\vHatch_reg[0]_i_29_n_3 ,\NLW_vHatch_reg[0]_i_29_CO_UNCONNECTED [2],\vHatch_reg[0]_i_29_n_5 ,\vHatch_reg[0]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,height,\int_height_reg[14]_0 [14:13]}),
        .O({\NLW_vHatch_reg[0]_i_29_O_UNCONNECTED [3],\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ,\int_height_reg[15]_0 [13:12]}),
        .S({1'b1,\vHatch[0]_i_36_n_3 ,\vHatch[0]_i_37_n_3 ,\vHatch[0]_i_38_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_30 
       (.CI(\vHatch_reg[0]_i_34_n_3 ),
        .CO({\vHatch_reg[0]_i_30_n_3 ,\vHatch_reg[0]_i_30_n_4 ,\vHatch_reg[0]_i_30_n_5 ,\vHatch_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_height_reg[14]_0 [12:9]),
        .O(\int_height_reg[15]_0 [11:8]),
        .S({\vHatch[0]_i_39_n_3 ,\vHatch[0]_i_40_n_3 ,\vHatch[0]_i_41_n_3 ,\vHatch[0]_i_42_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_34 
       (.CI(\vHatch_reg[0]_i_35_n_3 ),
        .CO({\vHatch_reg[0]_i_34_n_3 ,\vHatch_reg[0]_i_34_n_4 ,\vHatch_reg[0]_i_34_n_5 ,\vHatch_reg[0]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_height_reg[14]_0 [8:5]),
        .O(\int_height_reg[15]_0 [7:4]),
        .S({\vHatch[0]_i_43_n_3 ,\vHatch[0]_i_44_n_3 ,\vHatch[0]_i_45_n_3 ,\vHatch[0]_i_46_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_35 
       (.CI(1'b0),
        .CO({\vHatch_reg[0]_i_35_n_3 ,\vHatch_reg[0]_i_35_n_4 ,\vHatch_reg[0]_i_35_n_5 ,\vHatch_reg[0]_i_35_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI(\int_height_reg[14]_0 [4:1]),
        .O(\int_height_reg[15]_0 [3:0]),
        .S({\vHatch[0]_i_47_n_3 ,\vHatch[0]_i_48_n_3 ,\vHatch[0]_i_49_n_3 ,\vHatch[0]_i_50_n_3 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[3]_i_11 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xBar_V[3]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[3]_i_12 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xBar_V[3]_i_12_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\xBar_V_reg[3]_i_6_n_3 ,\xBar_V_reg[3]_i_6_n_4 ,\xBar_V_reg[3]_i_6_n_5 ,\xBar_V_reg[3]_i_6_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,1'b0,\int_width_reg[15]_0 [2:1]}),
        .O({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1:0],\NLW_xBar_V_reg[3]_i_6_O_UNCONNECTED [1:0]}),
        .S({\int_width_reg[15]_0 [4:3],\xBar_V[3]_i_11_n_3 ,\xBar_V[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[7]_i_12 
       (.CI(\xBar_V_reg[3]_i_6_n_3 ),
        .CO({\xBar_V_reg[7]_i_12_n_3 ,\xBar_V_reg[7]_i_12_n_4 ,\xBar_V_reg[7]_i_12_n_5 ,\xBar_V_reg[7]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5:2]),
        .S(\int_width_reg[15]_0 [8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xCount_V[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_8 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\xCount_V[3]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_9 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xCount_V[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \xCount_V_2[9]_i_12 
       (.I0(\xCount_V_2_reg[9]_i_27_n_3 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ),
        .I2(\xCount_V_2_reg[9]_i_4 ),
        .O(\x_2_reg_3129_pp0_iter9_reg_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_41 
       (.I0(\int_width_reg[15]_0 [12]),
        .O(\xCount_V_2[9]_i_41_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_42 
       (.I0(width[14]),
        .O(\xCount_V_2[9]_i_42_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_43 
       (.I0(width[13]),
        .O(\xCount_V_2[9]_i_43_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_44 
       (.I0(width[12]),
        .O(\xCount_V_2[9]_i_44_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_45 
       (.I0(\int_width_reg[15]_0 [11]),
        .O(\xCount_V_2[9]_i_45_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_46 
       (.I0(\int_width_reg[15]_0 [10]),
        .O(\xCount_V_2[9]_i_46_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_47 
       (.I0(\int_width_reg[15]_0 [9]),
        .O(\xCount_V_2[9]_i_47_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_48 
       (.I0(\int_width_reg[15]_0 [8]),
        .O(\xCount_V_2[9]_i_48_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_49 
       (.I0(\int_width_reg[15]_0 [7]),
        .O(\xCount_V_2[9]_i_49_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_50 
       (.I0(\int_width_reg[15]_0 [6]),
        .O(\xCount_V_2[9]_i_50_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_51 
       (.I0(\int_width_reg[15]_0 [5]),
        .O(\xCount_V_2[9]_i_51_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_52 
       (.I0(\int_width_reg[15]_0 [4]),
        .O(\xCount_V_2[9]_i_52_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_53 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\xCount_V_2[9]_i_53_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_54 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xCount_V_2[9]_i_54_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[9]_i_55 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xCount_V_2[9]_i_55_n_3 ));
  CARRY4 \xCount_V_2_reg[9]_i_27 
       (.CI(\xCount_V_2_reg[9]_i_28_n_3 ),
        .CO({\xCount_V_2_reg[9]_i_27_n_3 ,\NLW_xCount_V_2_reg[9]_i_27_CO_UNCONNECTED [2],\xCount_V_2_reg[9]_i_27_n_5 ,\xCount_V_2_reg[9]_i_27_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\int_width_reg[15]_0 [12],width[14:13]}),
        .O({\NLW_xCount_V_2_reg[9]_i_27_O_UNCONNECTED [3],\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ,\int_width_reg[15]_1 [13:12]}),
        .S({1'b1,\xCount_V_2[9]_i_41_n_3 ,\xCount_V_2[9]_i_42_n_3 ,\xCount_V_2[9]_i_43_n_3 }));
  CARRY4 \xCount_V_2_reg[9]_i_28 
       (.CI(\xCount_V_2_reg[9]_i_39_n_3 ),
        .CO({\xCount_V_2_reg[9]_i_28_n_3 ,\xCount_V_2_reg[9]_i_28_n_4 ,\xCount_V_2_reg[9]_i_28_n_5 ,\xCount_V_2_reg[9]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({width[12],\int_width_reg[15]_0 [11:9]}),
        .O(\int_width_reg[15]_1 [11:8]),
        .S({\xCount_V_2[9]_i_44_n_3 ,\xCount_V_2[9]_i_45_n_3 ,\xCount_V_2[9]_i_46_n_3 ,\xCount_V_2[9]_i_47_n_3 }));
  CARRY4 \xCount_V_2_reg[9]_i_39 
       (.CI(\xCount_V_2_reg[9]_i_40_n_3 ),
        .CO({\xCount_V_2_reg[9]_i_39_n_3 ,\xCount_V_2_reg[9]_i_39_n_4 ,\xCount_V_2_reg[9]_i_39_n_5 ,\xCount_V_2_reg[9]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_width_reg[15]_0 [8:5]),
        .O(\int_width_reg[15]_1 [7:4]),
        .S({\xCount_V_2[9]_i_48_n_3 ,\xCount_V_2[9]_i_49_n_3 ,\xCount_V_2[9]_i_50_n_3 ,\xCount_V_2[9]_i_51_n_3 }));
  CARRY4 \xCount_V_2_reg[9]_i_40 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[9]_i_40_n_3 ,\xCount_V_2_reg[9]_i_40_n_4 ,\xCount_V_2_reg[9]_i_40_n_5 ,\xCount_V_2_reg[9]_i_40_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI(\int_width_reg[15]_0 [4:1]),
        .O(\int_width_reg[15]_1 [3:0]),
        .S({\xCount_V_2[9]_i_52_n_3 ,\xCount_V_2[9]_i_53_n_3 ,\xCount_V_2[9]_i_54_n_3 ,\xCount_V_2[9]_i_55_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_10 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xCount_V_3[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_11 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xCount_V_3[3]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_2 
       (.I0(CO),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_9 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\xCount_V_3[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hEEEB1114)) 
    \xCount_V_3[7]_i_2 
       (.I0(CO),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .I2(\xCount_V_3[9]_i_8_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I4(\hBarSel_3_reg[0]_i_2_0 [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_3 
       (.I0(CO),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I2(\xCount_V_3[9]_i_8_n_3 ),
        .I3(\hBarSel_3_reg[0]_i_2_0 [6]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \xCount_V_3[7]_i_4 
       (.I0(CO),
        .I1(\xCount_V_3[7]_i_6_n_3 ),
        .I2(\hBarSel_3_reg[0]_i_2_0 [5]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \xCount_V_3[7]_i_5 
       (.I0(CO),
        .I1(\xCount_V_3[7]_i_7_n_3 ),
        .I2(\hBarSel_3_reg[0]_i_2_0 [4]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \xCount_V_3[7]_i_6 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [5]),
        .I1(\int_width_reg[8]_0 [3]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\int_width_reg[8]_0 [2]),
        .I5(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4]),
        .O(\xCount_V_3[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \xCount_V_3[7]_i_7 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4]),
        .I1(\int_width_reg[8]_0 [2]),
        .I2(\int_width_reg[8]_0 [1]),
        .I3(\int_width_reg[8]_0 [0]),
        .I4(\int_width_reg[8]_0 [3]),
        .O(\xCount_V_3[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V_3[9]_i_5 
       (.I0(CO),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [8]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I3(\xCount_V_3[9]_i_8_n_3 ),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .I5(\hBarSel_3_reg[0]_i_2_0 [8]),
        .O(\xCount_V_3_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \xCount_V_3[9]_i_6 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [9]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [8]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [6]),
        .I3(\xCount_V_3[9]_i_8_n_3 ),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [7]),
        .O(\int_width_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_3[9]_i_8 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [5]),
        .I1(\int_width_reg[8]_0 [3]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\int_width_reg[8]_0 [2]),
        .I5(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4]),
        .O(\xCount_V_3[9]_i_8_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[3]_i_7 
       (.CI(\xCount_V_3_reg[3]_i_8_n_3 ),
        .CO({\xCount_V_3_reg[3]_i_7_n_3 ,\xCount_V_3_reg[3]_i_7_n_4 ,\xCount_V_3_reg[3]_i_7_n_5 ,\xCount_V_3_reg[3]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [4],\int_width_reg[8]_0 [3:1]}),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\xCount_V_3_reg[3]_i_8_n_3 ,\xCount_V_3_reg[3]_i_8_n_4 ,\xCount_V_3_reg[3]_i_8_n_5 ,\xCount_V_3_reg[3]_i_8_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({\int_width_reg[8]_0 [0],\NLW_xCount_V_3_reg[3]_i_8_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\xCount_V_3[3]_i_9_n_3 ,\xCount_V_3[3]_i_10_n_3 ,\xCount_V_3[3]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[9]_i_7 
       (.CI(\xCount_V_3_reg[3]_i_7_n_3 ),
        .CO({\xCount_V_3_reg[9]_i_7_n_3 ,\xCount_V_3_reg[9]_i_7_n_4 ,\xCount_V_3_reg[9]_i_7_n_5 ,\xCount_V_3_reg[9]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [8:5]),
        .S({width[12],\int_width_reg[15]_0 [11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[9]_i_9 
       (.CI(\xCount_V_3_reg[9]_i_7_n_3 ),
        .CO(\NLW_xCount_V_3_reg[9]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xCount_V_3_reg[9]_i_9_O_UNCONNECTED [3:1],\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 [9]}),
        .S({1'b0,1'b0,1'b0,width[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\xCount_V_reg[3]_i_7_n_3 ,\xCount_V_reg[3]_i_7_n_4 ,\xCount_V_reg[3]_i_7_n_5 ,\xCount_V_reg[3]_i_7_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({trunc_ln1_fu_229_p4[0],\NLW_xCount_V_reg[3]_i_7_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\xCount_V[3]_i_8_n_3 ,\xCount_V[3]_i_9_n_3 ,\xCount_V[3]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[7]_i_8 
       (.CI(\xCount_V_reg[3]_i_7_n_3 ),
        .CO({\xCount_V_reg[7]_i_8_n_3 ,\xCount_V_reg[7]_i_8_n_4 ,\xCount_V_reg[7]_i_8_n_5 ,\xCount_V_reg[7]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln1_fu_229_p4[4:1]),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[9]_i_11 
       (.CI(\xCount_V_reg[9]_i_9_n_3 ),
        .CO(\NLW_xCount_V_reg[9]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xCount_V_reg[9]_i_11_O_UNCONNECTED [3:1],trunc_ln1_fu_229_p4[9]}),
        .S({1'b0,1'b0,1'b0,width[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[9]_i_9 
       (.CI(\xCount_V_reg[7]_i_8_n_3 ),
        .CO({\xCount_V_reg[9]_i_9_n_3 ,\xCount_V_reg[9]_i_9_n_4 ,\xCount_V_reg[9]_i_9_n_5 ,\xCount_V_reg[9]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln1_fu_229_p4[8:5]),
        .S({width[12],\int_width_reg[15]_0 [11:9]}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_10 
       (.I0(width[12]),
        .I1(B[0]),
        .I2(width[14]),
        .I3(B[2]),
        .I4(B[1]),
        .I5(width[13]),
        .O(\int_width_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_11 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [13]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [11]),
        .I2(\yCount_V_3[9]_i_22_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [10]),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [12]),
        .O(\int_height_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \yCount_V_3[9]_i_12 
       (.I0(\yCount_V_3_reg[9]_i_5 [4]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [12]),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [10]),
        .I3(\yCount_V_3[9]_i_22_n_3 ),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [11]),
        .I5(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [13]),
        .O(\int_height_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \yCount_V_3[9]_i_13 
       (.I0(\yCount_V_3_reg[9]_i_5 [3]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [11]),
        .I2(\yCount_V_3[9]_i_22_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [10]),
        .I4(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [12]),
        .O(\int_height_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'hA956)) 
    \yCount_V_3[9]_i_16 
       (.I0(\yCount_V_3_reg[9]_i_5 [2]),
        .I1(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [10]),
        .I2(\yCount_V_3[9]_i_22_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [11]),
        .O(\yCount_V_3_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_17 
       (.I0(\yCount_V_3_reg[9]_i_5 [1]),
        .I1(\yCount_V_3[9]_i_22_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [10]),
        .O(\yCount_V_3_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_18 
       (.I0(\yCount_V_3_reg[9]_i_5 [0]),
        .I1(\yCount_V_3[9]_i_27_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [9]),
        .O(\yCount_V_3_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_22 
       (.I0(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [9]),
        .I1(\int_height_reg[8]_0 [3]),
        .I2(\int_height_reg[8]_0 [1]),
        .I3(\int_height_reg[8]_0 [0]),
        .I4(\int_height_reg[8]_0 [2]),
        .I5(\int_height_reg[8]_0 [4]),
        .O(\yCount_V_3[9]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_27 
       (.I0(\int_height_reg[8]_0 [4]),
        .I1(\int_height_reg[8]_0 [2]),
        .I2(\int_height_reg[8]_0 [0]),
        .I3(\int_height_reg[8]_0 [1]),
        .I4(\int_height_reg[8]_0 [3]),
        .O(\yCount_V_3[9]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_30 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\yCount_V_3[9]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_31 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\yCount_V_3[9]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_32 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\yCount_V_3[9]_i_32_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_20 
       (.CI(\yCount_V_3_reg[9]_i_21_n_3 ),
        .CO(\NLW_yCount_V_3_reg[9]_i_20_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yCount_V_3_reg[9]_i_20_O_UNCONNECTED [3:1],\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [13]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_21 
       (.CI(\yCount_V_3_reg[9]_i_28_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_21_n_3 ,\yCount_V_3_reg[9]_i_21_n_4 ,\yCount_V_3_reg[9]_i_21_n_5 ,\yCount_V_3_reg[9]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 [12:9]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_28 
       (.CI(\yCount_V_3_reg[9]_i_29_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_28_n_3 ,\yCount_V_3_reg[9]_i_28_n_4 ,\yCount_V_3_reg[9]_i_28_n_5 ,\yCount_V_3_reg[9]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_height_reg[8]_0 [4:1]),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_29 
       (.CI(1'b0),
        .CO({\yCount_V_3_reg[9]_i_29_n_3 ,\yCount_V_3_reg[9]_i_29_n_4 ,\yCount_V_3_reg[9]_i_29_n_5 ,\yCount_V_3_reg[9]_i_29_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({\int_height_reg[8]_0 [0],\NLW_yCount_V_3_reg[9]_i_29_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\yCount_V_3[9]_i_30_n_3 ,\yCount_V_3[9]_i_31_n_3 ,\yCount_V_3[9]_i_32_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h000B0000)) 
    \zonePlateVAddr[15]_i_4 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\int_bckgndId_reg[1]_4 [0]),
        .I4(\int_bckgndId_reg[1]_4 [1]),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_5 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_4 [0]),
        .I2(\int_bckgndId_reg[1]_4 [1]),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\int_bckgndId_reg[0]_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_3 
       (.I0(ZplateVerContDelta[11]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [11]),
        .O(\zonePlateVDelta[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_4 
       (.I0(ZplateVerContDelta[10]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [10]),
        .O(\zonePlateVDelta[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_5 
       (.I0(ZplateVerContDelta[9]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [9]),
        .O(\zonePlateVDelta[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_6 
       (.I0(ZplateVerContDelta[8]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [8]),
        .O(\zonePlateVDelta[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(ZplateVerContDelta[14]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [14]),
        .O(\zonePlateVDelta[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(ZplateVerContDelta[13]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [13]),
        .O(\zonePlateVDelta[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_8 
       (.I0(ZplateVerContDelta[12]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [12]),
        .O(\zonePlateVDelta[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_3 
       (.I0(ZplateVerContDelta[3]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [3]),
        .O(\zonePlateVDelta[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_4 
       (.I0(ZplateVerContDelta[2]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [2]),
        .O(\zonePlateVDelta[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_5 
       (.I0(ZplateVerContDelta[1]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [1]),
        .O(\zonePlateVDelta[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_6 
       (.I0(ZplateVerContDelta[0]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [0]),
        .O(\zonePlateVDelta[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(ZplateVerContDelta[7]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [7]),
        .O(\zonePlateVDelta[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(ZplateVerContDelta[6]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [6]),
        .O(\zonePlateVDelta[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(ZplateVerContDelta[5]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [5]),
        .O(\zonePlateVDelta[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(ZplateVerContDelta[4]),
        .I1(\zonePlateVDelta_reg[15]_i_4_0 [4]),
        .O(\zonePlateVDelta[7]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[11]_i_2 
       (.CI(\zonePlateVDelta_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[11]_i_2_n_3 ,\zonePlateVDelta_reg[11]_i_2_n_4 ,\zonePlateVDelta_reg[11]_i_2_n_5 ,\zonePlateVDelta_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[11:8]),
        .O(add_ln1298_fu_1614_p2[11:8]),
        .S({\zonePlateVDelta[11]_i_3_n_3 ,\zonePlateVDelta[11]_i_4_n_3 ,\zonePlateVDelta[11]_i_5_n_3 ,\zonePlateVDelta[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[15]_i_4 
       (.CI(\zonePlateVDelta_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_4_CO_UNCONNECTED [3],\zonePlateVDelta_reg[15]_i_4_n_4 ,\zonePlateVDelta_reg[15]_i_4_n_5 ,\zonePlateVDelta_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,ZplateVerContDelta[14:12]}),
        .O(add_ln1298_fu_1614_p2[15:12]),
        .S({\zonePlateVDelta_reg[15] ,\zonePlateVDelta[15]_i_6_n_3 ,\zonePlateVDelta[15]_i_7_n_3 ,\zonePlateVDelta[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\zonePlateVDelta_reg[3]_i_2_n_3 ,\zonePlateVDelta_reg[3]_i_2_n_4 ,\zonePlateVDelta_reg[3]_i_2_n_5 ,\zonePlateVDelta_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[3:0]),
        .O(add_ln1298_fu_1614_p2[3:0]),
        .S({\zonePlateVDelta[3]_i_3_n_3 ,\zonePlateVDelta[3]_i_4_n_3 ,\zonePlateVDelta[3]_i_5_n_3 ,\zonePlateVDelta[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[7]_i_2 
       (.CI(\zonePlateVDelta_reg[3]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[7]_i_2_n_3 ,\zonePlateVDelta_reg[7]_i_2_n_4 ,\zonePlateVDelta_reg[7]_i_2_n_5 ,\zonePlateVDelta_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[7:4]),
        .O(add_ln1298_fu_1614_p2[7:4]),
        .S({\zonePlateVDelta[7]_i_3_n_3 ,\zonePlateVDelta[7]_i_4_n_3 ,\zonePlateVDelta[7]_i_5_n_3 ,\zonePlateVDelta[7]_i_6_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (fid,
    CO,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER,
    phi_ln991_loc_fu_110,
    tmp_last_V_reg_381,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr0__4,
    ap_enable_reg_pp0_iter1_reg,
    \j_fu_104_reg[9] ,
    \i_fu_94_reg[9]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[3]_2 ,
    \tmp_last_V_reg_381_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done,
    ap_rst_n,
    \ap_CS_fsm_reg[3]_3 ,
    E,
    ap_done_reg_reg_0,
    MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    cmp19248_fu_207_p2__20,
    \icmp_ln936_fu_211_p2_inferred__0/i__carry ,
    icmp_ln934_fu_270_p2_carry_0,
    select_ln993_fu_320_p3);
  output fid;
  output [0:0]CO;
  output grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  output phi_ln991_loc_fu_110;
  output tmp_last_V_reg_381;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg;
  output [1:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output mOutPtr0__4;
  output ap_enable_reg_pp0_iter1_reg;
  output [6:0]\j_fu_104_reg[9] ;
  output [0:0]\i_fu_94_reg[9]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [0:0]\ap_CS_fsm_reg[3]_2 ;
  input [2:0]\tmp_last_V_reg_381_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[3]_3 ;
  input [0:0]E;
  input ap_done_reg_reg_0;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input cmp19248_fu_207_p2__20;
  input [8:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry ;
  input [8:0]icmp_ln934_fu_270_p2_carry_0;
  input select_ln993_fu_320_p3;

  wire [0:0]CO;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [1:0]\ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_done_reg_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg;
  wire cmp19248_fu_207_p2__20;
  wire [0:0]counter;
  wire counter0;
  wire \counter[0]_i_1_n_3 ;
  wire [0:0]counter_loc_0_fu_106_reg;
  wire empty_fu_98;
  wire \empty_fu_98[0]_i_1_n_3 ;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire fid_preg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_16;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_17;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_18;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  wire [9:0]i_2_fu_275_p2;
  wire [9:0]i_2_reg_426;
  wire \i_2_reg_426[9]_i_2_n_3 ;
  wire [8:0]i_fu_94;
  wire [0:0]\i_fu_94_reg[9]_0 ;
  wire [8:0]icmp_ln934_fu_270_p2_carry_0;
  wire icmp_ln934_fu_270_p2_carry_i_2_n_3;
  wire icmp_ln934_fu_270_p2_carry_i_3_n_3;
  wire icmp_ln934_fu_270_p2_carry_i_4_n_3;
  wire icmp_ln934_fu_270_p2_carry_n_4;
  wire icmp_ln934_fu_270_p2_carry_n_5;
  wire icmp_ln934_fu_270_p2_carry_n_6;
  wire [8:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry ;
  wire [6:0]\j_fu_104_reg[9] ;
  wire mOutPtr0__4;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire phi_ln991_loc_fu_110;
  wire select_ln993_fu_320_p3;
  wire sof_fu_102;
  wire \sof_fu_102[0]_i_1_n_3 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire tmp_last_V_reg_381;
  wire [2:0]\tmp_last_V_reg_381_reg[0] ;
  wire [3:0]NLW_icmp_ln934_fu_270_p2_carry_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFF08)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_done_reg),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3]_3 [1]),
        .I2(\ap_CS_fsm_reg[3]_3 [0]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFEA0000)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_i_1
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done),
        .I1(CO),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_i_2
       (.I0(\ap_CS_fsm_reg[3]_3 [1]),
        .I1(E),
        .I2(ap_done_reg_reg_0),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_done_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_fu_106_reg),
        .I1(counter0),
        .I2(counter),
        .O(\counter[0]_i_1_n_3 ));
  FDRE \counter_loc_0_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_16),
        .Q(counter_loc_0_fu_106_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\counter[0]_i_1_n_3 ),
        .Q(counter),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0FFDDF0F02200)) 
    \empty_fu_98[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(cmp19248_fu_207_p2__20),
        .I2(fidStored),
        .I3(select_ln993_fu_320_p3),
        .I4(ap_NS_fsm12_out),
        .I5(empty_fu_98),
        .O(\empty_fu_98[0]_i_1_n_3 ));
  FDRE \empty_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_fu_98[0]_i_1_n_3 ),
        .Q(empty_fu_98),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fidStored[0]_i_1 
       (.I0(empty_fu_98),
        .I1(Q[0]),
        .I2(CO),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    fid_INST_0
       (.I0(empty_fu_98),
        .I1(Q[0]),
        .I2(CO),
        .I3(fid_preg),
        .O(fid));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fid),
        .Q(fid_preg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151
       (.CO(CO),
        .D(ap_NS_fsm[3:2]),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({Q,\ap_CS_fsm_reg_n_3_[0] }),
        .SR(ap_NS_fsm12_out),
        .\ap_CS_fsm_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_18),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_1(\ap_CS_fsm_reg[3]_3 [1]),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp19248_fu_207_p2__20(cmp19248_fu_207_p2__20),
        .counter(counter),
        .counter0(counter0),
        .counter_loc_0_fu_106_reg(counter_loc_0_fu_106_reg),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_16),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 (\icmp_ln936_fu_211_p2_inferred__0/i__carry ),
        .\j_fu_104_reg[9]_0 (\j_fu_104_reg[9] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_110(phi_ln991_loc_fu_110),
        .\phi_ln991_reg_186_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_17),
        .sof_fu_102(sof_fu_102),
        .tmp_last_V_reg_381(tmp_last_V_reg_381),
        .\tmp_last_V_reg_381_reg[0]_0 (\tmp_last_V_reg_381_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_18),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_426[0]_i_1 
       (.I0(i_fu_94[0]),
        .O(i_2_fu_275_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_426[1]_i_1 
       (.I0(i_fu_94[0]),
        .I1(i_fu_94[1]),
        .O(i_2_fu_275_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_426[2]_i_1 
       (.I0(i_fu_94[0]),
        .I1(i_fu_94[1]),
        .I2(i_fu_94[2]),
        .O(i_2_fu_275_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_426[3]_i_1 
       (.I0(i_fu_94[1]),
        .I1(i_fu_94[0]),
        .I2(i_fu_94[2]),
        .I3(i_fu_94[3]),
        .O(i_2_fu_275_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_426[4]_i_1 
       (.I0(i_fu_94[2]),
        .I1(i_fu_94[0]),
        .I2(i_fu_94[1]),
        .I3(i_fu_94[3]),
        .I4(i_fu_94[4]),
        .O(i_2_fu_275_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_426[5]_i_1 
       (.I0(i_fu_94[3]),
        .I1(i_fu_94[1]),
        .I2(i_fu_94[0]),
        .I3(i_fu_94[2]),
        .I4(i_fu_94[4]),
        .I5(i_fu_94[5]),
        .O(i_2_fu_275_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_426[6]_i_1 
       (.I0(\i_2_reg_426[9]_i_2_n_3 ),
        .I1(i_fu_94[6]),
        .O(i_2_fu_275_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_426[7]_i_1 
       (.I0(\i_2_reg_426[9]_i_2_n_3 ),
        .I1(i_fu_94[6]),
        .I2(i_fu_94[7]),
        .O(i_2_fu_275_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_426[8]_i_1 
       (.I0(i_fu_94[6]),
        .I1(\i_2_reg_426[9]_i_2_n_3 ),
        .I2(i_fu_94[7]),
        .I3(i_fu_94[8]),
        .O(i_2_fu_275_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_426[9]_i_1 
       (.I0(i_fu_94[7]),
        .I1(\i_2_reg_426[9]_i_2_n_3 ),
        .I2(i_fu_94[6]),
        .I3(i_fu_94[8]),
        .I4(\i_fu_94_reg[9]_0 ),
        .O(i_2_fu_275_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_426[9]_i_2 
       (.I0(i_fu_94[5]),
        .I1(i_fu_94[3]),
        .I2(i_fu_94[1]),
        .I3(i_fu_94[0]),
        .I4(i_fu_94[2]),
        .I5(i_fu_94[4]),
        .O(\i_2_reg_426[9]_i_2_n_3 ));
  FDRE \i_2_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[0]),
        .Q(i_2_reg_426[0]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[1]),
        .Q(i_2_reg_426[1]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[2]),
        .Q(i_2_reg_426[2]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[3]),
        .Q(i_2_reg_426[3]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[4]),
        .Q(i_2_reg_426[4]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[5]),
        .Q(i_2_reg_426[5]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[6]),
        .Q(i_2_reg_426[6]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[7]),
        .Q(i_2_reg_426[7]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[8]),
        .Q(i_2_reg_426[8]),
        .R(1'b0));
  FDRE \i_2_reg_426_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_275_p2[9]),
        .Q(i_2_reg_426[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_94[9]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_done_reg),
        .O(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[0]),
        .Q(i_fu_94[0]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[1]),
        .Q(i_fu_94[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[2]),
        .Q(i_fu_94[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[3]),
        .Q(i_fu_94[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[4]),
        .Q(i_fu_94[4]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[5]),
        .Q(i_fu_94[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[6]),
        .Q(i_fu_94[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[7]),
        .Q(i_fu_94[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[8]),
        .Q(i_fu_94[8]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_426[9]),
        .Q(\i_fu_94_reg[9]_0 ),
        .R(ap_NS_fsm12_out));
  CARRY4 icmp_ln934_fu_270_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln934_fu_270_p2_carry_n_4,icmp_ln934_fu_270_p2_carry_n_5,icmp_ln934_fu_270_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln934_fu_270_p2_carry_O_UNCONNECTED[3:0]),
        .S({\ap_CS_fsm_reg[3]_2 ,icmp_ln934_fu_270_p2_carry_i_2_n_3,icmp_ln934_fu_270_p2_carry_i_3_n_3,icmp_ln934_fu_270_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_270_p2_carry_i_2
       (.I0(i_fu_94[7]),
        .I1(icmp_ln934_fu_270_p2_carry_0[7]),
        .I2(i_fu_94[6]),
        .I3(icmp_ln934_fu_270_p2_carry_0[6]),
        .I4(icmp_ln934_fu_270_p2_carry_0[8]),
        .I5(i_fu_94[8]),
        .O(icmp_ln934_fu_270_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_270_p2_carry_i_3
       (.I0(i_fu_94[4]),
        .I1(icmp_ln934_fu_270_p2_carry_0[4]),
        .I2(i_fu_94[3]),
        .I3(icmp_ln934_fu_270_p2_carry_0[3]),
        .I4(icmp_ln934_fu_270_p2_carry_0[5]),
        .I5(i_fu_94[5]),
        .O(icmp_ln934_fu_270_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_270_p2_carry_i_4
       (.I0(i_fu_94[1]),
        .I1(icmp_ln934_fu_270_p2_carry_0[1]),
        .I2(i_fu_94[0]),
        .I3(icmp_ln934_fu_270_p2_carry_0[0]),
        .I4(icmp_ln934_fu_270_p2_carry_0[2]),
        .I5(i_fu_94[2]),
        .O(icmp_ln934_fu_270_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__0
       (.I0(Q[0]),
        .I1(CO),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[0]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \phi_ln991_loc_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_n_17),
        .Q(phi_ln991_loc_fu_110),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0D0)) 
    \sof_fu_102[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(cmp19248_fu_207_p2__20),
        .I2(sof_fu_102),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\sof_fu_102[0]_i_1_n_3 ));
  FDRE \sof_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_102[0]_i_1_n_3 ),
        .Q(sof_fu_102),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
   (grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER,
    tmp_last_V_reg_381,
    ap_enable_reg_pp0_iter1_reg_0,
    counter0,
    D,
    \j_fu_104_reg[9]_0 ,
    \counter_reg[0] ,
    \phi_ln991_reg_186_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter0_reg_0,
    \tmp_last_V_reg_381_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg,
    Q,
    m_axis_video_TREADY_int_regslice,
    ap_enable_reg_pp0_iter0_reg_1,
    ovrlayYUV_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_done_reg,
    CO,
    cmp19248_fu_207_p2__20,
    \icmp_ln936_fu_211_p2_inferred__0/i__carry_0 ,
    counter,
    SR,
    counter_loc_0_fu_106_reg,
    sof_fu_102,
    phi_ln991_loc_fu_110,
    ap_rst_n_inv);
  output grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  output tmp_last_V_reg_381;
  output ap_enable_reg_pp0_iter1_reg_0;
  output counter0;
  output [1:0]D;
  output [6:0]\j_fu_104_reg[9]_0 ;
  output \counter_reg[0] ;
  output \phi_ln991_reg_186_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  input [0:0]ap_enable_reg_pp0_iter0_reg_0;
  input [2:0]\tmp_last_V_reg_381_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg;
  input [2:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]ap_enable_reg_pp0_iter0_reg_1;
  input ovrlayYUV_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_done_reg;
  input [0:0]CO;
  input cmp19248_fu_207_p2__20;
  input [8:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 ;
  input [0:0]counter;
  input [0:0]SR;
  input [0:0]counter_loc_0_fu_106_reg;
  input sof_fu_102;
  input phi_ln991_loc_fu_110;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_NS_fsm1__0;
  wire ap_block_pp0_stage0_11001__3;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp19248_fu_207_p2__20;
  wire [0:0]counter;
  wire counter0;
  wire \counter[0]_i_3_n_3 ;
  wire \counter_loc_0_fu_106[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_fu_106_reg;
  wire \counter_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4_n_3;
  wire [8:0]\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 ;
  wire \icmp_ln936_fu_211_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln936_fu_211_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln936_fu_211_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln936_reg_377[0]_i_1_n_3 ;
  wire \icmp_ln936_reg_377_reg_n_3_[0] ;
  wire [9:0]j_2_fu_216_p2;
  wire j_fu_1040;
  wire \j_fu_104[9]_i_4_n_3 ;
  wire [2:0]j_fu_104_reg;
  wire [6:0]\j_fu_104_reg[9]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire p_8_in;
  wire phi_ln991_loc_fu_110;
  wire phi_ln991_reg_186;
  wire \phi_ln991_reg_186[0]_i_1_n_3 ;
  wire \phi_ln991_reg_186_reg[0]_0 ;
  wire sof_fu_102;
  wire tmp_last_V_fu_222_p2;
  wire tmp_last_V_fu_222_p2_carry_i_4_n_3;
  wire tmp_last_V_fu_222_p2_carry_n_4;
  wire tmp_last_V_fu_222_p2_carry_n_5;
  wire tmp_last_V_fu_222_p2_carry_n_6;
  wire tmp_last_V_reg_381;
  wire \tmp_last_V_reg_381[0]_i_1_n_3 ;
  wire [2:0]\tmp_last_V_reg_381_reg[0]_0 ;
  wire \tmp_user_V_reg_174[0]_i_1_n_3 ;
  wire [3:0]\NLW_icmp_ln936_fu_211_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_last_V_fu_222_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln936_reg_377_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001__3),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000003F)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_8_in),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_block_pp0_stage0_11001__3),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_block_pp0_stage0_11001__3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(cmp19248_fu_207_p2__20),
        .I3(ap_NS_fsm1__0),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\icmp_ln936_reg_377_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(Q[2]),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter0_reg_1),
        .I5(ovrlayYUV_empty_n),
        .O(ap_block_pp0_stage0_11001__3));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(cmp19248_fu_207_p2__20),
        .I3(ap_NS_fsm1__0),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready),
        .I3(Q[2]),
        .O(ap_NS_fsm1__0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm19_out),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_block_pp0_stage0_11001__3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0000000A0C0C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm19_out),
        .I4(ap_block_pp0_stage0_11001__3),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \counter[0]_i_2 
       (.I0(Q[2]),
        .I1(\counter[0]_i_3_n_3 ),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_11001__3),
        .O(counter0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \counter[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln936_reg_377_reg_n_3_[0] ),
        .O(\counter[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h656F6A60)) 
    \counter_loc_0_fu_106[0]_i_1 
       (.I0(\counter_loc_0_fu_106[0]_i_2_n_3 ),
        .I1(counter),
        .I2(SR),
        .I3(counter0),
        .I4(counter_loc_0_fu_106_reg),
        .O(\counter_reg[0] ));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    \counter_loc_0_fu_106[0]_i_2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[0]),
        .I2(ap_done_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(\counter[0]_i_3_n_3 ),
        .O(\counter_loc_0_fu_106[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg_i_1
       (.I0(cmp19248_fu_207_p2__20),
        .I1(Q[1]),
        .I2(CO),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\j_fu_104_reg[9]_0 [4]),
        .I1(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [7]),
        .I2(\j_fu_104_reg[9]_0 [3]),
        .I3(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [6]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [8]),
        .I5(\j_fu_104_reg[9]_0 [5]),
        .O(i__carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\j_fu_104_reg[9]_0 [1]),
        .I1(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [4]),
        .I2(\j_fu_104_reg[9]_0 [0]),
        .I3(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [3]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [5]),
        .I5(\j_fu_104_reg[9]_0 [2]),
        .O(i__carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(j_fu_104_reg[1]),
        .I1(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [1]),
        .I2(j_fu_104_reg[2]),
        .I3(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [2]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [0]),
        .I5(j_fu_104_reg[0]),
        .O(i__carry_i_4_n_3));
  CARRY4 \icmp_ln936_fu_211_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state2,\icmp_ln936_fu_211_p2_inferred__0/i__carry_n_4 ,\icmp_ln936_fu_211_p2_inferred__0/i__carry_n_5 ,\icmp_ln936_fu_211_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln936_fu_211_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({ap_enable_reg_pp0_iter0_reg_0,i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3}));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln936_reg_377[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001__3),
        .I3(\icmp_ln936_reg_377_reg_n_3_[0] ),
        .O(\icmp_ln936_reg_377[0]_i_1_n_3 ));
  FDRE \icmp_ln936_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln936_reg_377[0]_i_1_n_3 ),
        .Q(\icmp_ln936_reg_377_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_104[0]_i_1 
       (.I0(j_fu_104_reg[0]),
        .O(j_2_fu_216_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_104[1]_i_1 
       (.I0(j_fu_104_reg[0]),
        .I1(j_fu_104_reg[1]),
        .O(j_2_fu_216_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_fu_104[2]_i_1 
       (.I0(j_fu_104_reg[0]),
        .I1(j_fu_104_reg[1]),
        .I2(j_fu_104_reg[2]),
        .O(j_2_fu_216_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_fu_104[3]_i_1 
       (.I0(j_fu_104_reg[1]),
        .I1(j_fu_104_reg[0]),
        .I2(j_fu_104_reg[2]),
        .I3(\j_fu_104_reg[9]_0 [0]),
        .O(j_2_fu_216_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_fu_104[4]_i_1 
       (.I0(j_fu_104_reg[2]),
        .I1(j_fu_104_reg[0]),
        .I2(j_fu_104_reg[1]),
        .I3(\j_fu_104_reg[9]_0 [0]),
        .I4(\j_fu_104_reg[9]_0 [1]),
        .O(j_2_fu_216_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_fu_104[5]_i_1 
       (.I0(\j_fu_104_reg[9]_0 [0]),
        .I1(j_fu_104_reg[1]),
        .I2(j_fu_104_reg[0]),
        .I3(j_fu_104_reg[2]),
        .I4(\j_fu_104_reg[9]_0 [1]),
        .I5(\j_fu_104_reg[9]_0 [2]),
        .O(j_2_fu_216_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_104[6]_i_1 
       (.I0(\j_fu_104[9]_i_4_n_3 ),
        .I1(\j_fu_104_reg[9]_0 [3]),
        .O(j_2_fu_216_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_fu_104[7]_i_1 
       (.I0(\j_fu_104[9]_i_4_n_3 ),
        .I1(\j_fu_104_reg[9]_0 [3]),
        .I2(\j_fu_104_reg[9]_0 [4]),
        .O(j_2_fu_216_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_fu_104[8]_i_1 
       (.I0(\j_fu_104_reg[9]_0 [3]),
        .I1(\j_fu_104[9]_i_4_n_3 ),
        .I2(\j_fu_104_reg[9]_0 [4]),
        .I3(\j_fu_104_reg[9]_0 [5]),
        .O(j_2_fu_216_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_104[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .O(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_fu_104[9]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001__3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_fu_1040));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_fu_104[9]_i_3 
       (.I0(\j_fu_104_reg[9]_0 [4]),
        .I1(\j_fu_104[9]_i_4_n_3 ),
        .I2(\j_fu_104_reg[9]_0 [3]),
        .I3(\j_fu_104_reg[9]_0 [5]),
        .I4(\j_fu_104_reg[9]_0 [6]),
        .O(j_2_fu_216_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_fu_104[9]_i_4 
       (.I0(\j_fu_104_reg[9]_0 [2]),
        .I1(\j_fu_104_reg[9]_0 [0]),
        .I2(j_fu_104_reg[1]),
        .I3(j_fu_104_reg[0]),
        .I4(j_fu_104_reg[2]),
        .I5(\j_fu_104_reg[9]_0 [1]),
        .O(\j_fu_104[9]_i_4_n_3 ));
  FDRE \j_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[0]),
        .Q(j_fu_104_reg[0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[1]),
        .Q(j_fu_104_reg[1]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[2]),
        .Q(j_fu_104_reg[2]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[3]),
        .Q(\j_fu_104_reg[9]_0 [0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[4]),
        .Q(\j_fu_104_reg[9]_0 [1]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[5]),
        .Q(\j_fu_104_reg[9]_0 [2]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[6]),
        .Q(\j_fu_104_reg[9]_0 [3]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[7]),
        .Q(\j_fu_104_reg[9]_0 [4]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[8]),
        .Q(\j_fu_104_reg[9]_0 [5]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1040),
        .D(j_2_fu_216_p2[9]),
        .Q(\j_fu_104_reg[9]_0 [6]),
        .R(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \phi_ln991_loc_fu_110[0]_i_1 
       (.I0(phi_ln991_reg_186),
        .I1(Q[2]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld),
        .I3(phi_ln991_loc_fu_110),
        .O(\phi_ln991_reg_186_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \phi_ln991_reg_186[0]_i_1 
       (.I0(phi_ln991_reg_186),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(counter_loc_0_fu_106_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(\phi_ln991_reg_186[0]_i_1_n_3 ));
  FDRE \phi_ln991_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln991_reg_186[0]_i_1_n_3 ),
        .Q(phi_ln991_reg_186),
        .R(1'b0));
  CARRY4 tmp_last_V_fu_222_p2_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_222_p2,tmp_last_V_fu_222_p2_carry_n_4,tmp_last_V_fu_222_p2_carry_n_5,tmp_last_V_fu_222_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_222_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_last_V_reg_381_reg[0]_0 ,tmp_last_V_fu_222_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h4010200804010280)) 
    tmp_last_V_fu_222_p2_carry_i_4
       (.I0(j_fu_104_reg[0]),
        .I1(j_fu_104_reg[1]),
        .I2(j_fu_104_reg[2]),
        .I3(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [1]),
        .I4(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [0]),
        .I5(\icmp_ln936_fu_211_p2_inferred__0/i__carry_0 [2]),
        .O(tmp_last_V_fu_222_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \tmp_last_V_reg_381[0]_i_1 
       (.I0(tmp_last_V_fu_222_p2),
        .I1(ap_block_pp0_stage0_11001__3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(tmp_last_V_reg_381),
        .O(\tmp_last_V_reg_381[0]_i_1_n_3 ));
  FDRE \tmp_last_V_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_381[0]_i_1_n_3 ),
        .Q(tmp_last_V_reg_381),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80BF8080)) 
    \tmp_user_V_reg_174[0]_i_1 
       (.I0(sof_fu_102),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .O(\tmp_user_V_reg_174[0]_i_1_n_3 ));
  FDRE \tmp_user_V_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_174[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    E,
    ap_clk,
    B);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .E(E),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (D,
    E,
    ap_clk,
    B);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(E),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S
   (ovrlayYUV_empty_n,
    internal_full_n_reg_0,
    bSerie_V0,
    E,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    ap_clk,
    \rSerie_V_reg[0]__0 ,
    p_reg_reg,
    mOutPtr110_out,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    internal_empty_n_reg_1,
    internal_full_n_reg_3,
    cmp2_i322_fu_630_p2,
    CO,
    \hdata_loc_0_fu_274_reg[0] ,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    \mOutPtr_reg[4]_0 );
  output ovrlayYUV_empty_n;
  output internal_full_n_reg_0;
  output bSerie_V0;
  output [0:0]E;
  output [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  input ap_clk;
  input \rSerie_V_reg[0]__0 ;
  input p_reg_reg;
  input mOutPtr110_out;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input internal_empty_n_reg_1;
  input [0:0]internal_full_n_reg_3;
  input cmp2_i322_fu_630_p2;
  input [0:0]CO;
  input \hdata_loc_0_fu_274_reg[0] ;
  input shiftReg_ce;
  input [23:0]in;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bSerie_V0;
  wire cmp2_i322_fu_630_p2;
  wire \hdata_loc_0_fu_274_reg[0] ;
  wire [23:0]in;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_3__0_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [0:0]internal_full_n_reg_3;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire [4:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire ovrlayYUV_empty_n;
  wire [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire [4:0]p_1_out;
  wire p_reg_reg;
  wire \rSerie_V_reg[0]__0 ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .in(in),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \and_ln1292_reg_3188[0]_i_3 
       (.I0(CO),
        .I1(internal_full_n_reg_0),
        .I2(p_reg_reg),
        .O(internal_full_n_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \and_ln1756_reg_746[0]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(p_reg_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bSerie_V[27]_i_1 
       (.I0(\rSerie_V_reg[0]__0 ),
        .I1(internal_full_n_reg_0),
        .I2(p_reg_reg),
        .O(bSerie_V0));
  LUT3 #(
    .INIT(8'h0B)) 
    \hdata_loc_0_fu_274[7]_i_3 
       (.I0(internal_full_n_reg_0),
        .I1(p_reg_reg),
        .I2(\hdata_loc_0_fu_274_reg[0] ),
        .O(internal_full_n_reg_2));
  LUT6 #(
    .INIT(64'h2AAA0000AAAAAAAA)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2_n_3),
        .I2(internal_empty_n_reg_0),
        .I3(Q),
        .I4(ovrlayYUV_empty_n),
        .I5(internal_empty_n_reg_1),
        .O(internal_empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr0__1),
        .I3(internal_full_n_i_3__0_n_3),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1_n_3));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    internal_full_n_i_2
       (.I0(ovrlayYUV_empty_n),
        .I1(Q),
        .I2(internal_empty_n_reg_0),
        .I3(internal_full_n_reg_0),
        .I4(p_reg_reg),
        .I5(internal_full_n_reg_3),
        .O(mOutPtr0__1));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr110_out),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hBFFF4000FFFD0002)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg
   (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    cmp2_i322_fu_630_p2,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input cmp2_i322_fu_630_p2;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire cmp2_i322_fu_630_p2;
  wire [23:0]in;
  wire [23:0]ovrlayYUV_dout;
  wire [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(ovrlayYUV_dout[8]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[0]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(ovrlayYUV_dout[18]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[10]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(ovrlayYUV_dout[19]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[11]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(ovrlayYUV_dout[20]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[12]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [12]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(ovrlayYUV_dout[21]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[13]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(ovrlayYUV_dout[22]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[14]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(ovrlayYUV_dout[23]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[15]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(ovrlayYUV_dout[0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[16]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(ovrlayYUV_dout[1]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[17]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(ovrlayYUV_dout[2]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[18]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(ovrlayYUV_dout[3]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[19]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(ovrlayYUV_dout[9]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[1]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(ovrlayYUV_dout[4]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[20]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(ovrlayYUV_dout[5]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[21]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(ovrlayYUV_dout[6]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[22]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(ovrlayYUV_dout[7]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[23]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(ovrlayYUV_dout[10]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[2]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(ovrlayYUV_dout[11]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[3]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(ovrlayYUV_dout[12]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[4]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(ovrlayYUV_dout[13]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[5]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(ovrlayYUV_dout[14]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[6]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(ovrlayYUV_dout[15]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[7]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(ovrlayYUV_dout[16]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[8]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(ovrlayYUV_dout[17]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[9]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [9]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(ovrlayYUV_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(ovrlayYUV_dout[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(ovrlayYUV_dout[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(ovrlayYUV_dout[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(ovrlayYUV_dout[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(ovrlayYUV_dout[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(ovrlayYUV_dout[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(ovrlayYUV_dout[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(ovrlayYUV_dout[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(ovrlayYUV_dout[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(ovrlayYUV_dout[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(ovrlayYUV_dout[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(ovrlayYUV_dout[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(ovrlayYUV_dout[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(ovrlayYUV_dout[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(ovrlayYUV_dout[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(ovrlayYUV_dout[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(ovrlayYUV_dout[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(ovrlayYUV_dout[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(ovrlayYUV_dout[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(ovrlayYUV_dout[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(ovrlayYUV_dout[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(ovrlayYUV_dout[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(ovrlayYUV_dout[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    \y_1_reg_1238_reg[13] ,
    \int_ZplateVerContStart_reg[15] ,
    CO,
    B,
    ap_rst_n_0,
    \icmp_ln1584_reg_3164_reg[0] ,
    ap_loop_init_int_reg_1,
    E,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    \xBar_V_loc_0_fu_290_reg[9] ,
    \x_fu_450_reg[4] ,
    ADDRARDADDR,
    \x_fu_450_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    D,
    \zonePlateVDelta_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1,
    ap_enable_reg_pp0_iter12_reg,
    \ap_CS_fsm_reg[2]_1 ,
    \icmp_ln1027_reg_3158_reg[0] ,
    ap_done_cache_reg_0,
    \xBar_V_reg[10] ,
    SR,
    ap_rst_n_inv,
    ap_done_cache_reg_1,
    ap_clk,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_reg[0] ,
    and_ln1292_reg_3188_pp0_iter4_reg,
    \zonePlateVDelta_reg[0]_0 ,
    \zonePlateVDelta_reg[15]_0 ,
    p_reg_reg,
    add_ln1298_fu_1614_p2,
    \zonePlateVDelta_reg[0]_1 ,
    Q,
    \zonePlateVDelta_reg[0]_2 ,
    \icmp_ln1050_reg_3196[0]_i_2_0 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln1584_reg_3164_reg[0]_0 ,
    \xBar_V_reg[0] ,
    \icmp_ln1584_reg_3164_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 ,
    \xBar_V_loc_0_fu_290_reg[10] ,
    \xBar_V_reg[0]_0 ,
    \xBar_V_reg[0]_1 ,
    O,
    \xBar_V_reg[1] ,
    \xBar_V_reg[10]_0 ,
    \xBar_V_reg[3] ,
    \xBar_V_reg[4] ,
    \xBar_V_reg[5] ,
    \xBar_V_reg[7] ,
    \xBar_V_reg[8] ,
    \xBar_V_reg[10]_1 ,
    p_reg_reg_0,
    \x_fu_450_reg[15]_i_4_0 ,
    \x_fu_450_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    ap_NS_fsm15_out,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_2 ,
    \zonePlateVDelta_reg[0]_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \xBar_V_loc_0_fu_290_reg[0] ,
    ap_done_reg1,
    \ap_CS_fsm_reg[2]_3 ,
    \xBar_V_loc_0_fu_290_reg[10]_1 ,
    \xBar_V_loc_0_fu_290_reg[0]_0 ,
    \xBar_V_loc_0_fu_290_reg[1] ,
    \xBar_V_loc_0_fu_290_reg[2] ,
    \xBar_V_loc_0_fu_290_reg[3] ,
    \xBar_V_loc_0_fu_290_reg[4] ,
    \xBar_V_loc_0_fu_290_reg[5] ,
    \xBar_V_loc_0_fu_290_reg[6] ,
    \xBar_V_loc_0_fu_290_reg[7] ,
    \xBar_V_loc_0_fu_290_reg[8] ,
    \xBar_V_loc_0_fu_290_reg[9]_0 ,
    \xBar_V_loc_0_fu_290_reg[10]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 );
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output \y_1_reg_1238_reg[13] ;
  output [15:0]\int_ZplateVerContStart_reg[15] ;
  output [0:0]CO;
  output [15:0]B;
  output ap_rst_n_0;
  output \icmp_ln1584_reg_3164_reg[0] ;
  output ap_loop_init_int_reg_1;
  output [0:0]E;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output [10:0]\xBar_V_loc_0_fu_290_reg[9] ;
  output \x_fu_450_reg[4] ;
  output [8:0]ADDRARDADDR;
  output [9:0]\x_fu_450_reg[10] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output [15:0]D;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  output [0:0]ap_enable_reg_pp0_iter12_reg;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [0:0]\icmp_ln1027_reg_3158_reg[0] ;
  output [1:0]ap_done_cache_reg_0;
  output [10:0]\xBar_V_reg[10] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_done_cache_reg_1;
  input ap_clk;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input \zonePlateVDelta_reg[0] ;
  input and_ln1292_reg_3188_pp0_iter4_reg;
  input \zonePlateVDelta_reg[0]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input p_reg_reg;
  input [15:0]add_ln1298_fu_1614_p2;
  input \zonePlateVDelta_reg[0]_1 ;
  input [5:0]Q;
  input \zonePlateVDelta_reg[0]_2 ;
  input \icmp_ln1050_reg_3196[0]_i_2_0 ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input \icmp_ln1584_reg_3164_reg[0]_0 ;
  input \xBar_V_reg[0] ;
  input \icmp_ln1584_reg_3164_reg[0]_1 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10] ;
  input \xBar_V_reg[0]_0 ;
  input [0:0]\xBar_V_reg[0]_1 ;
  input [0:0]O;
  input \xBar_V_reg[1] ;
  input [9:0]\xBar_V_reg[10]_0 ;
  input \xBar_V_reg[3] ;
  input \xBar_V_reg[4] ;
  input \xBar_V_reg[5] ;
  input \xBar_V_reg[7] ;
  input \xBar_V_reg[8] ;
  input \xBar_V_reg[10]_1 ;
  input [15:0]p_reg_reg_0;
  input [12:0]\x_fu_450_reg[15]_i_4_0 ;
  input [0:0]\x_fu_450_reg[0] ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  input ap_NS_fsm15_out;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[2]_2 ;
  input \zonePlateVDelta_reg[0]_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \xBar_V_loc_0_fu_290_reg[0] ;
  input ap_done_reg1;
  input [0:0]\ap_CS_fsm_reg[2]_3 ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10]_1 ;
  input \xBar_V_loc_0_fu_290_reg[0]_0 ;
  input \xBar_V_loc_0_fu_290_reg[1] ;
  input \xBar_V_loc_0_fu_290_reg[2] ;
  input \xBar_V_loc_0_fu_290_reg[3] ;
  input \xBar_V_loc_0_fu_290_reg[4] ;
  input \xBar_V_loc_0_fu_290_reg[5] ;
  input \xBar_V_loc_0_fu_290_reg[6] ;
  input \xBar_V_loc_0_fu_290_reg[7] ;
  input \xBar_V_loc_0_fu_290_reg[8] ;
  input \xBar_V_loc_0_fu_290_reg[9]_0 ;
  input \xBar_V_loc_0_fu_290_reg[10]_2 ;
  input [1:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;

  wire [8:0]ADDRARDADDR;
  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [15:0]add_ln1298_fu_1614_p2;
  wire and_ln1292_reg_3188_pp0_iter4_reg;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_cache;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter12_reg;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  wire \icmp_ln1027_reg_3158[0]_i_2_n_3 ;
  wire \icmp_ln1027_reg_3158[0]_i_3_n_3 ;
  wire [0:0]\icmp_ln1027_reg_3158_reg[0] ;
  wire \icmp_ln1050_reg_3196[0]_i_2_0 ;
  wire \icmp_ln1050_reg_3196[0]_i_5_n_3 ;
  wire \icmp_ln1584_reg_3164[0]_i_2_n_3 ;
  wire \icmp_ln1584_reg_3164[0]_i_3_n_3 ;
  wire \icmp_ln1584_reg_3164_reg[0] ;
  wire \icmp_ln1584_reg_3164_reg[0]_0 ;
  wire \icmp_ln1584_reg_3164_reg[0]_1 ;
  wire [15:0]\int_ZplateVerContStart_reg[15] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire [1:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 ;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire q0_reg_i_22_n_3;
  wire q0_reg_i_24_n_3;
  wire q1_reg_i_11_n_3;
  wire q1_reg_i_12_n_3;
  wire q1_reg_i_13_n_3;
  wire \xBar_V[10]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[0]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_4_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_6_n_3 ;
  wire \xBar_V_loc_0_fu_290[1]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[2]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[3]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[4]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[5]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[6]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[7]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[8]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[9]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290_reg[0] ;
  wire \xBar_V_loc_0_fu_290_reg[0]_0 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10] ;
  wire \xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10]_1 ;
  wire \xBar_V_loc_0_fu_290_reg[10]_2 ;
  wire \xBar_V_loc_0_fu_290_reg[1] ;
  wire \xBar_V_loc_0_fu_290_reg[2] ;
  wire \xBar_V_loc_0_fu_290_reg[3] ;
  wire \xBar_V_loc_0_fu_290_reg[4] ;
  wire \xBar_V_loc_0_fu_290_reg[5] ;
  wire \xBar_V_loc_0_fu_290_reg[6] ;
  wire \xBar_V_loc_0_fu_290_reg[7] ;
  wire \xBar_V_loc_0_fu_290_reg[8] ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[9] ;
  wire \xBar_V_loc_0_fu_290_reg[9]_0 ;
  wire \xBar_V_reg[0] ;
  wire \xBar_V_reg[0]_0 ;
  wire [0:0]\xBar_V_reg[0]_1 ;
  wire [10:0]\xBar_V_reg[10] ;
  wire [9:0]\xBar_V_reg[10]_0 ;
  wire \xBar_V_reg[10]_1 ;
  wire \xBar_V_reg[1] ;
  wire \xBar_V_reg[3] ;
  wire \xBar_V_reg[4] ;
  wire \xBar_V_reg[5] ;
  wire \xBar_V_reg[7] ;
  wire \xBar_V_reg[8] ;
  wire \x_fu_450[12]_i_2_n_3 ;
  wire \x_fu_450[12]_i_3_n_3 ;
  wire \x_fu_450[12]_i_4_n_3 ;
  wire \x_fu_450[12]_i_5_n_3 ;
  wire \x_fu_450[15]_i_11_n_3 ;
  wire \x_fu_450[15]_i_12_n_3 ;
  wire \x_fu_450[15]_i_13_n_3 ;
  wire \x_fu_450[15]_i_14_n_3 ;
  wire \x_fu_450[15]_i_5_n_3 ;
  wire \x_fu_450[15]_i_6_n_3 ;
  wire \x_fu_450[15]_i_7_n_3 ;
  wire \x_fu_450[15]_i_9_n_3 ;
  wire \x_fu_450[4]_i_2_n_3 ;
  wire \x_fu_450[4]_i_3_n_3 ;
  wire \x_fu_450[4]_i_4_n_3 ;
  wire \x_fu_450[4]_i_5_n_3 ;
  wire \x_fu_450[8]_i_2_n_3 ;
  wire \x_fu_450[8]_i_3_n_3 ;
  wire \x_fu_450[8]_i_4_n_3 ;
  wire \x_fu_450[8]_i_5_n_3 ;
  wire [0:0]\x_fu_450_reg[0] ;
  wire [9:0]\x_fu_450_reg[10] ;
  wire \x_fu_450_reg[12]_i_1_n_3 ;
  wire \x_fu_450_reg[12]_i_1_n_4 ;
  wire \x_fu_450_reg[12]_i_1_n_5 ;
  wire \x_fu_450_reg[12]_i_1_n_6 ;
  wire \x_fu_450_reg[15]_i_3_n_5 ;
  wire \x_fu_450_reg[15]_i_3_n_6 ;
  wire [12:0]\x_fu_450_reg[15]_i_4_0 ;
  wire \x_fu_450_reg[15]_i_4_n_6 ;
  wire \x_fu_450_reg[15]_i_8_n_3 ;
  wire \x_fu_450_reg[15]_i_8_n_4 ;
  wire \x_fu_450_reg[15]_i_8_n_5 ;
  wire \x_fu_450_reg[15]_i_8_n_6 ;
  wire \x_fu_450_reg[4] ;
  wire \x_fu_450_reg[4]_i_1_n_3 ;
  wire \x_fu_450_reg[4]_i_1_n_4 ;
  wire \x_fu_450_reg[4]_i_1_n_5 ;
  wire \x_fu_450_reg[4]_i_1_n_6 ;
  wire \x_fu_450_reg[8]_i_1_n_3 ;
  wire \x_fu_450_reg[8]_i_1_n_4 ;
  wire \x_fu_450_reg[8]_i_1_n_5 ;
  wire \x_fu_450_reg[8]_i_1_n_6 ;
  wire \y_1_reg_1238_reg[13] ;
  wire \zonePlateVDelta[15]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire \zonePlateVDelta_reg[0] ;
  wire \zonePlateVDelta_reg[0]_0 ;
  wire \zonePlateVDelta_reg[0]_1 ;
  wire \zonePlateVDelta_reg[0]_2 ;
  wire \zonePlateVDelta_reg[0]_3 ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [3:2]\NLW_x_fu_450_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_450_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_450_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_450_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_450_reg[15]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h45004500FFFF4500)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_reg1),
        .I1(p_reg_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[2]_2 [1]),
        .I4(\ap_CS_fsm_reg[2]_2 [0]),
        .I5(\ap_CS_fsm_reg[2]_3 ),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hF222F2F200000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(p_reg_reg),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[2]_2 [1]),
        .O(ap_done_cache_reg_0[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0A0088880A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_0),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(p_reg_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h0000FBBB)) 
    \icmp_ln1027_reg_3158[0]_i_1 
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[3]),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg),
        .I4(\icmp_ln1027_reg_3158[0]_i_2_n_3 ),
        .O(\x_fu_450_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1027_reg_3158[0]_i_2 
       (.I0(\icmp_ln1584_reg_3164[0]_i_2_n_3 ),
        .I1(B[13]),
        .I2(B[9]),
        .I3(B[15]),
        .I4(B[8]),
        .I5(\icmp_ln1027_reg_3158[0]_i_3_n_3 ),
        .O(\icmp_ln1027_reg_3158[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_3158[0]_i_3 
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_0[11]),
        .I2(p_reg_reg_0[12]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .I5(p_reg_reg_0[14]),
        .O(\icmp_ln1027_reg_3158[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1050_reg_3196[0]_i_2 
       (.I0(\icmp_ln1027_reg_3158[0]_i_2_n_3 ),
        .I1(\icmp_ln1050_reg_3196[0]_i_5_n_3 ),
        .I2(\zonePlateVDelta_reg[0]_1 ),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(\zonePlateVDelta_reg[0]_2 ),
        .O(\y_1_reg_1238_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1050_reg_3196[0]_i_5 
       (.I0(B[3]),
        .I1(\icmp_ln1050_reg_3196[0]_i_2_0 ),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\icmp_ln1050_reg_3196[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA03)) 
    \icmp_ln1584_reg_3164[0]_i_1 
       (.I0(\icmp_ln1584_reg_3164_reg[0]_0 ),
        .I1(B[3]),
        .I2(\icmp_ln1584_reg_3164[0]_i_2_n_3 ),
        .I3(\xBar_V_reg[0] ),
        .I4(CO),
        .I5(\icmp_ln1584_reg_3164_reg[0]_1 ),
        .O(\icmp_ln1584_reg_3164_reg[0] ));
  LUT6 #(
    .INIT(64'hAFFFAFFFAFFFAEEE)) 
    \icmp_ln1584_reg_3164[0]_i_2 
       (.I0(\icmp_ln1584_reg_3164[0]_i_3_n_3 ),
        .I1(p_reg_reg_0[1]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\icmp_ln1584_reg_3164[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1584_reg_3164[0]_i_3 
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_0[7]),
        .I2(p_reg_reg_0[5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg),
        .I5(p_reg_reg_0[4]),
        .O(\icmp_ln1584_reg_3164[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00D000000000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ),
        .I5(\ap_CS_fsm_reg[2]_2 [1]),
        .O(ap_enable_reg_pp0_iter12_reg));
  LUT6 #(
    .INIT(64'hAAAAAABA00000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ),
        .I1(\xBar_V_reg[0] ),
        .I2(p_reg_reg),
        .I3(CO),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I5(\ap_CS_fsm_reg[2]_2 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_11 
       (.I0(CO),
        .I1(p_reg_reg),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0444555504440444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3 
       (.I0(\xBar_V_reg[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 [0]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 [1]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_0[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_0[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_0[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_0[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_0[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \phi_mul_fu_446[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(p_reg_reg),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_loop_init_int_reg_1));
  LUT3 #(
    .INIT(8'h8F)) 
    q0_reg_i_10
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg_0[2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_11
       (.I0(p_reg_reg_0[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_12
       (.I0(p_reg_reg_0[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_13
       (.I0(p_reg_reg_0[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_14
       (.I0(p_reg_reg_0[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_15
       (.I0(p_reg_reg_0[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_16
       (.I0(p_reg_reg_0[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_17
       (.I0(p_reg_reg_0[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_18
       (.I0(p_reg_reg_0[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_19
       (.I0(p_reg_reg_0[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q0_reg_i_2
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_0[8]),
        .I2(q0_reg_i_22_n_3),
        .I3(p_reg_reg_0[7]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I5(p_reg_reg_0[9]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_20
       (.I0(p_reg_reg_0[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_21
       (.I0(p_reg_reg_0[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q0_reg_i_22
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[5]),
        .O(q0_reg_i_22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_23
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q0_reg_i_24
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[4]),
        .O(q0_reg_i_24_n_3));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q0_reg_i_3
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[7]),
        .I4(q0_reg_i_22_n_3),
        .I5(p_reg_reg_0[8]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q0_reg_i_4
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[6]),
        .I4(q0_reg_i_24_n_3),
        .I5(p_reg_reg_0[7]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q0_reg_i_5
       (.I0(B[7]),
        .I1(B[5]),
        .I2(p_reg_reg_0[2]),
        .I3(B[3]),
        .I4(B[4]),
        .I5(B[6]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q0_reg_i_6
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[5]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q0_reg_i_7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[4]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hF999F555)) 
    q0_reg_i_8
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[3]),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg),
        .I4(p_reg_reg_0[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h152A)) 
    q0_reg_i_9
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[2]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q1_reg_i_1
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[8]),
        .I4(q1_reg_i_11_n_3),
        .I5(p_reg_reg_0[9]),
        .O(\x_fu_450_reg[10] [9]));
  LUT3 #(
    .INIT(8'h8F)) 
    q1_reg_i_10
       (.I0(p_reg_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg_0[1]),
        .O(\x_fu_450_reg[10] [0]));
  LUT6 #(
    .INIT(64'hC0C0C0D5D5D5D5D5)) 
    q1_reg_i_11
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[5]),
        .I4(q1_reg_i_13_n_3),
        .I5(p_reg_reg_0[6]),
        .O(q1_reg_i_11_n_3));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q1_reg_i_12
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(q1_reg_i_12_n_3));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q1_reg_i_13
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[3]),
        .O(q1_reg_i_13_n_3));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q1_reg_i_2
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_0[7]),
        .I2(q1_reg_i_12_n_3),
        .I3(p_reg_reg_0[6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I5(p_reg_reg_0[8]),
        .O(\x_fu_450_reg[10] [8]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q1_reg_i_3
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[6]),
        .I4(q1_reg_i_12_n_3),
        .I5(p_reg_reg_0[7]),
        .O(\x_fu_450_reg[10] [7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q1_reg_i_4
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[5]),
        .I4(q1_reg_i_13_n_3),
        .I5(p_reg_reg_0[6]),
        .O(\x_fu_450_reg[10] [6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q1_reg_i_5
       (.I0(B[6]),
        .I1(B[4]),
        .I2(p_reg_reg_0[2]),
        .I3(B[1]),
        .I4(B[3]),
        .I5(B[5]),
        .O(\x_fu_450_reg[10] [5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q1_reg_i_6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\x_fu_450_reg[10] [4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q1_reg_i_7
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[3]),
        .O(\x_fu_450_reg[10] [3]));
  LUT5 #(
    .INIT(32'hF999F555)) 
    q1_reg_i_8
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_0[1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg),
        .I4(p_reg_reg_0[2]),
        .O(\x_fu_450_reg[10] [2]));
  LUT4 #(
    .INIT(16'h152A)) 
    q1_reg_i_9
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[2]),
        .O(\x_fu_450_reg[10] [1]));
  LUT6 #(
    .INIT(64'hCCCCC4CC00000400)) 
    \xBar_V[0]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I1(\xBar_V[10]_i_3_n_3 ),
        .I2(\xBar_V_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xBar_V_reg[0]_1 ),
        .I5(O),
        .O(\xBar_V_loc_0_fu_290_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0000007500000000)) 
    \xBar_V[10]_i_1 
       (.I0(\xBar_V[10]_i_3_n_3 ),
        .I1(\xBar_V_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xBar_V_reg[0] ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I5(\ap_CS_fsm_reg[2]_2 [1]),
        .O(\icmp_ln1027_reg_3158_reg[0] ));
  LUT6 #(
    .INIT(64'h7800FF0078000000)) 
    \xBar_V[10]_i_2 
       (.I0(\xBar_V_reg[10]_1 ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [10]),
        .I3(\xBar_V[10]_i_3_n_3 ),
        .I4(\xBar_V_reg[1] ),
        .I5(\xBar_V_reg[10]_0 [9]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \xBar_V[10]_i_3 
       (.I0(CO),
        .I1(p_reg_reg),
        .I2(\x_fu_450_reg[4] ),
        .O(\xBar_V[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h60F06000)) 
    \xBar_V[1]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [0]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [1]));
  LUT6 #(
    .INIT(64'h7800FF0078000000)) 
    \xBar_V[2]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [2]),
        .I3(\xBar_V[10]_i_3_n_3 ),
        .I4(\xBar_V_reg[1] ),
        .I5(\xBar_V_reg[10]_0 [1]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [2]));
  LUT5 #(
    .INIT(32'h90F09000)) 
    \xBar_V[3]_i_1 
       (.I0(\xBar_V_reg[3] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [3]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [2]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [3]));
  LUT5 #(
    .INIT(32'h90F09000)) 
    \xBar_V[4]_i_1 
       (.I0(\xBar_V_reg[4] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [4]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [3]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [4]));
  LUT5 #(
    .INIT(32'h90F09000)) 
    \xBar_V[5]_i_1 
       (.I0(\xBar_V_reg[5] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [5]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [4]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [5]));
  LUT5 #(
    .INIT(32'h90F09000)) 
    \xBar_V[6]_i_1 
       (.I0(\xBar_V_reg[7] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [5]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [6]));
  LUT6 #(
    .INIT(64'hB400FF00B4000000)) 
    \xBar_V[7]_i_1 
       (.I0(\xBar_V_reg[7] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [7]),
        .I3(\xBar_V[10]_i_3_n_3 ),
        .I4(\xBar_V_reg[1] ),
        .I5(\xBar_V_reg[10]_0 [6]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [7]));
  LUT5 #(
    .INIT(32'h90F09000)) 
    \xBar_V[8]_i_1 
       (.I0(\xBar_V_reg[8] ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [8]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [7]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [8]));
  LUT5 #(
    .INIT(32'h60F06000)) 
    \xBar_V[9]_i_1 
       (.I0(\xBar_V_reg[10]_1 ),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I2(\xBar_V[10]_i_3_n_3 ),
        .I3(\xBar_V_reg[1] ),
        .I4(\xBar_V_reg[10]_0 [8]),
        .O(\xBar_V_loc_0_fu_290_reg[9] [9]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[0]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[0]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .O(\xBar_V_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00F7F7F7)) 
    \xBar_V_loc_0_fu_290[0]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I4(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    \xBar_V_loc_0_fu_290[10]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0] ),
        .I3(\xBar_V[10]_i_3_n_3 ),
        .I4(\ap_CS_fsm_reg[2]_2 [1]),
        .I5(ap_NS_fsm15_out),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[10]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [10]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [10]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[10]_i_4_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_2 ),
        .O(\xBar_V_reg[10] [10]));
  LUT6 #(
    .INIT(64'h0770707077777777)) 
    \xBar_V_loc_0_fu_290[10]_i_4 
       (.I0(\x_fu_450_reg[4] ),
        .I1(\xBar_V_loc_0_fu_290[10]_i_6_n_3 ),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [10]),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I4(\xBar_V_reg[10]_1 ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V_loc_0_fu_290[10]_i_6 
       (.I0(p_reg_reg),
        .I1(CO),
        .O(\xBar_V_loc_0_fu_290[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[1]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[1]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[1] ),
        .O(\xBar_V_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00F7F700F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[1]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I4(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[2]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [2]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[2]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[2] ),
        .O(\xBar_V_reg[10] [2]));
  LUT6 #(
    .INIT(64'h0770707077777777)) 
    \xBar_V_loc_0_fu_290[2]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(\xBar_V_loc_0_fu_290[10]_i_6_n_3 ),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [2]),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I4(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[3]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [3]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[3]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[3] ),
        .O(\xBar_V_reg[10] [3]));
  LUT6 #(
    .INIT(64'hF70000F7F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[3]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [3]),
        .I4(\xBar_V_reg[3] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[4]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [4]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[4]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[4] ),
        .O(\xBar_V_reg[10] [4]));
  LUT6 #(
    .INIT(64'hF70000F7F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[4]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [4]),
        .I4(\xBar_V_reg[4] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[5]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [5]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[5]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[5] ),
        .O(\xBar_V_reg[10] [5]));
  LUT6 #(
    .INIT(64'hF70000F7F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[5]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [5]),
        .I4(\xBar_V_reg[5] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[6]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[6]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[6] ),
        .O(\xBar_V_reg[10] [6]));
  LUT6 #(
    .INIT(64'hF70000F7F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[6]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I4(\xBar_V_reg[7] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[7]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [7]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[7]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[7] ),
        .O(\xBar_V_reg[10] [7]));
  LUT6 #(
    .INIT(64'h7070077077777777)) 
    \xBar_V_loc_0_fu_290[7]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(\xBar_V_loc_0_fu_290[10]_i_6_n_3 ),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [7]),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I4(\xBar_V_reg[7] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[8]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [8]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [8]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[8]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[8] ),
        .O(\xBar_V_reg[10] [8]));
  LUT6 #(
    .INIT(64'hF70000F7F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[8]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [8]),
        .I4(\xBar_V_reg[8] ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \xBar_V_loc_0_fu_290[9]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [9]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_290[9]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[9]_0 ),
        .O(\xBar_V_reg[10] [9]));
  LUT6 #(
    .INIT(64'h00F7F700F7F7F7F7)) 
    \xBar_V_loc_0_fu_290[9]_i_2 
       (.I0(\x_fu_450_reg[4] ),
        .I1(p_reg_reg),
        .I2(CO),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I4(\xBar_V_reg[10]_1 ),
        .I5(\xBar_V_reg[1] ),
        .O(\xBar_V_loc_0_fu_290[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_450[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(p_reg_reg_0[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_2 
       (.I0(p_reg_reg_0[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_3 
       (.I0(p_reg_reg_0[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_4 
       (.I0(p_reg_reg_0[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_5 
       (.I0(p_reg_reg_0[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \x_fu_450[15]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_11 
       (.I0(B[9]),
        .I1(\x_fu_450_reg[15]_i_4_0 [9]),
        .I2(\x_fu_450_reg[15]_i_4_0 [10]),
        .I3(B[10]),
        .I4(\x_fu_450_reg[15]_i_4_0 [11]),
        .I5(B[11]),
        .O(\x_fu_450[15]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_12 
       (.I0(B[8]),
        .I1(\x_fu_450_reg[15]_i_4_0 [8]),
        .I2(\x_fu_450_reg[15]_i_4_0 [6]),
        .I3(B[6]),
        .I4(\x_fu_450_reg[15]_i_4_0 [7]),
        .I5(B[7]),
        .O(\x_fu_450[15]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_13 
       (.I0(B[4]),
        .I1(\x_fu_450_reg[15]_i_4_0 [4]),
        .I2(\x_fu_450_reg[15]_i_4_0 [5]),
        .I3(B[5]),
        .I4(\x_fu_450_reg[15]_i_4_0 [3]),
        .I5(B[3]),
        .O(\x_fu_450[15]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_14 
       (.I0(B[2]),
        .I1(\x_fu_450_reg[15]_i_4_0 [2]),
        .I2(\x_fu_450_reg[15]_i_4_0 [0]),
        .I3(B[0]),
        .I4(\x_fu_450_reg[15]_i_4_0 [1]),
        .I5(B[1]),
        .O(\x_fu_450[15]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \x_fu_450[15]_i_2 
       (.I0(CO),
        .I1(p_reg_reg),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_5 
       (.I0(p_reg_reg_0[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_6 
       (.I0(p_reg_reg_0[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_7 
       (.I0(p_reg_reg_0[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[15]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6A55)) 
    \x_fu_450[15]_i_9 
       (.I0(\x_fu_450_reg[15]_i_4_0 [12]),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(p_reg_reg_0[15]),
        .O(\x_fu_450[15]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_2 
       (.I0(p_reg_reg_0[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_3 
       (.I0(p_reg_reg_0[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_4 
       (.I0(p_reg_reg_0[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_5 
       (.I0(p_reg_reg_0[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_2 
       (.I0(p_reg_reg_0[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_3 
       (.I0(p_reg_reg_0[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_4 
       (.I0(p_reg_reg_0[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_5 
       (.I0(p_reg_reg_0[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(p_reg_reg),
        .O(\x_fu_450[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[12]_i_1 
       (.CI(\x_fu_450_reg[8]_i_1_n_3 ),
        .CO({\x_fu_450_reg[12]_i_1_n_3 ,\x_fu_450_reg[12]_i_1_n_4 ,\x_fu_450_reg[12]_i_1_n_5 ,\x_fu_450_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({\x_fu_450[12]_i_2_n_3 ,\x_fu_450[12]_i_3_n_3 ,\x_fu_450[12]_i_4_n_3 ,\x_fu_450[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[15]_i_3 
       (.CI(\x_fu_450_reg[12]_i_1_n_3 ),
        .CO({\NLW_x_fu_450_reg[15]_i_3_CO_UNCONNECTED [3:2],\x_fu_450_reg[15]_i_3_n_5 ,\x_fu_450_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_450_reg[15]_i_3_O_UNCONNECTED [3],D[15:13]}),
        .S({1'b0,\x_fu_450[15]_i_5_n_3 ,\x_fu_450[15]_i_6_n_3 ,\x_fu_450[15]_i_7_n_3 }));
  CARRY4 \x_fu_450_reg[15]_i_4 
       (.CI(\x_fu_450_reg[15]_i_8_n_3 ),
        .CO({\NLW_x_fu_450_reg[15]_i_4_CO_UNCONNECTED [3:2],CO,\x_fu_450_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_fu_450_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\x_fu_450[15]_i_9_n_3 ,\x_fu_450_reg[0] }));
  CARRY4 \x_fu_450_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\x_fu_450_reg[15]_i_8_n_3 ,\x_fu_450_reg[15]_i_8_n_4 ,\x_fu_450_reg[15]_i_8_n_5 ,\x_fu_450_reg[15]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_fu_450_reg[15]_i_8_O_UNCONNECTED [3:0]),
        .S({\x_fu_450[15]_i_11_n_3 ,\x_fu_450[15]_i_12_n_3 ,\x_fu_450[15]_i_13_n_3 ,\x_fu_450[15]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_450_reg[4]_i_1_n_3 ,\x_fu_450_reg[4]_i_1_n_4 ,\x_fu_450_reg[4]_i_1_n_5 ,\x_fu_450_reg[4]_i_1_n_6 }),
        .CYINIT(B[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\x_fu_450[4]_i_2_n_3 ,\x_fu_450[4]_i_3_n_3 ,\x_fu_450[4]_i_4_n_3 ,\x_fu_450[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[8]_i_1 
       (.CI(\x_fu_450_reg[4]_i_1_n_3 ),
        .CO({\x_fu_450_reg[8]_i_1_n_3 ,\x_fu_450_reg[8]_i_1_n_4 ,\x_fu_450_reg[8]_i_1_n_5 ,\x_fu_450_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\x_fu_450[8]_i_2_n_3 ,\x_fu_450[8]_i_3_n_3 ,\x_fu_450[8]_i_4_n_3 ,\x_fu_450[8]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [0]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[0]),
        .O(\int_ZplateVerContStart_reg[15] [0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[10]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [10]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[10]),
        .O(\int_ZplateVerContStart_reg[15] [10]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[11]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [11]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[11]),
        .O(\int_ZplateVerContStart_reg[15] [11]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[12]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [12]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[12]),
        .O(\int_ZplateVerContStart_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[13]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [13]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[13]),
        .O(\int_ZplateVerContStart_reg[15] [13]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[14]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [14]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[14]),
        .O(\int_ZplateVerContStart_reg[15] [14]));
  LUT6 #(
    .INIT(64'h8888A88800000000)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_2 [1]),
        .I1(\zonePlateVDelta[15]_i_3_n_3 ),
        .I2(\zonePlateVDelta_reg[0]_0 ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zonePlateVDelta_reg[0] ),
        .I5(\zonePlateVDelta_reg[0]_3 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[15]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_0 [15]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[15]),
        .O(\int_ZplateVerContStart_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(\y_1_reg_1238_reg[13] ),
        .I1(CO),
        .I2(p_reg_reg),
        .O(\zonePlateVDelta[15]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[1]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [1]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[1]),
        .O(\int_ZplateVerContStart_reg[15] [1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[2]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [2]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[2]),
        .O(\int_ZplateVerContStart_reg[15] [2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[3]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [3]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[3]),
        .O(\int_ZplateVerContStart_reg[15] [3]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[4]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [4]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[4]),
        .O(\int_ZplateVerContStart_reg[15] [4]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[5]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [5]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[5]),
        .O(\int_ZplateVerContStart_reg[15] [5]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[6]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [6]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[6]),
        .O(\int_ZplateVerContStart_reg[15] [6]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[7]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [7]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[7]),
        .O(\int_ZplateVerContStart_reg[15] [7]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[8]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [8]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[8]),
        .O(\int_ZplateVerContStart_reg[15] [8]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \zonePlateVDelta[9]_i_1 
       (.I0(\zonePlateVDelta_reg[15]_0 [9]),
        .I1(\y_1_reg_1238_reg[13] ),
        .I2(CO),
        .I3(p_reg_reg),
        .I4(add_ln1298_fu_1614_p2[9]),
        .O(\int_ZplateVerContStart_reg[15] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[0]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [0]),
        .O(\zonePlateVDelta_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[10]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [10]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [10]),
        .O(\zonePlateVDelta_reg[15] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[11]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [11]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [11]),
        .O(\zonePlateVDelta_reg[15] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[12]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [12]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [12]),
        .O(\zonePlateVDelta_reg[15] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[13]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [13]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [13]),
        .O(\zonePlateVDelta_reg[15] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[14]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [14]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [14]),
        .O(\zonePlateVDelta_reg[15] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100000)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .I1(\xBar_V_reg[0] ),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .I3(\zonePlateVDelta[15]_i_3_n_3 ),
        .I4(\ap_CS_fsm_reg[2]_2 [1]),
        .I5(ap_NS_fsm15_out),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [15]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [15]),
        .O(\zonePlateVDelta_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAAAAEFFFEFFFEFFF)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_4 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(\zonePlateVDelta_reg[0]_0 ),
        .I4(\y_1_reg_1238_reg[13] ),
        .I5(\xBar_V_loc_0_fu_290[10]_i_6_n_3 ),
        .O(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[1]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [1]),
        .O(\zonePlateVDelta_reg[15] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[2]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [2]),
        .O(\zonePlateVDelta_reg[15] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[3]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [3]),
        .O(\zonePlateVDelta_reg[15] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[4]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [4]),
        .O(\zonePlateVDelta_reg[15] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[5]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [5]),
        .O(\zonePlateVDelta_reg[15] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[6]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [6]),
        .O(\zonePlateVDelta_reg[15] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[7]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [7]),
        .O(\zonePlateVDelta_reg[15] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[8]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [8]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [8]),
        .O(\zonePlateVDelta_reg[15] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVDelta_loc_0_fu_282[9]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] [9]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .I3(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .I4(\int_ZplateVerContStart_reg[15] [9]),
        .O(\zonePlateVDelta_reg[15] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (sel,
    E,
    ap_clk,
    B,
    p,
    p_0,
    phi_mul_fu_446_reg,
    p_1);
  output [10:0]sel;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]p;
  input [15:0]p_0;
  input [0:0]phi_mul_fu_446_reg;
  input [14:0]p_1;

  wire [15:0]B;
  wire [0:0]E;
  wire ap_clk;
  wire [15:0]p;
  wire [15:0]p_0;
  wire [14:0]p_1;
  wire [0:0]phi_mul_fu_446_reg;
  wire [10:0]sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U
       (.B(B),
        .E(E),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .phi_mul_fu_446_reg(phi_mul_fu_446_reg),
        .sel(sel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6
   (sel,
    E,
    ap_clk,
    B,
    p_0,
    p_1,
    phi_mul_fu_446_reg,
    p_2);
  output [10:0]sel;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]p_0;
  input [15:0]p_1;
  input [0:0]phi_mul_fu_446_reg;
  input [14:0]p_2;

  wire [15:0]B;
  wire [0:0]E;
  wire ap_clk;
  wire [15:0]p_0;
  wire [15:0]p_1;
  wire [14:0]p_2;
  wire p_i_17_n_10;
  wire p_i_17_n_4;
  wire p_i_17_n_5;
  wire p_i_17_n_6;
  wire p_i_17_n_7;
  wire p_i_17_n_8;
  wire p_i_17_n_9;
  wire p_i_18_n_10;
  wire p_i_18_n_3;
  wire p_i_18_n_4;
  wire p_i_18_n_5;
  wire p_i_18_n_6;
  wire p_i_18_n_7;
  wire p_i_18_n_8;
  wire p_i_18_n_9;
  wire p_i_19_n_10;
  wire p_i_19_n_3;
  wire p_i_19_n_4;
  wire p_i_19_n_5;
  wire p_i_19_n_6;
  wire p_i_19_n_7;
  wire p_i_19_n_8;
  wire p_i_19_n_9;
  wire p_i_20_n_10;
  wire p_i_20_n_3;
  wire p_i_20_n_4;
  wire p_i_20_n_5;
  wire p_i_20_n_6;
  wire p_i_20_n_7;
  wire p_i_20_n_8;
  wire p_i_20_n_9;
  wire p_i_21_n_3;
  wire p_i_22_n_3;
  wire p_i_23_n_3;
  wire p_i_24_n_3;
  wire p_i_25_n_3;
  wire p_i_26_n_3;
  wire p_i_27_n_3;
  wire p_i_28_n_3;
  wire p_i_29_n_3;
  wire p_i_30_n_3;
  wire p_i_31_n_3;
  wire p_i_32_n_3;
  wire p_i_33_n_3;
  wire p_i_34_n_3;
  wire p_i_35_n_3;
  wire p_i_36_n_3;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [0:0]phi_mul_fu_446_reg;
  wire [10:0]sel;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_i_17_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_17_n_7,p_i_17_n_8,p_i_17_n_9,p_i_17_n_10,p_i_18_n_7,p_i_18_n_8,p_i_18_n_9,p_i_18_n_10,p_i_19_n_7,p_i_19_n_8,p_i_19_n_9,p_i_19_n_10,p_i_20_n_7,p_i_20_n_8,p_i_20_n_9,p_i_20_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],sel,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_i_17
       (.CI(p_i_18_n_3),
        .CO({NLW_p_i_17_CO_UNCONNECTED[3],p_i_17_n_4,p_i_17_n_5,p_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,p_2[14:12]}),
        .O({p_i_17_n_7,p_i_17_n_8,p_i_17_n_9,p_i_17_n_10}),
        .S({p_i_21_n_3,p_i_22_n_3,p_i_23_n_3,p_i_24_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_i_18
       (.CI(p_i_19_n_3),
        .CO({p_i_18_n_3,p_i_18_n_4,p_i_18_n_5,p_i_18_n_6}),
        .CYINIT(1'b0),
        .DI(p_2[11:8]),
        .O({p_i_18_n_7,p_i_18_n_8,p_i_18_n_9,p_i_18_n_10}),
        .S({p_i_25_n_3,p_i_26_n_3,p_i_27_n_3,p_i_28_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_i_19
       (.CI(p_i_20_n_3),
        .CO({p_i_19_n_3,p_i_19_n_4,p_i_19_n_5,p_i_19_n_6}),
        .CYINIT(1'b0),
        .DI(p_2[7:4]),
        .O({p_i_19_n_7,p_i_19_n_8,p_i_19_n_9,p_i_19_n_10}),
        .S({p_i_29_n_3,p_i_30_n_3,p_i_31_n_3,p_i_32_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_i_20
       (.CI(1'b0),
        .CO({p_i_20_n_3,p_i_20_n_4,p_i_20_n_5,p_i_20_n_6}),
        .CYINIT(1'b0),
        .DI(p_2[3:0]),
        .O({p_i_20_n_7,p_i_20_n_8,p_i_20_n_9,p_i_20_n_10}),
        .S({p_i_33_n_3,p_i_34_n_3,p_i_35_n_3,p_i_36_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21
       (.I0(p_1[15]),
        .I1(phi_mul_fu_446_reg),
        .O(p_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22
       (.I0(p_2[14]),
        .I1(p_1[14]),
        .O(p_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23
       (.I0(p_2[13]),
        .I1(p_1[13]),
        .O(p_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24
       (.I0(p_2[12]),
        .I1(p_1[12]),
        .O(p_i_24_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25
       (.I0(p_2[11]),
        .I1(p_1[11]),
        .O(p_i_25_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26
       (.I0(p_2[10]),
        .I1(p_1[10]),
        .O(p_i_26_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_27
       (.I0(p_2[9]),
        .I1(p_1[9]),
        .O(p_i_27_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28
       (.I0(p_2[8]),
        .I1(p_1[8]),
        .O(p_i_28_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_29
       (.I0(p_2[7]),
        .I1(p_1[7]),
        .O(p_i_29_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30
       (.I0(p_2[6]),
        .I1(p_1[6]),
        .O(p_i_30_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_31
       (.I0(p_2[5]),
        .I1(p_1[5]),
        .O(p_i_31_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_32
       (.I0(p_2[4]),
        .I1(p_1[4]),
        .O(p_i_32_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_33
       (.I0(p_2[3]),
        .I1(p_1[3]),
        .O(p_i_33_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_34
       (.I0(p_2[2]),
        .I1(p_1[2]),
        .O(p_i_34_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_35
       (.I0(p_2[1]),
        .I1(p_1[1]),
        .O(p_i_35_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_36
       (.I0(p_2[0]),
        .I1(p_1[0]),
        .O(p_i_36_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
   (\rampStart_load_reg_1217_reg[0] ,
    \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ,
    \or_ln1592_2_reg_1266_reg[0] ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \b_reg_3211_pp0_iter10_reg_reg[3]__0 ,
    \bSerie_V_reg[25] ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[7]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[1]__0 ,
    E,
    ap_clk,
    Q,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    cmp2_i322_fu_630_p2,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ,
    select_ln1584_fu_1911_p3,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    g_2_reg_3269_pp0_iter10_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ,
    icmp_ln1584_reg_3164_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ,
    b_reg_3211_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    add_ln1259_reg_3251_pp0_iter10_reg);
  output [0:0]\rampStart_load_reg_1217_reg[0] ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  output \or_ln1592_2_reg_1266_reg[0] ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  output \bSerie_V_reg[25] ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input cmp2_i322_fu_630_p2;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  input [2:0]select_ln1584_fu_1911_p3;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input [3:0]g_2_reg_3269_pp0_iter10_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ;
  input [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ;
  input icmp_ln1584_reg_3164_pp0_iter10_reg;
  input [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ;
  input [7:0]b_reg_3211_pp0_iter10_reg;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input [15:0]add_ln1259_reg_3251_pp0_iter10_reg;

  wire [0:0]E;
  wire [7:0]Q;
  wire [15:0]add_ln1259_reg_3251_pp0_iter10_reg;
  wire ap_clk;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[25] ;
  wire [7:0]b_reg_3211_pp0_iter10_reg;
  wire \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  wire cmp2_i322_fu_630_p2;
  wire [3:0]g_2_reg_3269_pp0_iter10_reg;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ;
  wire icmp_ln1584_reg_3164_pp0_iter10_reg;
  wire \or_ln1592_2_reg_1266_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ;
  wire [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ;
  wire [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire [0:0]\rampStart_load_reg_1217_reg[0] ;
  wire [2:0]select_ln1584_fu_1911_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U
       (.E(E),
        .Q(Q),
        .add_ln1259_reg_3251_pp0_iter10_reg(add_ln1259_reg_3251_pp0_iter10_reg),
        .ap_clk(ap_clk),
        .\bSerie_V_reg[23] (\bSerie_V_reg[23] ),
        .\bSerie_V_reg[24] (\bSerie_V_reg[24] ),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25] ),
        .b_reg_3211_pp0_iter10_reg(b_reg_3211_pp0_iter10_reg),
        .\b_reg_3211_pp0_iter10_reg_reg[1]__0 (\b_reg_3211_pp0_iter10_reg_reg[1]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[3]__0 (\b_reg_3211_pp0_iter10_reg_reg[3]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[7]__0 (\b_reg_3211_pp0_iter10_reg_reg[7]__0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .g_2_reg_3269_pp0_iter10_reg(g_2_reg_3269_pp0_iter10_reg),
        .\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[7]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ),
        .icmp_ln1584_reg_3164_pp0_iter10_reg(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .\or_ln1592_2_reg_1266_reg[0] (\or_ln1592_2_reg_1266_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 (\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 (\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 (\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 (\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\rampStart_load_reg_1217_reg[0] (\rampStart_load_reg_1217_reg[0] ),
        .select_ln1584_fu_1911_p3(select_ln1584_fu_1911_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7
   (\rampStart_load_reg_1217_reg[0] ,
    \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ,
    \or_ln1592_2_reg_1266_reg[0] ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \b_reg_3211_pp0_iter10_reg_reg[3]__0 ,
    \bSerie_V_reg[25] ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[7]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[1]__0 ,
    E,
    ap_clk,
    Q,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    cmp2_i322_fu_630_p2,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ,
    select_ln1584_fu_1911_p3,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    g_2_reg_3269_pp0_iter10_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ,
    icmp_ln1584_reg_3164_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ,
    b_reg_3211_pp0_iter10_reg,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    add_ln1259_reg_3251_pp0_iter10_reg);
  output [0:0]\rampStart_load_reg_1217_reg[0] ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  output \or_ln1592_2_reg_1266_reg[0] ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  output \bSerie_V_reg[25] ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input cmp2_i322_fu_630_p2;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  input [2:0]select_ln1584_fu_1911_p3;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input [3:0]g_2_reg_3269_pp0_iter10_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ;
  input [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ;
  input icmp_ln1584_reg_3164_pp0_iter10_reg;
  input [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ;
  input [7:0]b_reg_3211_pp0_iter10_reg;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input [15:0]add_ln1259_reg_3251_pp0_iter10_reg;

  wire [0:0]E;
  wire [7:0]Q;
  wire [16:16]add_ln1259_2_fu_2336_p2;
  wire [15:8]add_ln1259_3_fu_2332_p2;
  wire [15:0]add_ln1259_reg_3251_pp0_iter10_reg;
  wire ap_clk;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[25] ;
  wire [7:0]b_reg_3211_pp0_iter10_reg;
  wire \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  wire cmp2_i322_fu_630_p2;
  wire [3:0]g_2_reg_3269_pp0_iter10_reg;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ;
  wire icmp_ln1584_reg_3164_pp0_iter10_reg;
  wire \or_ln1592_2_reg_1266_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_18_n_3 ;
  wire [0:0]\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_28_n_3 ;
  wire [3:0]\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_24_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_25_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_26_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_27_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_32_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_33_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_34_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_35_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_37_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_38_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_39_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_40_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_42_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_43_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_44_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_45_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_47_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_48_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_49_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_50_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_52_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_53_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_54_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_55_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_56_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_57_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_58_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_59_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_60_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_61_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_62_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_63_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_6 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]\rampStart_load_reg_1217_reg[0] ;
  wire [2:0]select_ln1584_fu_1911_p3;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8F8F8F8F808F8080)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .O(\rampStart_load_reg_1217_reg[0] ));
  LUT6 #(
    .INIT(64'h000000000000A8AA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .I3(select_ln1584_fu_1911_p3[0]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 ),
        .I1(g_2_reg_3269_pp0_iter10_reg[0]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFA0C0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_6 
       (.I0(g_2_reg_3269_pp0_iter10_reg[1]),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_18_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .O(\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .I1(g_2_reg_3269_pp0_iter10_reg[2]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_28_n_3 ),
        .O(\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16 
       (.I0(add_ln1259_2_fu_2336_p2),
        .I1(add_ln1259_3_fu_2332_p2[13]),
        .I2(b_reg_3211_pp0_iter10_reg[5]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16 
       (.I0(add_ln1259_2_fu_2336_p2),
        .I1(add_ln1259_3_fu_2332_p2[14]),
        .I2(b_reg_3211_pp0_iter10_reg[6]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_12 
       (.I0(\b_reg_3211_pp0_iter10_reg_reg[7]__0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .I3(g_2_reg_3269_pp0_iter10_reg[3]),
        .O(\g_2_reg_3269_pp0_iter10_reg_reg[7]__0 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_15 
       (.I0(add_ln1259_2_fu_2336_p2),
        .I1(add_ln1259_3_fu_2332_p2[8]),
        .I2(b_reg_3211_pp0_iter10_reg[0]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_15_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 [0]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ),
        .O(\or_ln1592_2_reg_1266_reg[0] ));
  LUT5 #(
    .INIT(32'hFE0E0000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_12 
       (.I0(add_ln1259_3_fu_2332_p2[9]),
        .I1(add_ln1259_2_fu_2336_p2),
        .I2(cmp2_i322_fu_630_p2),
        .I3(b_reg_3211_pp0_iter10_reg[1]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .O(\b_reg_3211_pp0_iter10_reg_reg[1]__0 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_18 
       (.I0(add_ln1259_2_fu_2336_p2),
        .I1(add_ln1259_3_fu_2332_p2[10]),
        .I2(b_reg_3211_pp0_iter10_reg[2]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_9 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ),
        .I1(select_ln1584_fu_1911_p3[1]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 [1]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_18_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .O(\bSerie_V_reg[23] ));
  LUT5 #(
    .INIT(32'hFE0E0000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11 
       (.I0(add_ln1259_3_fu_2332_p2[11]),
        .I1(add_ln1259_2_fu_2336_p2),
        .I2(cmp2_i322_fu_630_p2),
        .I3(b_reg_3211_pp0_iter10_reg[3]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .O(\b_reg_3211_pp0_iter10_reg_reg[3]__0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_8 
       (.I0(\b_reg_3211_pp0_iter10_reg_reg[3]__0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 [2]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ),
        .O(\bSerie_V_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 ),
        .I1(select_ln1584_fu_1911_p3[2]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 [3]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_28_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .O(\bSerie_V_reg[25] ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_28 
       (.I0(add_ln1259_2_fu_2336_p2),
        .I1(add_ln1259_3_fu_2332_p2[12]),
        .I2(b_reg_3211_pp0_iter10_reg[4]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hEEEE2222CCC0CCC0)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_13 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I2(add_ln1259_2_fu_2336_p2),
        .I3(add_ln1259_3_fu_2332_p2[13]),
        .I4(b_reg_3211_pp0_iter10_reg[5]),
        .I5(cmp2_i322_fu_630_p2),
        .O(\b_reg_3211_pp0_iter10_reg_reg[5]__0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_24 
       (.I0(add_ln1259_reg_3251_pp0_iter10_reg[15]),
        .I1(p_reg_reg_n_93),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_25 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[14]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_26 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[13]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_27 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[12]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hEEEE2222CCC0CCC0)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I2(add_ln1259_2_fu_2336_p2),
        .I3(add_ln1259_3_fu_2332_p2[14]),
        .I4(b_reg_3211_pp0_iter10_reg[6]),
        .I5(cmp2_i322_fu_630_p2),
        .O(\b_reg_3211_pp0_iter10_reg_reg[6]__0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_32 
       (.I0(add_ln1259_reg_3251_pp0_iter10_reg[15]),
        .I1(p_reg_reg_n_93),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_33 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[14]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_34 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[13]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_35 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[12]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_37 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[11]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_38 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[10]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_39 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[9]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_40 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[8]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_42 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[11]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_42_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_43 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[10]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_44 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[9]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_44_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_45 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[8]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_47 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[7]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_48 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[6]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_48_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_49 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[5]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_50 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[4]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_52 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[7]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_53 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[6]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_54 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[5]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_55 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[4]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_56 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[3]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_57 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[2]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_58 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_59 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_59_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_60 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[3]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_61 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[2]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_62 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_63 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_3251_pp0_iter10_reg[0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_63_n_3 ));
  LUT5 #(
    .INIT(32'hAAA800A8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_20 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(add_ln1259_2_fu_2336_p2),
        .I2(add_ln1259_3_fu_2332_p2[15]),
        .I3(cmp2_i322_fu_630_p2),
        .I4(b_reg_3211_pp0_iter10_reg[7]),
        .O(\b_reg_3211_pp0_iter10_reg_reg[7]__0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_10 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_3 ),
        .CO(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_10_O_UNCONNECTED [3:1],add_ln1259_2_fu_2336_p2}),
        .S({1'b0,1'b0,1'b0,add_ln1259_reg_3251_pp0_iter10_reg[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_3 ),
        .CO({\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_CO_UNCONNECTED [3],\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(add_ln1259_3_fu_2332_p2[15:12]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_24_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_25_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_26_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln1259_reg_3251_pp0_iter10_reg[15],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_22_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_32_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_33_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_34_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_35_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(add_ln1259_3_fu_2332_p2[11:8]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_37_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_38_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_39_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_40_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_31_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_42_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_43_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_44_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_45_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_36_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_47_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_48_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_49_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_50_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_41_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_52_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_53_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_54_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_55_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46 
       (.CI(1'b0),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_46_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_56_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_57_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_58_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_59_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51 
       (.CI(1'b0),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_i_51_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_60_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_61_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_62_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_63_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
   (P,
    E,
    ap_clk,
    A);
  output [14:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1
   (P,
    E,
    ap_clk,
    A);
  output [14:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
   (add_ln1258_2_fu_1524_p2__0,
    p_reg_reg,
    p_59_in,
    E,
    ap_clk,
    A,
    PCOUT,
    zext_ln1258_fu_1517_p1);
  output [7:0]add_ln1258_2_fu_1524_p2__0;
  output [0:0]p_reg_reg;
  input p_59_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;
  input [7:0]zext_ln1258_fu_1517_p1;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire ap_clk;
  wire p_59_in;
  wire [0:0]p_reg_reg;
  wire [7:0]zext_ln1258_fu_1517_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U
       (.A(A),
        .E(E),
        .PCOUT(PCOUT),
        .add_ln1258_2_fu_1524_p2__0(add_ln1258_2_fu_1524_p2__0),
        .ap_clk(ap_clk),
        .p_59_in(p_59_in),
        .p_reg_reg_0(p_reg_reg),
        .zext_ln1258_fu_1517_p1(zext_ln1258_fu_1517_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5
   (add_ln1258_2_fu_1524_p2__0,
    p_reg_reg_0,
    p_59_in,
    E,
    ap_clk,
    A,
    PCOUT,
    zext_ln1258_fu_1517_p1);
  output [7:0]add_ln1258_2_fu_1524_p2__0;
  output [0:0]p_reg_reg_0;
  input p_59_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;
  input [7:0]zext_ln1258_fu_1517_p1;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire ap_clk;
  wire \g_2_reg_3269[1]_i_3_n_3 ;
  wire \g_2_reg_3269[1]_i_4_n_3 ;
  wire \g_2_reg_3269[1]_i_5_n_3 ;
  wire \g_2_reg_3269[5]_i_3_n_3 ;
  wire \g_2_reg_3269[5]_i_4_n_3 ;
  wire \g_2_reg_3269[5]_i_5_n_3 ;
  wire \g_2_reg_3269[5]_i_6_n_3 ;
  wire \g_2_reg_3269[7]_i_3_n_3 ;
  wire \g_2_reg_3269_reg[1]_i_2_n_3 ;
  wire \g_2_reg_3269_reg[1]_i_2_n_4 ;
  wire \g_2_reg_3269_reg[1]_i_2_n_5 ;
  wire \g_2_reg_3269_reg[1]_i_2_n_6 ;
  wire \g_2_reg_3269_reg[5]_i_2_n_3 ;
  wire \g_2_reg_3269_reg[5]_i_2_n_4 ;
  wire \g_2_reg_3269_reg[5]_i_2_n_5 ;
  wire \g_2_reg_3269_reg[5]_i_2_n_6 ;
  wire \g_2_reg_3269_reg[7]_i_2_n_6 ;
  wire p_59_in;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]zext_ln1258_fu_1517_p1;
  wire [1:0]\NLW_g_2_reg_3269_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g_2_reg_3269_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_2_reg_3269_reg[7]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[1]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(zext_ln1258_fu_1517_p1[2]),
        .O(\g_2_reg_3269[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[1]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(zext_ln1258_fu_1517_p1[1]),
        .O(\g_2_reg_3269[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[1]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(zext_ln1258_fu_1517_p1[0]),
        .O(\g_2_reg_3269[1]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[5]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(zext_ln1258_fu_1517_p1[6]),
        .O(\g_2_reg_3269[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[5]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(zext_ln1258_fu_1517_p1[5]),
        .O(\g_2_reg_3269[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[5]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(zext_ln1258_fu_1517_p1[4]),
        .O(\g_2_reg_3269[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[5]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(zext_ln1258_fu_1517_p1[3]),
        .O(\g_2_reg_3269[5]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3269[7]_i_3 
       (.I0(p_reg_reg_n_94),
        .I1(zext_ln1258_fu_1517_p1[7]),
        .O(\g_2_reg_3269[7]_i_3_n_3 ));
  CARRY4 \g_2_reg_3269_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\g_2_reg_3269_reg[1]_i_2_n_3 ,\g_2_reg_3269_reg[1]_i_2_n_4 ,\g_2_reg_3269_reg[1]_i_2_n_5 ,\g_2_reg_3269_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,1'b0}),
        .O({add_ln1258_2_fu_1524_p2__0[1:0],\NLW_g_2_reg_3269_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\g_2_reg_3269[1]_i_3_n_3 ,\g_2_reg_3269[1]_i_4_n_3 ,\g_2_reg_3269[1]_i_5_n_3 ,p_reg_reg_n_102}));
  CARRY4 \g_2_reg_3269_reg[5]_i_2 
       (.CI(\g_2_reg_3269_reg[1]_i_2_n_3 ),
        .CO({\g_2_reg_3269_reg[5]_i_2_n_3 ,\g_2_reg_3269_reg[5]_i_2_n_4 ,\g_2_reg_3269_reg[5]_i_2_n_5 ,\g_2_reg_3269_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98}),
        .O(add_ln1258_2_fu_1524_p2__0[5:2]),
        .S({\g_2_reg_3269[5]_i_3_n_3 ,\g_2_reg_3269[5]_i_4_n_3 ,\g_2_reg_3269[5]_i_5_n_3 ,\g_2_reg_3269[5]_i_6_n_3 }));
  CARRY4 \g_2_reg_3269_reg[7]_i_2 
       (.CI(\g_2_reg_3269_reg[5]_i_2_n_3 ),
        .CO({\NLW_g_2_reg_3269_reg[7]_i_2_CO_UNCONNECTED [3],p_reg_reg_0,\NLW_g_2_reg_3269_reg[7]_i_2_CO_UNCONNECTED [1],\g_2_reg_3269_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_94}),
        .O({\NLW_g_2_reg_3269_reg[7]_i_2_O_UNCONNECTED [3:2],add_ln1258_2_fu_1524_p2__0[7:6]}),
        .S({1'b0,1'b1,p_reg_reg_n_93,\g_2_reg_3269[7]_i_3_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_59_in),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
   (P,
    S,
    \b_reg_3211_pp0_iter4_reg_reg[0]__0 ,
    p_59_in,
    E,
    ap_clk,
    A,
    p_reg_reg,
    zext_ln1258_fu_1517_p1);
  output [14:0]P;
  output [0:0]S;
  output [0:0]\b_reg_3211_pp0_iter4_reg_reg[0]__0 ;
  input p_59_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [14:0]p_reg_reg;
  input [0:0]zext_ln1258_fu_1517_p1;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]\b_reg_3211_pp0_iter4_reg_reg[0]__0 ;
  wire p_59_in;
  wire [14:0]p_reg_reg;
  wire [0:0]zext_ln1258_fu_1517_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U
       (.A(A),
        .E(E),
        .P(P),
        .S(S),
        .ap_clk(ap_clk),
        .\b_reg_3211_pp0_iter4_reg_reg[0]__0 (\b_reg_3211_pp0_iter4_reg_reg[0]__0 ),
        .p_59_in(p_59_in),
        .p_reg_reg_0(p_reg_reg),
        .zext_ln1258_fu_1517_p1(zext_ln1258_fu_1517_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4
   (P,
    S,
    \b_reg_3211_pp0_iter4_reg_reg[0]__0 ,
    p_59_in,
    E,
    ap_clk,
    A,
    p_reg_reg_0,
    zext_ln1258_fu_1517_p1);
  output [14:0]P;
  output [0:0]S;
  output [0:0]\b_reg_3211_pp0_iter4_reg_reg[0]__0 ;
  input p_59_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [14:0]p_reg_reg_0;
  input [0:0]zext_ln1258_fu_1517_p1;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]\b_reg_3211_pp0_iter4_reg_reg[0]__0 ;
  wire p_59_in;
  wire [14:0]p_reg_reg_0;
  wire p_reg_reg_n_108;
  wire [0:0]zext_ln1258_fu_1517_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_59_in),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_16 
       (.I0(zext_ln1258_fu_1517_p1),
        .I1(p_reg_reg_n_108),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_20 
       (.I0(zext_ln1258_fu_1517_p1),
        .I1(p_reg_reg_n_108),
        .O(\b_reg_3211_pp0_iter4_reg_reg[0]__0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
   (D,
    E,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U
       (.A(A),
        .C(C),
        .D(D),
        .E(E),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3
   (D,
    E,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
   (PCOUT,
    E,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U
       (.A(A),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2
   (PCOUT,
    E,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
   (D,
    zext_ln1258_fu_1517_p1,
    \r_2_reg_3262_reg[7]_i_7_0 ,
    P,
    S,
    cmp2_i322_fu_630_p2,
    r_reg_3200_pp0_iter4_reg);
  output [7:0]D;
  input [7:0]zext_ln1258_fu_1517_p1;
  input [0:0]\r_2_reg_3262_reg[7]_i_7_0 ;
  input [14:0]P;
  input [0:0]S;
  input cmp2_i322_fu_630_p2;
  input [7:0]r_reg_3200_pp0_iter4_reg;

  wire [7:0]D;
  wire [14:0]P;
  wire [0:0]S;
  wire [16:16]add_ln1257_2_fu_1499_p2;
  wire [15:8]add_ln1257_3_fu_1505_p2;
  wire cmp2_i322_fu_630_p2;
  wire [12:1]dout;
  wire dout__0_carry__0_i_1_n_3;
  wire dout__0_carry__0_i_2_n_3;
  wire dout__0_carry__0_i_3_n_3;
  wire dout__0_carry__0_i_4_n_3;
  wire dout__0_carry__0_n_10;
  wire dout__0_carry__0_n_3;
  wire dout__0_carry__0_n_4;
  wire dout__0_carry__0_n_5;
  wire dout__0_carry__0_n_6;
  wire dout__0_carry__0_n_7;
  wire dout__0_carry__0_n_8;
  wire dout__0_carry__0_n_9;
  wire dout__0_carry__1_i_1_n_3;
  wire dout__0_carry__1_n_10;
  wire dout__0_carry__1_n_5;
  wire dout__0_carry_i_1_n_3;
  wire dout__0_carry_i_2_n_3;
  wire dout__0_carry_i_3_n_3;
  wire dout__0_carry_n_3;
  wire dout__0_carry_n_4;
  wire dout__0_carry_n_5;
  wire dout__0_carry_n_6;
  wire dout__0_carry_n_7;
  wire dout__0_carry_n_8;
  wire dout__24_carry__0_i_1_n_3;
  wire dout__24_carry__0_i_2_n_3;
  wire dout__24_carry__0_i_3_n_3;
  wire dout__24_carry__0_i_4_n_3;
  wire dout__24_carry__0_i_5_n_3;
  wire dout__24_carry__0_i_6_n_3;
  wire dout__24_carry__0_i_7_n_3;
  wire dout__24_carry__0_i_8_n_3;
  wire dout__24_carry__0_n_10;
  wire dout__24_carry__0_n_3;
  wire dout__24_carry__0_n_4;
  wire dout__24_carry__0_n_5;
  wire dout__24_carry__0_n_6;
  wire dout__24_carry__0_n_7;
  wire dout__24_carry__0_n_8;
  wire dout__24_carry__0_n_9;
  wire dout__24_carry__1_i_1_n_3;
  wire dout__24_carry__1_i_2_n_3;
  wire dout__24_carry__1_i_3_n_3;
  wire dout__24_carry__1_n_10;
  wire dout__24_carry__1_n_6;
  wire dout__24_carry__1_n_9;
  wire dout__24_carry_i_1_n_3;
  wire dout__24_carry_i_2_n_3;
  wire dout__24_carry_i_3_n_3;
  wire dout__24_carry_i_4_n_3;
  wire dout__24_carry_n_10;
  wire dout__24_carry_n_3;
  wire dout__24_carry_n_4;
  wire dout__24_carry_n_5;
  wire dout__24_carry_n_6;
  wire dout__24_carry_n_7;
  wire dout__24_carry_n_8;
  wire dout__24_carry_n_9;
  wire dout__50_carry__0_i_1_n_3;
  wire dout__50_carry__0_i_2_n_3;
  wire dout__50_carry__0_i_3_n_3;
  wire dout__50_carry__0_i_4_n_3;
  wire dout__50_carry__0_i_5_n_3;
  wire dout__50_carry__0_i_6_n_3;
  wire dout__50_carry__0_i_7_n_3;
  wire dout__50_carry__0_i_8_n_3;
  wire dout__50_carry__0_n_3;
  wire dout__50_carry__0_n_4;
  wire dout__50_carry__0_n_5;
  wire dout__50_carry__0_n_6;
  wire dout__50_carry__1_i_1_n_3;
  wire dout__50_carry__1_i_2_n_3;
  wire dout__50_carry__1_i_3_n_3;
  wire dout__50_carry__1_n_6;
  wire dout__50_carry_i_1_n_3;
  wire dout__50_carry_i_2_n_3;
  wire dout__50_carry_i_3_n_3;
  wire dout__50_carry_i_4_n_3;
  wire dout__50_carry_n_3;
  wire dout__50_carry_n_4;
  wire dout__50_carry_n_5;
  wire dout__50_carry_n_6;
  wire \r_2_reg_3262[3]_i_10_n_3 ;
  wire \r_2_reg_3262[3]_i_11_n_3 ;
  wire \r_2_reg_3262[3]_i_12_n_3 ;
  wire \r_2_reg_3262[3]_i_13_n_3 ;
  wire \r_2_reg_3262[3]_i_14_n_3 ;
  wire \r_2_reg_3262[3]_i_15_n_3 ;
  wire \r_2_reg_3262[3]_i_4_n_3 ;
  wire \r_2_reg_3262[3]_i_5_n_3 ;
  wire \r_2_reg_3262[3]_i_6_n_3 ;
  wire \r_2_reg_3262[3]_i_7_n_3 ;
  wire \r_2_reg_3262[3]_i_9_n_3 ;
  wire \r_2_reg_3262[7]_i_10_n_3 ;
  wire \r_2_reg_3262[7]_i_11_n_3 ;
  wire \r_2_reg_3262[7]_i_13_n_3 ;
  wire \r_2_reg_3262[7]_i_14_n_3 ;
  wire \r_2_reg_3262[7]_i_15_n_3 ;
  wire \r_2_reg_3262[7]_i_16_n_3 ;
  wire \r_2_reg_3262[7]_i_17_n_3 ;
  wire \r_2_reg_3262[7]_i_18_n_3 ;
  wire \r_2_reg_3262[7]_i_19_n_3 ;
  wire \r_2_reg_3262[7]_i_5_n_3 ;
  wire \r_2_reg_3262[7]_i_6_n_3 ;
  wire \r_2_reg_3262[7]_i_8_n_3 ;
  wire \r_2_reg_3262[7]_i_9_n_3 ;
  wire \r_2_reg_3262_reg[3]_i_2_n_3 ;
  wire \r_2_reg_3262_reg[3]_i_2_n_4 ;
  wire \r_2_reg_3262_reg[3]_i_2_n_5 ;
  wire \r_2_reg_3262_reg[3]_i_2_n_6 ;
  wire \r_2_reg_3262_reg[3]_i_3_n_3 ;
  wire \r_2_reg_3262_reg[3]_i_3_n_4 ;
  wire \r_2_reg_3262_reg[3]_i_3_n_5 ;
  wire \r_2_reg_3262_reg[3]_i_3_n_6 ;
  wire \r_2_reg_3262_reg[3]_i_8_n_3 ;
  wire \r_2_reg_3262_reg[3]_i_8_n_4 ;
  wire \r_2_reg_3262_reg[3]_i_8_n_5 ;
  wire \r_2_reg_3262_reg[3]_i_8_n_6 ;
  wire \r_2_reg_3262_reg[7]_i_12_n_3 ;
  wire \r_2_reg_3262_reg[7]_i_12_n_4 ;
  wire \r_2_reg_3262_reg[7]_i_12_n_5 ;
  wire \r_2_reg_3262_reg[7]_i_12_n_6 ;
  wire \r_2_reg_3262_reg[7]_i_2_n_4 ;
  wire \r_2_reg_3262_reg[7]_i_2_n_5 ;
  wire \r_2_reg_3262_reg[7]_i_2_n_6 ;
  wire \r_2_reg_3262_reg[7]_i_3_n_4 ;
  wire \r_2_reg_3262_reg[7]_i_3_n_5 ;
  wire \r_2_reg_3262_reg[7]_i_3_n_6 ;
  wire \r_2_reg_3262_reg[7]_i_4_n_3 ;
  wire \r_2_reg_3262_reg[7]_i_4_n_4 ;
  wire \r_2_reg_3262_reg[7]_i_4_n_5 ;
  wire \r_2_reg_3262_reg[7]_i_4_n_6 ;
  wire [0:0]\r_2_reg_3262_reg[7]_i_7_0 ;
  wire \r_2_reg_3262_reg[7]_i_7_n_3 ;
  wire \r_2_reg_3262_reg[7]_i_7_n_4 ;
  wire \r_2_reg_3262_reg[7]_i_7_n_5 ;
  wire \r_2_reg_3262_reg[7]_i_7_n_6 ;
  wire [7:0]r_reg_3200_pp0_iter4_reg;
  wire [7:0]zext_ln1258_fu_1517_p1;
  wire [3:0]NLW_dout__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_dout__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_dout__24_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout__24_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_dout__50_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout__50_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_r_2_reg_3262_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3262_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3262_reg[7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3262_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_r_2_reg_3262_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3262_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3262_reg[7]_i_7_O_UNCONNECTED ;

  CARRY4 dout__0_carry
       (.CI(1'b0),
        .CO({dout__0_carry_n_3,dout__0_carry_n_4,dout__0_carry_n_5,dout__0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({zext_ln1258_fu_1517_p1[4:2],1'b0}),
        .O({dout__0_carry_n_7,dout__0_carry_n_8,dout[2:1]}),
        .S({dout__0_carry_i_1_n_3,dout__0_carry_i_2_n_3,dout__0_carry_i_3_n_3,zext_ln1258_fu_1517_p1[1]}));
  CARRY4 dout__0_carry__0
       (.CI(dout__0_carry_n_3),
        .CO({dout__0_carry__0_n_3,dout__0_carry__0_n_4,dout__0_carry__0_n_5,dout__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({zext_ln1258_fu_1517_p1[6],zext_ln1258_fu_1517_p1[7:5]}),
        .O({dout__0_carry__0_n_7,dout__0_carry__0_n_8,dout__0_carry__0_n_9,dout__0_carry__0_n_10}),
        .S({dout__0_carry__0_i_1_n_3,dout__0_carry__0_i_2_n_3,dout__0_carry__0_i_3_n_3,dout__0_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    dout__0_carry__0_i_1
       (.I0(zext_ln1258_fu_1517_p1[6]),
        .O(dout__0_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry__0_i_2
       (.I0(zext_ln1258_fu_1517_p1[7]),
        .I1(zext_ln1258_fu_1517_p1[5]),
        .O(dout__0_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry__0_i_3
       (.I0(zext_ln1258_fu_1517_p1[6]),
        .I1(zext_ln1258_fu_1517_p1[4]),
        .O(dout__0_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry__0_i_4
       (.I0(zext_ln1258_fu_1517_p1[5]),
        .I1(zext_ln1258_fu_1517_p1[3]),
        .O(dout__0_carry__0_i_4_n_3));
  CARRY4 dout__0_carry__1
       (.CI(dout__0_carry__0_n_3),
        .CO({NLW_dout__0_carry__1_CO_UNCONNECTED[3:2],dout__0_carry__1_n_5,NLW_dout__0_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln1258_fu_1517_p1[7]}),
        .O({NLW_dout__0_carry__1_O_UNCONNECTED[3:1],dout__0_carry__1_n_10}),
        .S({1'b0,1'b0,1'b1,dout__0_carry__1_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    dout__0_carry__1_i_1
       (.I0(zext_ln1258_fu_1517_p1[7]),
        .O(dout__0_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_1
       (.I0(zext_ln1258_fu_1517_p1[4]),
        .I1(zext_ln1258_fu_1517_p1[2]),
        .O(dout__0_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_2
       (.I0(zext_ln1258_fu_1517_p1[3]),
        .I1(zext_ln1258_fu_1517_p1[1]),
        .O(dout__0_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_3
       (.I0(zext_ln1258_fu_1517_p1[2]),
        .I1(zext_ln1258_fu_1517_p1[0]),
        .O(dout__0_carry_i_3_n_3));
  CARRY4 dout__24_carry
       (.CI(1'b0),
        .CO({dout__24_carry_n_3,dout__24_carry_n_4,dout__24_carry_n_5,dout__24_carry_n_6}),
        .CYINIT(1'b0),
        .DI({dout__24_carry_i_1_n_3,zext_ln1258_fu_1517_p1[2],1'b0,1'b1}),
        .O({dout__24_carry_n_7,dout__24_carry_n_8,dout__24_carry_n_9,dout__24_carry_n_10}),
        .S({dout__24_carry_i_2_n_3,dout__24_carry_i_3_n_3,dout__24_carry_i_4_n_3,zext_ln1258_fu_1517_p1[0]}));
  CARRY4 dout__24_carry__0
       (.CI(dout__24_carry_n_3),
        .CO({dout__24_carry__0_n_3,dout__24_carry__0_n_4,dout__24_carry__0_n_5,dout__24_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({dout__24_carry__0_i_1_n_3,dout__24_carry__0_i_2_n_3,dout__24_carry__0_i_3_n_3,dout__24_carry__0_i_4_n_3}),
        .O({dout__24_carry__0_n_7,dout__24_carry__0_n_8,dout__24_carry__0_n_9,dout__24_carry__0_n_10}),
        .S({dout__24_carry__0_i_5_n_3,dout__24_carry__0_i_6_n_3,dout__24_carry__0_i_7_n_3,dout__24_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    dout__24_carry__0_i_1
       (.I0(zext_ln1258_fu_1517_p1[4]),
        .I1(zext_ln1258_fu_1517_p1[6]),
        .O(dout__24_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__24_carry__0_i_2
       (.I0(zext_ln1258_fu_1517_p1[3]),
        .I1(zext_ln1258_fu_1517_p1[5]),
        .O(dout__24_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__24_carry__0_i_3
       (.I0(zext_ln1258_fu_1517_p1[2]),
        .I1(zext_ln1258_fu_1517_p1[4]),
        .O(dout__24_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__24_carry__0_i_4
       (.I0(zext_ln1258_fu_1517_p1[1]),
        .I1(zext_ln1258_fu_1517_p1[3]),
        .O(dout__24_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__24_carry__0_i_5
       (.I0(zext_ln1258_fu_1517_p1[6]),
        .I1(zext_ln1258_fu_1517_p1[4]),
        .I2(zext_ln1258_fu_1517_p1[7]),
        .I3(zext_ln1258_fu_1517_p1[5]),
        .O(dout__24_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__24_carry__0_i_6
       (.I0(zext_ln1258_fu_1517_p1[5]),
        .I1(zext_ln1258_fu_1517_p1[3]),
        .I2(zext_ln1258_fu_1517_p1[6]),
        .I3(zext_ln1258_fu_1517_p1[4]),
        .O(dout__24_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__24_carry__0_i_7
       (.I0(zext_ln1258_fu_1517_p1[4]),
        .I1(zext_ln1258_fu_1517_p1[2]),
        .I2(zext_ln1258_fu_1517_p1[5]),
        .I3(zext_ln1258_fu_1517_p1[3]),
        .O(dout__24_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__24_carry__0_i_8
       (.I0(zext_ln1258_fu_1517_p1[3]),
        .I1(zext_ln1258_fu_1517_p1[1]),
        .I2(zext_ln1258_fu_1517_p1[2]),
        .I3(zext_ln1258_fu_1517_p1[4]),
        .O(dout__24_carry__0_i_8_n_3));
  CARRY4 dout__24_carry__1
       (.CI(dout__24_carry__0_n_3),
        .CO({NLW_dout__24_carry__1_CO_UNCONNECTED[3:1],dout__24_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout__24_carry__1_i_1_n_3}),
        .O({NLW_dout__24_carry__1_O_UNCONNECTED[3:2],dout__24_carry__1_n_9,dout__24_carry__1_n_10}),
        .S({1'b0,1'b0,dout__24_carry__1_i_2_n_3,dout__24_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    dout__24_carry__1_i_1
       (.I0(zext_ln1258_fu_1517_p1[5]),
        .I1(zext_ln1258_fu_1517_p1[7]),
        .O(dout__24_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__24_carry__1_i_2
       (.I0(zext_ln1258_fu_1517_p1[6]),
        .I1(zext_ln1258_fu_1517_p1[7]),
        .O(dout__24_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    dout__24_carry__1_i_3
       (.I0(zext_ln1258_fu_1517_p1[7]),
        .I1(zext_ln1258_fu_1517_p1[5]),
        .I2(zext_ln1258_fu_1517_p1[6]),
        .O(dout__24_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__24_carry_i_1
       (.I0(zext_ln1258_fu_1517_p1[1]),
        .I1(zext_ln1258_fu_1517_p1[3]),
        .O(dout__24_carry_i_1_n_3));
  LUT3 #(
    .INIT(8'h69)) 
    dout__24_carry_i_2
       (.I0(zext_ln1258_fu_1517_p1[3]),
        .I1(zext_ln1258_fu_1517_p1[1]),
        .I2(zext_ln1258_fu_1517_p1[2]),
        .O(dout__24_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__24_carry_i_3
       (.I0(zext_ln1258_fu_1517_p1[2]),
        .I1(zext_ln1258_fu_1517_p1[0]),
        .O(dout__24_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    dout__24_carry_i_4
       (.I0(zext_ln1258_fu_1517_p1[1]),
        .O(dout__24_carry_i_4_n_3));
  CARRY4 dout__50_carry
       (.CI(1'b0),
        .CO({dout__50_carry_n_3,dout__50_carry_n_4,dout__50_carry_n_5,dout__50_carry_n_6}),
        .CYINIT(1'b0),
        .DI({dout__24_carry_n_8,dout__0_carry__0_n_10,dout__0_carry_n_7,dout__0_carry_n_8}),
        .O(dout[6:3]),
        .S({dout__50_carry_i_1_n_3,dout__50_carry_i_2_n_3,dout__50_carry_i_3_n_3,dout__50_carry_i_4_n_3}));
  CARRY4 dout__50_carry__0
       (.CI(dout__50_carry_n_3),
        .CO({dout__50_carry__0_n_3,dout__50_carry__0_n_4,dout__50_carry__0_n_5,dout__50_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({dout__50_carry__0_i_1_n_3,dout__50_carry__0_i_2_n_3,dout__50_carry__0_i_3_n_3,dout__50_carry__0_i_4_n_3}),
        .O(dout[10:7]),
        .S({dout__50_carry__0_i_5_n_3,dout__50_carry__0_i_6_n_3,dout__50_carry__0_i_7_n_3,dout__50_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__50_carry__0_i_1
       (.I0(dout__0_carry__1_n_10),
        .I1(dout__24_carry__0_n_8),
        .O(dout__50_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    dout__50_carry__0_i_2
       (.I0(dout__0_carry__0_n_7),
        .I1(dout__24_carry__0_n_9),
        .O(dout__50_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    dout__50_carry__0_i_3
       (.I0(dout__24_carry__0_n_9),
        .I1(dout__0_carry__0_n_7),
        .O(dout__50_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    dout__50_carry__0_i_4
       (.I0(dout__0_carry__0_n_9),
        .I1(dout__24_carry_n_7),
        .O(dout__50_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h7887)) 
    dout__50_carry__0_i_5
       (.I0(dout__24_carry__0_n_8),
        .I1(dout__0_carry__1_n_10),
        .I2(dout__24_carry__0_n_7),
        .I3(dout__0_carry__1_n_5),
        .O(dout__50_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'hE11E)) 
    dout__50_carry__0_i_6
       (.I0(dout__24_carry__0_n_9),
        .I1(dout__0_carry__0_n_7),
        .I2(dout__24_carry__0_n_8),
        .I3(dout__0_carry__1_n_10),
        .O(dout__50_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h6999)) 
    dout__50_carry__0_i_7
       (.I0(dout__0_carry__0_n_7),
        .I1(dout__24_carry__0_n_9),
        .I2(dout__24_carry__0_n_10),
        .I3(dout__0_carry__0_n_8),
        .O(dout__50_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__50_carry__0_i_8
       (.I0(dout__24_carry_n_7),
        .I1(dout__0_carry__0_n_9),
        .I2(dout__24_carry__0_n_10),
        .I3(dout__0_carry__0_n_8),
        .O(dout__50_carry__0_i_8_n_3));
  CARRY4 dout__50_carry__1
       (.CI(dout__50_carry__0_n_3),
        .CO({NLW_dout__50_carry__1_CO_UNCONNECTED[3:1],dout__50_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout__50_carry__1_i_1_n_3}),
        .O({NLW_dout__50_carry__1_O_UNCONNECTED[3:2],dout[12:11]}),
        .S({1'b0,1'b0,dout__50_carry__1_i_2_n_3,dout__50_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    dout__50_carry__1_i_1
       (.I0(dout__24_carry__0_n_7),
        .I1(dout__0_carry__1_n_5),
        .O(dout__50_carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h6A)) 
    dout__50_carry__1_i_2
       (.I0(dout__24_carry__1_n_9),
        .I1(dout__24_carry__1_n_10),
        .I2(dout__0_carry__1_n_5),
        .O(dout__50_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h36)) 
    dout__50_carry__1_i_3
       (.I0(dout__24_carry__0_n_7),
        .I1(dout__24_carry__1_n_10),
        .I2(dout__0_carry__1_n_5),
        .O(dout__50_carry__1_i_3_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    dout__50_carry_i_1
       (.I0(dout__24_carry_n_8),
        .I1(dout__24_carry_n_7),
        .I2(dout__0_carry__0_n_9),
        .O(dout__50_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    dout__50_carry_i_2
       (.I0(dout__24_carry_n_8),
        .I1(dout__0_carry__0_n_10),
        .O(dout__50_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__50_carry_i_3
       (.I0(dout__0_carry_n_7),
        .I1(dout__24_carry_n_9),
        .O(dout__50_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__50_carry_i_4
       (.I0(dout__0_carry_n_8),
        .I1(dout__24_carry_n_10),
        .O(dout__50_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[0]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[0]),
        .I3(add_ln1257_3_fu_1505_p2[8]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[1]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[1]),
        .I3(add_ln1257_3_fu_1505_p2[9]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[2]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[2]),
        .I3(add_ln1257_3_fu_1505_p2[10]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[3]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[3]),
        .I3(add_ln1257_3_fu_1505_p2[11]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_10 
       (.I0(dout[6]),
        .I1(P[5]),
        .O(\r_2_reg_3262[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_11 
       (.I0(dout[5]),
        .I1(P[4]),
        .O(\r_2_reg_3262[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_12 
       (.I0(dout[4]),
        .I1(P[3]),
        .O(\r_2_reg_3262[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_13 
       (.I0(dout[3]),
        .I1(P[2]),
        .O(\r_2_reg_3262[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_14 
       (.I0(dout[2]),
        .I1(P[1]),
        .O(\r_2_reg_3262[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_15 
       (.I0(dout[1]),
        .I1(P[0]),
        .O(\r_2_reg_3262[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_4 
       (.I0(dout[11]),
        .I1(P[10]),
        .O(\r_2_reg_3262[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_5 
       (.I0(dout[10]),
        .I1(P[9]),
        .O(\r_2_reg_3262[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_6 
       (.I0(dout[9]),
        .I1(P[8]),
        .O(\r_2_reg_3262[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_7 
       (.I0(dout[8]),
        .I1(P[7]),
        .O(\r_2_reg_3262[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[3]_i_9 
       (.I0(dout[7]),
        .I1(P[6]),
        .O(\r_2_reg_3262[3]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[4]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[4]),
        .I3(add_ln1257_3_fu_1505_p2[12]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[5]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[5]),
        .I3(add_ln1257_3_fu_1505_p2[13]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[6]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[6]),
        .I3(add_ln1257_3_fu_1505_p2[14]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \r_2_reg_3262[7]_i_1 
       (.I0(add_ln1257_2_fu_1499_p2),
        .I1(cmp2_i322_fu_630_p2),
        .I2(r_reg_3200_pp0_iter4_reg[7]),
        .I3(add_ln1257_3_fu_1505_p2[15]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_10 
       (.I0(dout[9]),
        .I1(P[8]),
        .O(\r_2_reg_3262[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_11 
       (.I0(dout[8]),
        .I1(P[7]),
        .O(\r_2_reg_3262[7]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_13 
       (.I0(dout[7]),
        .I1(P[6]),
        .O(\r_2_reg_3262[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_14 
       (.I0(dout[6]),
        .I1(P[5]),
        .O(\r_2_reg_3262[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_15 
       (.I0(dout[5]),
        .I1(P[4]),
        .O(\r_2_reg_3262[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_16 
       (.I0(dout[4]),
        .I1(P[3]),
        .O(\r_2_reg_3262[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_17 
       (.I0(dout[3]),
        .I1(P[2]),
        .O(\r_2_reg_3262[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_18 
       (.I0(dout[2]),
        .I1(P[1]),
        .O(\r_2_reg_3262[7]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_19 
       (.I0(dout[1]),
        .I1(P[0]),
        .O(\r_2_reg_3262[7]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_5 
       (.I0(dout[12]),
        .I1(P[11]),
        .O(\r_2_reg_3262[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_6 
       (.I0(dout[12]),
        .I1(P[11]),
        .O(\r_2_reg_3262[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_8 
       (.I0(dout[11]),
        .I1(P[10]),
        .O(\r_2_reg_3262[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3262[7]_i_9 
       (.I0(dout[10]),
        .I1(P[9]),
        .O(\r_2_reg_3262[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3262_reg[3]_i_2 
       (.CI(\r_2_reg_3262_reg[3]_i_3_n_3 ),
        .CO({\r_2_reg_3262_reg[3]_i_2_n_3 ,\r_2_reg_3262_reg[3]_i_2_n_4 ,\r_2_reg_3262_reg[3]_i_2_n_5 ,\r_2_reg_3262_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(dout[11:8]),
        .O(add_ln1257_3_fu_1505_p2[11:8]),
        .S({\r_2_reg_3262[3]_i_4_n_3 ,\r_2_reg_3262[3]_i_5_n_3 ,\r_2_reg_3262[3]_i_6_n_3 ,\r_2_reg_3262[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3262_reg[3]_i_3 
       (.CI(\r_2_reg_3262_reg[3]_i_8_n_3 ),
        .CO({\r_2_reg_3262_reg[3]_i_3_n_3 ,\r_2_reg_3262_reg[3]_i_3_n_4 ,\r_2_reg_3262_reg[3]_i_3_n_5 ,\r_2_reg_3262_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(dout[7:4]),
        .O(\NLW_r_2_reg_3262_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3262[3]_i_9_n_3 ,\r_2_reg_3262[3]_i_10_n_3 ,\r_2_reg_3262[3]_i_11_n_3 ,\r_2_reg_3262[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3262_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\r_2_reg_3262_reg[3]_i_8_n_3 ,\r_2_reg_3262_reg[3]_i_8_n_4 ,\r_2_reg_3262_reg[3]_i_8_n_5 ,\r_2_reg_3262_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({dout[3:1],zext_ln1258_fu_1517_p1[0]}),
        .O(\NLW_r_2_reg_3262_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3262[3]_i_13_n_3 ,\r_2_reg_3262[3]_i_14_n_3 ,\r_2_reg_3262[3]_i_15_n_3 ,S}));
  CARRY4 \r_2_reg_3262_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\r_2_reg_3262_reg[7]_i_12_n_3 ,\r_2_reg_3262_reg[7]_i_12_n_4 ,\r_2_reg_3262_reg[7]_i_12_n_5 ,\r_2_reg_3262_reg[7]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({dout[3:1],zext_ln1258_fu_1517_p1[0]}),
        .O(\NLW_r_2_reg_3262_reg[7]_i_12_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3262[7]_i_17_n_3 ,\r_2_reg_3262[7]_i_18_n_3 ,\r_2_reg_3262[7]_i_19_n_3 ,\r_2_reg_3262_reg[7]_i_7_0 }));
  CARRY4 \r_2_reg_3262_reg[7]_i_2 
       (.CI(\r_2_reg_3262_reg[7]_i_4_n_3 ),
        .CO({add_ln1257_2_fu_1499_p2,\r_2_reg_3262_reg[7]_i_2_n_4 ,\r_2_reg_3262_reg[7]_i_2_n_5 ,\r_2_reg_3262_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout[12]}),
        .O(\NLW_r_2_reg_3262_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({P[14:12],\r_2_reg_3262[7]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3262_reg[7]_i_3 
       (.CI(\r_2_reg_3262_reg[3]_i_2_n_3 ),
        .CO({\NLW_r_2_reg_3262_reg[7]_i_3_CO_UNCONNECTED [3],\r_2_reg_3262_reg[7]_i_3_n_4 ,\r_2_reg_3262_reg[7]_i_3_n_5 ,\r_2_reg_3262_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout[12]}),
        .O(add_ln1257_3_fu_1505_p2[15:12]),
        .S({P[14:12],\r_2_reg_3262[7]_i_6_n_3 }));
  CARRY4 \r_2_reg_3262_reg[7]_i_4 
       (.CI(\r_2_reg_3262_reg[7]_i_7_n_3 ),
        .CO({\r_2_reg_3262_reg[7]_i_4_n_3 ,\r_2_reg_3262_reg[7]_i_4_n_4 ,\r_2_reg_3262_reg[7]_i_4_n_5 ,\r_2_reg_3262_reg[7]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(dout[11:8]),
        .O(\NLW_r_2_reg_3262_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3262[7]_i_8_n_3 ,\r_2_reg_3262[7]_i_9_n_3 ,\r_2_reg_3262[7]_i_10_n_3 ,\r_2_reg_3262[7]_i_11_n_3 }));
  CARRY4 \r_2_reg_3262_reg[7]_i_7 
       (.CI(\r_2_reg_3262_reg[7]_i_12_n_3 ),
        .CO({\r_2_reg_3262_reg[7]_i_7_n_3 ,\r_2_reg_3262_reg[7]_i_7_n_4 ,\r_2_reg_3262_reg[7]_i_7_n_5 ,\r_2_reg_3262_reg[7]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI(dout[7:4]),
        .O(\NLW_r_2_reg_3262_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3262[7]_i_13_n_3 ,\r_2_reg_3262[7]_i_14_n_3 ,\r_2_reg_3262[7]_i_15_n_3 ,\r_2_reg_3262[7]_i_16_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (\rampStart_load_reg_1217_reg[6] ,
    p_reg_reg,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[0] ,
    ap_enable_reg_pp0_iter11_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_enable_reg_pp0_iter11_reg_0,
    p_reg_reg_9,
    p_reg_reg_10,
    E,
    ap_clk,
    out,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ,
    cmp2_i322_fu_630_p2,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    Q,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    ap_enable_reg_pp0_iter7,
    p_reg_reg_11,
    p_reg_reg_12,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 );
  output [0:0]\rampStart_load_reg_1217_reg[6] ;
  output p_reg_reg;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output \q0_reg[0] ;
  output ap_enable_reg_pp0_iter11_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output ap_enable_reg_pp0_iter11_reg_0;
  output p_reg_reg_9;
  output p_reg_reg_10;
  input [0:0]E;
  input ap_clk;
  input [19:0]out;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  input cmp2_i322_fu_630_p2;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input [1:0]Q;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input ap_enable_reg_pp0_iter7;
  input p_reg_reg_11;
  input p_reg_reg_12;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter7;
  wire cmp2_i322_fu_630_p2;
  wire [19:0]out;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire \q0_reg[0] ;
  wire [0:0]\rampStart_load_reg_1217_reg[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U
       (.E(E),
        .Q(Q),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg_0),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .out(out),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_10(p_reg_reg_9),
        .p_reg_reg_11(p_reg_reg_10),
        .p_reg_reg_12(p_reg_reg_11),
        .p_reg_reg_13(p_reg_reg_12),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .\q0_reg[0] (\q0_reg[0] ),
        .\rampStart_load_reg_1217_reg[6] (\rampStart_load_reg_1217_reg[6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8
   (\rampStart_load_reg_1217_reg[6] ,
    p_reg_reg_0,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[0] ,
    ap_enable_reg_pp0_iter11_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    ap_enable_reg_pp0_iter11_reg_0,
    p_reg_reg_10,
    p_reg_reg_11,
    E,
    ap_clk,
    out,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ,
    cmp2_i322_fu_630_p2,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    Q,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    ap_enable_reg_pp0_iter7,
    p_reg_reg_12,
    p_reg_reg_13,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 );
  output [0:0]\rampStart_load_reg_1217_reg[6] ;
  output p_reg_reg_0;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output \q0_reg[0] ;
  output ap_enable_reg_pp0_iter11_reg;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output p_reg_reg_9;
  output ap_enable_reg_pp0_iter11_reg_0;
  output p_reg_reg_10;
  output p_reg_reg_11;
  input [0:0]E;
  input ap_clk;
  input [19:0]out;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  input cmp2_i322_fu_630_p2;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input [1:0]Q;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input ap_enable_reg_pp0_iter7;
  input p_reg_reg_12;
  input p_reg_reg_13;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter7;
  wire cmp2_i322_fu_630_p2;
  wire [19:0]out;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_20_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_21_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_22_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_23_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_25_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_26_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_27_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_28_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_30_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_31_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_32_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_33_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_34_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_35_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_36_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_20_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_21_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_22_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_23_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_21_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_38_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_39_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_40_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_n_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_n_6 ;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_12;
  wire p_reg_reg_13;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[0] ;
  wire [0:0]\rampStart_load_reg_1217_reg[6] ;
  wire [26:19]sub_ln1311_fu_2493_p2;
  wire tmp_16_fu_2486_p3;
  wire tpgSinTableArray_ce0;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_O_UNCONNECTED ;
  wire [2:0]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDDDDDDDDDDFDDDDD)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I2(Q[0]),
        .I3(cmp2_i322_fu_630_p2),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .O(\q0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_9 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(p_reg_reg_n_89),
        .I2(tmp_16_fu_2486_p3),
        .I3(sub_ln1311_fu_2493_p2[19]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h8B47FFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_9 
       (.I0(sub_ln1311_fu_2493_p2[20]),
        .I1(tmp_16_fu_2486_p3),
        .I2(p_reg_reg_n_88),
        .I3(sub_ln1311_fu_2493_p2[19]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hD5DF7F75)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_11 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(sub_ln1311_fu_2493_p2[22]),
        .I2(tmp_16_fu_2486_p3),
        .I3(p_reg_reg_n_86),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h5555575555555555)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_11_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT5 #(
    .INIT(32'h88882228)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_14 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .O(ap_enable_reg_pp0_iter11_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10 
       (.I0(p_reg_reg_n_85),
        .I1(sub_ln1311_fu_2493_p2[23]),
        .I2(tmp_16_fu_2486_p3),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11 
       (.I0(sub_ln1311_fu_2493_p2[22]),
        .I1(tmp_16_fu_2486_p3),
        .I2(p_reg_reg_n_86),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6665FFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9 
       (.I0(sub_ln1311_fu_2493_p2[25]),
        .I1(tmp_16_fu_2486_p3),
        .I2(p_reg_reg_n_83),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h22828882)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ),
        .I2(p_reg_reg_n_82),
        .I3(tmp_16_fu_2486_p3),
        .I4(sub_ln1311_fu_2493_p2[26]),
        .O(p_reg_reg_2));
  LUT6 #(
    .INIT(64'hDDDDD7DDD7D7D7DD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_9 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I3(p_reg_reg_n_86),
        .I4(tmp_16_fu_2486_p3),
        .I5(sub_ln1311_fu_2493_p2[22]),
        .O(p_reg_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12 
       (.I0(sub_ln1311_fu_2493_p2[24]),
        .I1(tmp_16_fu_2486_p3),
        .I2(p_reg_reg_n_84),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h1001111111111111)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_12_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAFB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I1(p_reg_reg_0),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ),
        .O(\rampStart_load_reg_1217_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_13 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(sub_ln1311_fu_2493_p2[19]),
        .I2(tmp_16_fu_2486_p3),
        .I3(p_reg_reg_n_89),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_3));
  LUT6 #(
    .INIT(64'h0808880080808800)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_6 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I2(sub_ln1311_fu_2493_p2[19]),
        .I3(p_reg_reg_n_88),
        .I4(tmp_16_fu_2486_p3),
        .I5(sub_ln1311_fu_2493_p2[20]),
        .O(p_reg_reg_4));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_12 
       (.I0(p_reg_reg_n_89),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_13 
       (.I0(p_reg_reg_n_90),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_14 
       (.I0(p_reg_reg_n_91),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_15 
       (.I0(p_reg_reg_n_92),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hD5DFD5DFD5DF757F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_2 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(sub_ln1311_fu_2493_p2[21]),
        .I2(tmp_16_fu_2486_p3),
        .I3(p_reg_reg_n_87),
        .I4(sub_ln1311_fu_2493_p2[20]),
        .I5(sub_ln1311_fu_2493_p2[19]),
        .O(p_reg_reg_6));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_20 
       (.I0(p_reg_reg_n_93),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_21 
       (.I0(p_reg_reg_n_94),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_22 
       (.I0(p_reg_reg_n_95),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_23 
       (.I0(p_reg_reg_n_96),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_25 
       (.I0(p_reg_reg_n_97),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_26 
       (.I0(p_reg_reg_n_98),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_27 
       (.I0(p_reg_reg_n_99),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_28 
       (.I0(p_reg_reg_n_100),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_28_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_30 
       (.I0(p_reg_reg_n_101),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_31 
       (.I0(p_reg_reg_n_102),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_32 
       (.I0(p_reg_reg_n_103),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_33 
       (.I0(p_reg_reg_n_104),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_33_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_34 
       (.I0(p_reg_reg_n_105),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_34_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_35 
       (.I0(p_reg_reg_n_106),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_35_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_36 
       (.I0(p_reg_reg_n_107),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h2282888200000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_2 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I2(p_reg_reg_n_86),
        .I3(tmp_16_fu_2486_p3),
        .I4(sub_ln1311_fu_2493_p2[22]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_7));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5 
       (.I0(sub_ln1311_fu_2493_p2[19]),
        .I1(sub_ln1311_fu_2493_p2[20]),
        .I2(tmp_16_fu_2486_p3),
        .I3(sub_ln1311_fu_2493_p2[21]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8222882800000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_2 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ),
        .I2(tmp_16_fu_2486_p3),
        .I3(sub_ln1311_fu_2493_p2[23]),
        .I4(p_reg_reg_n_85),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_8));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_20 
       (.I0(p_reg_reg_n_85),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_21 
       (.I0(p_reg_reg_n_86),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_22 
       (.I0(p_reg_reg_n_87),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_23 
       (.I0(p_reg_reg_n_88),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hFBAB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I1(p_reg_reg_n_86),
        .I2(tmp_16_fu_2486_p3),
        .I3(sub_ln1311_fu_2493_p2[22]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFA000000FAF300F3)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_12 
       (.I0(sub_ln1311_fu_2493_p2[22]),
        .I1(p_reg_reg_n_86),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I3(tmp_16_fu_2486_p3),
        .I4(sub_ln1311_fu_2493_p2[23]),
        .I5(p_reg_reg_n_85),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h59A9000000000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_12_n_3 ),
        .I1(p_reg_reg_n_84),
        .I2(tmp_16_fu_2486_p3),
        .I3(sub_ln1311_fu_2493_p2[24]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I5(cmp2_i322_fu_630_p2),
        .O(p_reg_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF55454445)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_21 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I2(p_reg_reg_n_86),
        .I3(tmp_16_fu_2486_p3),
        .I4(sub_ln1311_fu_2493_p2[22]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hDD7D777DFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_7 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_21_n_3 ),
        .I2(p_reg_reg_n_83),
        .I3(tmp_16_fu_2486_p3),
        .I4(sub_ln1311_fu_2493_p2[25]),
        .I5(cmp2_i322_fu_630_p2),
        .O(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h7F75D5DF00000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_10 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(sub_ln1311_fu_2493_p2[26]),
        .I2(tmp_16_fu_2486_p3),
        .I3(p_reg_reg_n_82),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .O(p_reg_reg_1));
  LUT5 #(
    .INIT(32'h11110001)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_38 
       (.I0(p_reg_reg_n_82),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_39 
       (.I0(p_reg_reg_n_83),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_39_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_40 
       (.I0(p_reg_reg_n_84),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_40_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_20_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_21_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_22_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_25_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_26_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_27_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_24_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_30_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_31_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_32_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_33_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29 
       (.CI(1'b0),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_29_O_UNCONNECTED [3:0]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_34_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_35_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_36_n_3 ,p_reg_reg_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_11_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1311_fu_2493_p2[19],\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_O_UNCONNECTED [2:0]}),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_12_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_13_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_14_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_15_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_i_5_n_3 ),
        .CO({\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_4 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1311_fu_2493_p2[23:20]),
        .S({\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_20_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_21_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_22_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28 
       (.CI(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_i_9_n_3 ),
        .CO({\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_CO_UNCONNECTED [3:2],\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_n_5 ,\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_i_28_O_UNCONNECTED [3],sub_ln1311_fu_2493_p2[26:24]}),
        .S({1'b0,\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_38_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_39_n_3 ,\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_40_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tpgSinTableArray_ce0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],tmp_16_fu_2486_p3,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    p_reg_reg_i_1
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(p_reg_reg_12),
        .I2(p_reg_reg_13),
        .O(tpgSinTableArray_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (E,
    SR,
    \icmp_ln1404_1_reg_533_reg[0] ,
    D,
    \vHatch_reg[0] ,
    \vHatch_reg[0]_0 ,
    \vHatch_reg[0]_1 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ,
    \vHatch_reg[0]_2 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ,
    ap_ce_reg_reg_0,
    ap_clk,
    CO,
    icmp_ln1404_1_fu_211_p2,
    \xCount_V_2_reg[0] ,
    \xCount_V_2_reg[0]_0 ,
    \xCount_V_2_reg[0]_1 ,
    \xCount_V_2_reg[0]_2 ,
    icmp_ln1428_reg_552,
    ap_enable_reg_pp0_iter1,
    Q,
    trunc_ln_fu_157_p4,
    \xCount_V_2[7]_i_5_0 ,
    \xCount_V_2[7]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 ,
    vHatch,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    r_2_reg_3262_pp0_iter10_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 );
  output [0:0]E;
  output [0:0]SR;
  output [0:0]\icmp_ln1404_1_reg_533_reg[0] ;
  output [9:0]D;
  output \vHatch_reg[0] ;
  output \vHatch_reg[0]_0 ;
  output \vHatch_reg[0]_1 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  output \vHatch_reg[0]_2 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  input [0:0]ap_ce_reg_reg_0;
  input ap_clk;
  input [0:0]CO;
  input icmp_ln1404_1_fu_211_p2;
  input \xCount_V_2_reg[0] ;
  input \xCount_V_2_reg[0]_0 ;
  input \xCount_V_2_reg[0]_1 ;
  input \xCount_V_2_reg[0]_2 ;
  input icmp_ln1428_reg_552;
  input ap_enable_reg_pp0_iter1;
  input [9:0]Q;
  input [9:0]trunc_ln_fu_157_p4;
  input \xCount_V_2[7]_i_5_0 ;
  input \xCount_V_2[7]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 ;
  input vHatch;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input [1:0]r_2_reg_3262_pp0_iter10_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [9:0]ap_return_int_reg;
  wire \ap_return_int_reg[2]_i_1_n_3 ;
  wire \ap_return_int_reg[3]_i_1_n_3 ;
  wire \ap_return_int_reg[9]_i_4_n_3 ;
  wire [9:0]grp_reg_ap_uint_10_s_fu_173_d;
  wire icmp_ln1065_1_fu_409_p2;
  wire icmp_ln1073_fu_403_p25_in;
  wire icmp_ln1404_1_fu_211_p2;
  wire [0:0]\icmp_ln1404_1_reg_533_reg[0] ;
  wire icmp_ln1428_reg_552;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 ;
  wire [1:0]r_2_reg_3262_pp0_iter10_reg;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  wire [9:0]trunc_ln_fu_157_p4;
  wire vHatch;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire \vHatch_reg[0]_2 ;
  wire \xCount_V_2[3]_i_2_n_3 ;
  wire \xCount_V_2[3]_i_3_n_3 ;
  wire \xCount_V_2[3]_i_4_n_3 ;
  wire \xCount_V_2[3]_i_5_n_3 ;
  wire \xCount_V_2[3]_i_6_n_3 ;
  wire \xCount_V_2[3]_i_7_n_3 ;
  wire \xCount_V_2[3]_i_8_n_3 ;
  wire \xCount_V_2[3]_i_9_n_3 ;
  wire \xCount_V_2[7]_i_2_n_3 ;
  wire \xCount_V_2[7]_i_3_n_3 ;
  wire \xCount_V_2[7]_i_4_0 ;
  wire \xCount_V_2[7]_i_4_n_3 ;
  wire \xCount_V_2[7]_i_5_0 ;
  wire \xCount_V_2[7]_i_5_n_3 ;
  wire \xCount_V_2[7]_i_6_n_3 ;
  wire \xCount_V_2[7]_i_7_n_3 ;
  wire \xCount_V_2[7]_i_8_n_3 ;
  wire \xCount_V_2[7]_i_9_n_3 ;
  wire \xCount_V_2[9]_i_10_n_3 ;
  wire \xCount_V_2[9]_i_14_n_3 ;
  wire \xCount_V_2[9]_i_15_n_3 ;
  wire \xCount_V_2[9]_i_16_n_3 ;
  wire \xCount_V_2[9]_i_17_n_3 ;
  wire \xCount_V_2[9]_i_19_n_3 ;
  wire \xCount_V_2[9]_i_20_n_3 ;
  wire \xCount_V_2[9]_i_21_n_3 ;
  wire \xCount_V_2[9]_i_22_n_3 ;
  wire \xCount_V_2[9]_i_29_n_3 ;
  wire \xCount_V_2[9]_i_30_n_3 ;
  wire \xCount_V_2[9]_i_31_n_3 ;
  wire \xCount_V_2[9]_i_32_n_3 ;
  wire \xCount_V_2[9]_i_33_n_3 ;
  wire \xCount_V_2[9]_i_34_n_3 ;
  wire \xCount_V_2[9]_i_35_n_3 ;
  wire \xCount_V_2[9]_i_36_n_3 ;
  wire \xCount_V_2[9]_i_37_n_3 ;
  wire \xCount_V_2[9]_i_38_n_3 ;
  wire \xCount_V_2[9]_i_9_n_3 ;
  wire \xCount_V_2_reg[0] ;
  wire \xCount_V_2_reg[0]_0 ;
  wire \xCount_V_2_reg[0]_1 ;
  wire \xCount_V_2_reg[0]_2 ;
  wire \xCount_V_2_reg[3]_i_1_n_3 ;
  wire \xCount_V_2_reg[3]_i_1_n_4 ;
  wire \xCount_V_2_reg[3]_i_1_n_5 ;
  wire \xCount_V_2_reg[3]_i_1_n_6 ;
  wire \xCount_V_2_reg[7]_i_1_n_3 ;
  wire \xCount_V_2_reg[7]_i_1_n_4 ;
  wire \xCount_V_2_reg[7]_i_1_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_6 ;
  wire \xCount_V_2_reg[9]_i_18_n_3 ;
  wire \xCount_V_2_reg[9]_i_18_n_4 ;
  wire \xCount_V_2_reg[9]_i_18_n_5 ;
  wire \xCount_V_2_reg[9]_i_18_n_6 ;
  wire \xCount_V_2_reg[9]_i_3_n_6 ;
  wire \xCount_V_2_reg[9]_i_7_n_4 ;
  wire \xCount_V_2_reg[9]_i_7_n_5 ;
  wire \xCount_V_2_reg[9]_i_7_n_6 ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_8_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_reg_0),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(trunc_ln_fu_157_p4[0]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(trunc_ln_fu_157_p4[1]),
        .I1(trunc_ln_fu_157_p4[0]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(trunc_ln_fu_157_p4[2]),
        .I1(trunc_ln_fu_157_p4[1]),
        .I2(trunc_ln_fu_157_p4[0]),
        .O(\ap_return_int_reg[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(trunc_ln_fu_157_p4[3]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(trunc_ln_fu_157_p4[2]),
        .O(\ap_return_int_reg[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(trunc_ln_fu_157_p4[3]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(trunc_ln_fu_157_p4[2]),
        .I4(trunc_ln_fu_157_p4[4]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(trunc_ln_fu_157_p4[4]),
        .I1(trunc_ln_fu_157_p4[2]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(trunc_ln_fu_157_p4[0]),
        .I4(trunc_ln_fu_157_p4[3]),
        .I5(trunc_ln_fu_157_p4[5]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(\ap_return_int_reg[9]_i_4_n_3 ),
        .I1(trunc_ln_fu_157_p4[6]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(trunc_ln_fu_157_p4[6]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .I2(trunc_ln_fu_157_p4[7]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(trunc_ln_fu_157_p4[8]),
        .I1(trunc_ln_fu_157_p4[6]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(trunc_ln_fu_157_p4[7]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(trunc_ln_fu_157_p4[9]),
        .I1(trunc_ln_fu_157_p4[8]),
        .I2(trunc_ln_fu_157_p4[7]),
        .I3(\ap_return_int_reg[9]_i_4_n_3 ),
        .I4(trunc_ln_fu_157_p4[6]),
        .O(grp_reg_ap_uint_10_s_fu_173_d[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_int_reg[9]_i_4 
       (.I0(trunc_ln_fu_157_p4[5]),
        .I1(trunc_ln_fu_157_p4[3]),
        .I2(trunc_ln_fu_157_p4[0]),
        .I3(trunc_ln_fu_157_p4[1]),
        .I4(trunc_ln_fu_157_p4[2]),
        .I5(trunc_ln_fu_157_p4[4]),
        .O(\ap_return_int_reg[9]_i_4_n_3 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[2]_i_1_n_3 ),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[3]_i_1_n_3 ),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_reg_ap_uint_10_s_fu_173_d[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_9 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I1(r_2_reg_3262_pp0_iter10_reg[0]),
        .I2(\vHatch_reg[0]_2 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .O(\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .I2(r_2_reg_3262_pp0_iter10_reg[1]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(\vHatch_reg[0]_2 ),
        .O(\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_5 
       (.I0(vHatch),
        .I1(\xCount_V_2_reg[0]_2 ),
        .I2(icmp_ln1428_reg_552),
        .I3(icmp_ln1065_1_fu_409_p2),
        .I4(icmp_ln1073_fu_403_p25_in),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .O(\vHatch_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_11 
       (.I0(\vHatch_reg[0]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .O(\vHatch_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000055555510)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(icmp_ln1065_1_fu_409_p2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 ),
        .I4(vHatch),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .O(\vHatch_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFBA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_21 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(icmp_ln1065_1_fu_409_p2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 ),
        .I4(vHatch),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .O(\vHatch_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \xCount_V_2[3]_i_2 
       (.I0(\xCount_V_2_reg[0]_2 ),
        .I1(icmp_ln1428_reg_552),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_fu_403_p25_in),
        .O(\xCount_V_2[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAEA55555515)) 
    \xCount_V_2[3]_i_3 
       (.I0(\xCount_V_2[3]_i_7_n_3 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1428_reg_552),
        .I4(\xCount_V_2_reg[0]_2 ),
        .I5(Q[3]),
        .O(\xCount_V_2[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAEA55555515)) 
    \xCount_V_2[3]_i_4 
       (.I0(\xCount_V_2[3]_i_8_n_3 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1428_reg_552),
        .I4(\xCount_V_2_reg[0]_2 ),
        .I5(Q[2]),
        .O(\xCount_V_2[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFAAFEEEE05501111)) 
    \xCount_V_2[3]_i_5 
       (.I0(\xCount_V_2[3]_i_9_n_3 ),
        .I1(ap_return_int_reg[1]),
        .I2(trunc_ln_fu_157_p4[0]),
        .I3(trunc_ln_fu_157_p4[1]),
        .I4(E),
        .I5(Q[1]),
        .O(\xCount_V_2[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFF3A)) 
    \xCount_V_2[3]_i_6 
       (.I0(ap_return_int_reg[0]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(E),
        .I3(\xCount_V_2[3]_i_9_n_3 ),
        .O(\xCount_V_2[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \xCount_V_2[3]_i_7 
       (.I0(trunc_ln_fu_157_p4[3]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(trunc_ln_fu_157_p4[2]),
        .I4(E),
        .I5(ap_return_int_reg[3]),
        .O(\xCount_V_2[3]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \xCount_V_2[3]_i_8 
       (.I0(trunc_ln_fu_157_p4[2]),
        .I1(trunc_ln_fu_157_p4[1]),
        .I2(trunc_ln_fu_157_p4[0]),
        .I3(E),
        .I4(ap_return_int_reg[2]),
        .O(\xCount_V_2[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \xCount_V_2[3]_i_9 
       (.I0(icmp_ln1073_fu_403_p25_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1428_reg_552),
        .I3(\xCount_V_2_reg[0]_2 ),
        .O(\xCount_V_2[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAEA55555515)) 
    \xCount_V_2[7]_i_2 
       (.I0(\xCount_V_2[7]_i_6_n_3 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1428_reg_552),
        .I4(\xCount_V_2_reg[0]_2 ),
        .I5(Q[7]),
        .O(\xCount_V_2[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0008FFFFFFF70000)) 
    \xCount_V_2[7]_i_3 
       (.I0(icmp_ln1073_fu_403_p25_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1428_reg_552),
        .I3(\xCount_V_2_reg[0]_2 ),
        .I4(\xCount_V_2[7]_i_7_n_3 ),
        .I5(Q[6]),
        .O(\xCount_V_2[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0008FFFFFFF70000)) 
    \xCount_V_2[7]_i_4 
       (.I0(icmp_ln1073_fu_403_p25_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1428_reg_552),
        .I3(\xCount_V_2_reg[0]_2 ),
        .I4(\xCount_V_2[7]_i_8_n_3 ),
        .I5(Q[5]),
        .O(\xCount_V_2[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0008FFFFFFF70000)) 
    \xCount_V_2[7]_i_5 
       (.I0(icmp_ln1073_fu_403_p25_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1428_reg_552),
        .I3(\xCount_V_2_reg[0]_2 ),
        .I4(\xCount_V_2[7]_i_9_n_3 ),
        .I5(Q[4]),
        .O(\xCount_V_2[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \xCount_V_2[7]_i_6 
       (.I0(trunc_ln_fu_157_p4[6]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .I2(trunc_ln_fu_157_p4[7]),
        .I3(E),
        .I4(ap_return_int_reg[7]),
        .O(\xCount_V_2[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h3C55)) 
    \xCount_V_2[7]_i_7 
       (.I0(ap_return_int_reg[6]),
        .I1(trunc_ln_fu_157_p4[6]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(E),
        .O(\xCount_V_2[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \xCount_V_2[7]_i_8 
       (.I0(ap_return_int_reg[5]),
        .I1(\xCount_V_2[7]_i_4_0 ),
        .I2(E),
        .O(\xCount_V_2[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \xCount_V_2[7]_i_9 
       (.I0(ap_return_int_reg[4]),
        .I1(\xCount_V_2[7]_i_5_0 ),
        .I2(E),
        .O(\xCount_V_2[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0FFE0E0)) 
    \xCount_V_2[9]_i_1 
       (.I0(CO),
        .I1(icmp_ln1404_1_fu_211_p2),
        .I2(\xCount_V_2_reg[0] ),
        .I3(\xCount_V_2_reg[0]_0 ),
        .I4(icmp_ln1065_1_fu_409_p2),
        .I5(icmp_ln1073_fu_403_p25_in),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAEA55555515)) 
    \xCount_V_2[9]_i_10 
       (.I0(\xCount_V_2[9]_i_22_n_3 ),
        .I1(icmp_ln1073_fu_403_p25_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1428_reg_552),
        .I4(\xCount_V_2_reg[0]_2 ),
        .I5(Q[8]),
        .O(\xCount_V_2[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hD827)) 
    \xCount_V_2[9]_i_14 
       (.I0(E),
        .I1(grp_reg_ap_uint_10_s_fu_173_d[9]),
        .I2(ap_return_int_reg[9]),
        .I3(Q[9]),
        .O(\xCount_V_2[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \xCount_V_2[9]_i_15 
       (.I0(Q[6]),
        .I1(\xCount_V_2[7]_i_7_n_3 ),
        .I2(Q[7]),
        .I3(\xCount_V_2[7]_i_6_n_3 ),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .I5(Q[8]),
        .O(\xCount_V_2[9]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \xCount_V_2[9]_i_16 
       (.I0(\xCount_V_2[3]_i_7_n_3 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\xCount_V_2[7]_i_8_n_3 ),
        .I4(Q[4]),
        .I5(\xCount_V_2[7]_i_9_n_3 ),
        .O(\xCount_V_2[9]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \xCount_V_2[9]_i_17 
       (.I0(Q[0]),
        .I1(\xCount_V_2[9]_i_29_n_3 ),
        .I2(Q[1]),
        .I3(\xCount_V_2[9]_i_30_n_3 ),
        .I4(\xCount_V_2[3]_i_8_n_3 ),
        .I5(Q[2]),
        .O(\xCount_V_2[9]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h54045404FD5D5404)) 
    \xCount_V_2[9]_i_19 
       (.I0(Q[9]),
        .I1(ap_return_int_reg[9]),
        .I2(E),
        .I3(grp_reg_ap_uint_10_s_fu_173_d[9]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .I5(Q[8]),
        .O(\xCount_V_2[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000B00000000)) 
    \xCount_V_2[9]_i_2 
       (.I0(icmp_ln1073_fu_403_p25_in),
        .I1(icmp_ln1065_1_fu_409_p2),
        .I2(\xCount_V_2_reg[0]_1 ),
        .I3(\xCount_V_2_reg[0]_2 ),
        .I4(icmp_ln1428_reg_552),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln1404_1_reg_533_reg[0] ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_V_2[9]_i_20 
       (.I0(grp_reg_ap_uint_10_s_fu_173_d[9]),
        .I1(E),
        .I2(ap_return_int_reg[9]),
        .I3(Q[9]),
        .I4(\xCount_V_2[9]_i_22_n_3 ),
        .I5(Q[8]),
        .O(\xCount_V_2[9]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[9]_i_21 
       (.I0(grp_reg_ap_uint_10_s_fu_173_d[9]),
        .I1(E),
        .I2(ap_return_int_reg[9]),
        .O(\xCount_V_2[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \xCount_V_2[9]_i_22 
       (.I0(trunc_ln_fu_157_p4[8]),
        .I1(trunc_ln_fu_157_p4[6]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(trunc_ln_fu_157_p4[7]),
        .I4(E),
        .I5(ap_return_int_reg[8]),
        .O(\xCount_V_2[9]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \xCount_V_2[9]_i_29 
       (.I0(ap_return_int_reg[0]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(E),
        .O(\xCount_V_2[9]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h3C55)) 
    \xCount_V_2[9]_i_30 
       (.I0(ap_return_int_reg[1]),
        .I1(trunc_ln_fu_157_p4[0]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(E),
        .O(\xCount_V_2[9]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \xCount_V_2[9]_i_31 
       (.I0(Q[7]),
        .I1(\xCount_V_2[7]_i_6_n_3 ),
        .I2(Q[6]),
        .I3(\xCount_V_2[7]_i_7_n_3 ),
        .O(\xCount_V_2[9]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \xCount_V_2[9]_i_32 
       (.I0(Q[5]),
        .I1(\xCount_V_2[7]_i_8_n_3 ),
        .I2(Q[4]),
        .I3(\xCount_V_2[7]_i_9_n_3 ),
        .O(\xCount_V_2[9]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_2[9]_i_33 
       (.I0(Q[3]),
        .I1(\xCount_V_2[3]_i_7_n_3 ),
        .I2(\xCount_V_2[3]_i_8_n_3 ),
        .I3(Q[2]),
        .O(\xCount_V_2[9]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h1117171711111711)) 
    \xCount_V_2[9]_i_34 
       (.I0(Q[1]),
        .I1(\xCount_V_2[9]_i_30_n_3 ),
        .I2(Q[0]),
        .I3(E),
        .I4(trunc_ln_fu_157_p4[0]),
        .I5(ap_return_int_reg[0]),
        .O(\xCount_V_2[9]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \xCount_V_2[9]_i_35 
       (.I0(\xCount_V_2[7]_i_6_n_3 ),
        .I1(Q[7]),
        .I2(\xCount_V_2[7]_i_7_n_3 ),
        .I3(Q[6]),
        .O(\xCount_V_2[9]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \xCount_V_2[9]_i_36 
       (.I0(Q[5]),
        .I1(\xCount_V_2[7]_i_8_n_3 ),
        .I2(Q[4]),
        .I3(\xCount_V_2[7]_i_9_n_3 ),
        .O(\xCount_V_2[9]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_37 
       (.I0(\xCount_V_2[3]_i_7_n_3 ),
        .I1(Q[3]),
        .I2(\xCount_V_2[3]_i_8_n_3 ),
        .I3(Q[2]),
        .O(\xCount_V_2[9]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h0066606066000606)) 
    \xCount_V_2[9]_i_38 
       (.I0(\xCount_V_2[9]_i_30_n_3 ),
        .I1(Q[1]),
        .I2(ap_return_int_reg[0]),
        .I3(trunc_ln_fu_157_p4[0]),
        .I4(E),
        .I5(Q[0]),
        .O(\xCount_V_2[9]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h999999999999A999)) 
    \xCount_V_2[9]_i_9 
       (.I0(Q[9]),
        .I1(\xCount_V_2[9]_i_21_n_3 ),
        .I2(icmp_ln1073_fu_403_p25_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1428_reg_552),
        .I5(\xCount_V_2_reg[0]_2 ),
        .O(\xCount_V_2[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[3]_i_1_n_3 ,\xCount_V_2_reg[3]_i_1_n_4 ,\xCount_V_2_reg[3]_i_1_n_5 ,\xCount_V_2_reg[3]_i_1_n_6 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\xCount_V_2[3]_i_2_n_3 }),
        .O(D[3:0]),
        .S({\xCount_V_2[3]_i_3_n_3 ,\xCount_V_2[3]_i_4_n_3 ,\xCount_V_2[3]_i_5_n_3 ,\xCount_V_2[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[7]_i_1 
       (.CI(\xCount_V_2_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_2_reg[7]_i_1_n_3 ,\xCount_V_2_reg[7]_i_1_n_4 ,\xCount_V_2_reg[7]_i_1_n_5 ,\xCount_V_2_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\xCount_V_2[7]_i_2_n_3 ,\xCount_V_2[7]_i_3_n_3 ,\xCount_V_2[7]_i_4_n_3 ,\xCount_V_2[7]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_18 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[9]_i_18_n_3 ,\xCount_V_2_reg[9]_i_18_n_4 ,\xCount_V_2_reg[9]_i_18_n_5 ,\xCount_V_2_reg[9]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_V_2[9]_i_31_n_3 ,\xCount_V_2[9]_i_32_n_3 ,\xCount_V_2[9]_i_33_n_3 ,\xCount_V_2[9]_i_34_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_18_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_35_n_3 ,\xCount_V_2[9]_i_36_n_3 ,\xCount_V_2[9]_i_37_n_3 ,\xCount_V_2[9]_i_38_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_2_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_9_n_3 ,\xCount_V_2[9]_i_10_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_7 
       (.CI(1'b0),
        .CO({icmp_ln1065_1_fu_409_p2,\xCount_V_2_reg[9]_i_7_n_4 ,\xCount_V_2_reg[9]_i_7_n_5 ,\xCount_V_2_reg[9]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_14_n_3 ,\xCount_V_2[9]_i_15_n_3 ,\xCount_V_2[9]_i_16_n_3 ,\xCount_V_2[9]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_8 
       (.CI(\xCount_V_2_reg[9]_i_18_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_8_CO_UNCONNECTED [3:1],icmp_ln1073_fu_403_p25_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_19_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_20_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s
   (B,
    D,
    ap_clk,
    ap_ce_reg);
  output [15:0]B;
  input [15:0]D;
  input ap_clk;
  input ap_ce_reg;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire [15:0]d_read_reg_22;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(d_read_reg_22[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_10
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_11
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_12
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_13
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_14
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_15
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_16
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(d_read_reg_22[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(d_read_reg_22[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(d_read_reg_22[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(B[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s
   (E,
    count_new_0_reg_304,
    \ap_CS_fsm_reg[1] ,
    s,
    Q,
    \s_reg[0] ,
    \s_reg[0]_0 ,
    \s_reg[0]_1 ,
    icmp_ln455_reg_579,
    CO,
    D,
    ap_clk);
  output [0:0]E;
  output count_new_0_reg_304;
  output \ap_CS_fsm_reg[1] ;
  output s;
  input [0:0]Q;
  input \s_reg[0] ;
  input \s_reg[0]_0 ;
  input \s_reg[0]_1 ;
  input icmp_ln455_reg_579;
  input [0:0]CO;
  input [15:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire count_new_0_reg_304;
  wire \count_new_0_reg_304[31]_i_15_n_3 ;
  wire \count_new_0_reg_304[31]_i_8_n_3 ;
  wire \count_new_0_reg_304[31]_i_9_n_3 ;
  wire [15:0]d_read_reg_22;
  wire icmp_ln455_fu_511_p2;
  wire icmp_ln455_reg_579;
  wire s;
  wire \s_reg[0] ;
  wire \s_reg[0]_0 ;
  wire \s_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_new_0_reg_304[31]_i_1 
       (.I0(icmp_ln455_fu_511_p2),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .O(count_new_0_reg_304));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_15 
       (.I0(d_read_reg_22[11]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[9]),
        .I3(d_read_reg_22[8]),
        .O(\count_new_0_reg_304[31]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_new_0_reg_304[31]_i_2 
       (.I0(icmp_ln455_fu_511_p2),
        .I1(Q),
        .O(E));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \count_new_0_reg_304[31]_i_4 
       (.I0(\count_new_0_reg_304[31]_i_8_n_3 ),
        .I1(d_read_reg_22[1]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[3]),
        .I4(d_read_reg_22[2]),
        .I5(\count_new_0_reg_304[31]_i_9_n_3 ),
        .O(icmp_ln455_fu_511_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_8 
       (.I0(d_read_reg_22[7]),
        .I1(d_read_reg_22[6]),
        .I2(d_read_reg_22[5]),
        .I3(d_read_reg_22[4]),
        .O(\count_new_0_reg_304[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_304[31]_i_9 
       (.I0(d_read_reg_22[12]),
        .I1(d_read_reg_22[13]),
        .I2(d_read_reg_22[14]),
        .I3(d_read_reg_22[15]),
        .I4(\count_new_0_reg_304[31]_i_15_n_3 ),
        .O(\count_new_0_reg_304[31]_i_9_n_3 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln455_reg_579[0]_i_1 
       (.I0(icmp_ln455_fu_511_p2),
        .I1(Q),
        .I2(icmp_ln455_reg_579),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \s[0]_i_1 
       (.I0(icmp_ln455_fu_511_p2),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .I4(CO),
        .O(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    ap_done,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_315_ap_continue,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
    ap_rst_n,
    ap_start,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output ap_done;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  input grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  input ap_rst_n;
  input ap_start;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire \B_V_data_1_payload_A[23]_i_1_n_3 ;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B[23]_i_1_n_3 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0B)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_B[23]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222FFFFA222A222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
    ap_rst_n,
    tmp_last_V_reg_381);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  input ap_rst_n;
  input tmp_last_V_reg_381;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire tmp_last_V_reg_381;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(tmp_last_V_reg_381),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(tmp_last_V_reg_381),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk,
    mOutPtr0__4,
    ap_rst_n,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg,
    Q,
    CO,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  input ap_clk;
  input mOutPtr0__4;
  input ap_rst_n;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1__0
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(mOutPtr0__4),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_3));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    internal_full_n_i_3
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(Q),
        .I4(CO),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground
   (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    \q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[3] ,
    and_ln1560_1_reg_575_pp0_iter1_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \q0_reg[1]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[1]_2 ,
    \q0_reg[0] ,
    \q0_reg[6] ,
    ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter9_reg,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter11_reg,
    ap_enable_reg_pp0_iter12_reg,
    \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] ,
    \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ,
    \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ,
    \q0_reg[1]_3 ,
    D,
    sel,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[1]_4 ,
    \phi_mul_fu_446_reg[14] ,
    \q0_reg[0]_0 ,
    q0,
    \q0_reg[6]_0 ,
    CO,
    ap_enable_reg_pp0_iter12_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    \or_ln1592_reg_1256_reg[0]_0 ,
    \or_ln1592_2_reg_1266_reg[0]_0 ,
    \rampStart_load_reg_1217_reg[7]_0 ,
    Q,
    \y_fu_250_reg[15]_0 ,
    start_once_reg,
    \bSerie_V_reg[21] ,
    \bSerie_V_reg[3]__0 ,
    \bSerie_V_reg[0]__0 ,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    g_reg_3206_pp0_iter4_reg,
    \g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ,
    \gSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ,
    \q0_reg[1]_5 ,
    \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ,
    \q0_reg[5] ,
    \y_1_reg_1238_reg[15]_0 ,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ,
    \xCount_V_3_reg[9] ,
    \xCount_V_3_reg[1] ,
    \yCount_V_3_reg[9] ,
    \x_2_reg_3129_pp0_iter9_reg_reg[15] ,
    p_reg_reg,
    in,
    \rampStart_load_reg_1217_reg[6]_0 ,
    p_reg_reg_0,
    \rampStart_load_reg_1217_reg[0]_0 ,
    \q0_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ,
    \q0_reg[1]_6 ,
    \q0_reg[1]_7 ,
    \bSerie_V_reg[26] ,
    \add_ln1488_reg_1251_reg[7]_0 ,
    \q0_reg[7]_5 ,
    p_reg_reg_1,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ,
    p_reg_reg_2,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ,
    p_reg_reg_3,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ,
    \vHatch_reg[0] ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \vHatch_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[4]_0 ,
    p_reg_reg_4,
    \rampVal_loc_0_fu_298_reg[7]_0 ,
    \rampStart_load_reg_1217_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \rampStart_load_reg_1217_reg[5]_0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ,
    \vHatch_reg[0]_1 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ,
    \add_ln1488_reg_1251_reg[4]_0 ,
    \rSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ,
    \rampStart_load_reg_1217_reg[3]_0 ,
    \q0_reg[1]_8 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1,
    \add_ln1488_reg_1251_reg[5]_0 ,
    \add_ln1488_reg_1251_reg[6]_0 ,
    \hdata_loc_0_fu_274_reg[6]_0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ,
    \add_ln1488_reg_1251_reg[2]_0 ,
    \add_ln1488_reg_1251_reg[0]_0 ,
    \or_ln1592_2_reg_1266_reg[0]_1 ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \b_reg_3211_pp0_iter10_reg_reg[3]__0 ,
    \bSerie_V_reg[25] ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0 ,
    \add_ln1488_reg_1251_reg[1]_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[7]__0 ,
    ap_enable_reg_pp0_iter11_reg_0,
    \q0_reg[7]_9 ,
    \q0_reg[1]_9 ,
    \or_ln1592_reg_1256_reg[0]_1 ,
    \or_ln1592_reg_1256_reg[0]_2 ,
    \or_ln1592_reg_1256_reg[0]_3 ,
    \or_ln1592_reg_1256_reg[0]_4 ,
    \rampVal_3_loc_0_fu_302_reg[2]_0 ,
    \bSerie_V_reg[22] ,
    \bSerie_V_reg[23]_0 ,
    \bSerie_V_reg[24]_0 ,
    \bSerie_V_reg[25]_0 ,
    \bSerie_V_reg[26]_0 ,
    \rampVal_2_loc_0_fu_266_reg[7]_0 ,
    \bSerie_V_reg[27] ,
    \or_ln1592_2_reg_1266_reg[0]_2 ,
    \hdata_loc_0_fu_274_reg[1]_0 ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_enable_reg_pp0_iter11_reg_1,
    \rampStart_load_reg_1217_reg[7]_1 ,
    \rampVal_3_loc_0_fu_302_reg[1]_0 ,
    \rampStart_load_reg_1217_reg[2]_0 ,
    \rampStart_load_reg_1217_reg[1]_0 ,
    \add_ln1488_reg_1251_reg[2]_1 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \phi_mul_fu_446_reg[15] ,
    add_ln1258_2_fu_1524_p2__0,
    p_reg_reg_9,
    \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[2]_1 ,
    mOutPtr110_out,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg,
    \b_reg_3211_pp0_iter10_reg_reg[1]__0 ,
    \rampStart_load_reg_1217_reg[5]_1 ,
    \add_ln1488_reg_1251_reg[3]_0 ,
    p_reg_reg_10,
    p_reg_reg_11,
    \rampVal_3_loc_0_fu_302_reg[4]_0 ,
    \rampVal_3_loc_0_fu_302_reg[3]_0 ,
    \rampVal_3_loc_0_fu_302_reg[2]_1 ,
    \rampVal_3_loc_0_fu_302_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_3 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[5]_1 ,
    \rSerie_V_reg[26] ,
    \select_ln260_reg_1223_reg[7]_0 ,
    ap_clk,
    E,
    p_5_in,
    and_ln1756_3_fu_549_p2,
    ap_rst_n_inv,
    and_ln1560_1_fu_473_p2,
    and_ln1379_1_fu_459_p2,
    p,
    out,
    p_59_in,
    \q0_reg[7]_10 ,
    O,
    \phi_mul_fu_446_reg[7] ,
    \phi_mul_fu_446_reg[11] ,
    \phi_mul_fu_446_reg[15]_0 ,
    \q0_reg[7]_11 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ,
    \and_ln1292_reg_3188_reg[0] ,
    q0_reg,
    \icmp_ln1050_reg_3196_reg[0] ,
    \icmp_ln1050_reg_3196_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \hdata_flag_1_fu_458_reg[0] ,
    \hdata_new_0_fu_278_reg[0]_0 ,
    \icmp_ln1584_reg_3164_reg[0] ,
    cmp6_i_fu_650_p2,
    \and_ln1219_reg_3192_reg[0] ,
    cmp2_i322_fu_630_p2,
    \hdata_loc_0_fu_274_reg[0]_0 ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_4 ,
    \rampStart_reg[7]_0 ,
    \rampStart_reg[3]_0 ,
    \rampStart_reg[7]_1 ,
    bSerie_V0,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ,
    \xCount_V_3_reg[9]_0 ,
    \hBarSel_3_reg[0] ,
    \xCount_V_3_reg[3] ,
    DI,
    S,
    \xCount_V_3_reg[9]_1 ,
    \yCount_V_3_reg[9]_i_5 ,
    \yCount_V_3_reg[0] ,
    \yCount_V_3_reg[9]_i_10 ,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \x_fu_450_reg[15]_i_4 ,
    \xCount_V_2_reg[9]_i_4 ,
    trunc_ln_fu_157_p4,
    icmp_ln518_fu_859_p2_carry__0_0,
    \vHatch_reg[0]_i_7_0 ,
    add_ln1398_fu_187_p2,
    \xCount_V_2_reg[0] ,
    \vHatch[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    \hdata_loc_0_fu_274_reg[0]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \rampVal_2_loc_0_fu_266_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \zonePlateVDelta_reg[15]_0 ,
    add_ln1298_fu_1614_p2,
    ap_rst_n,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \hBarSel_4_loc_0_fu_294_reg[2]_0 ,
    \hBarSel_4_loc_0_fu_294_reg[2]_1 ,
    \hBarSel_2_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ,
    \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ,
    \rampVal_reg[0]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ,
    \zonePlateVDelta_reg[15]_i_4 ,
    \phi_mul_fu_446_reg[15]_1 ,
    \x_fu_450_reg[0] ,
    \zonePlateVDelta_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    \hdata_loc_0_fu_274_reg[0]_2 ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_7 ,
    \rampVal_2_new_0_fu_270_reg[0]_0 ,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    ovrlayYUV_empty_n,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0,
    grp_v_tpgHlsDataFlow_fu_315_ap_continue,
    \add_ln1259_reg_3251_reg[15] ,
    \g_2_reg_3269_reg[7] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 );
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[3] ;
  output and_ln1560_1_reg_575_pp0_iter1_reg;
  output [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  output \q0_reg[1]_1 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[0] ;
  output \q0_reg[6] ;
  output ap_enable_reg_pp0_iter4_reg;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter11_reg;
  output ap_enable_reg_pp0_iter12_reg;
  output \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] ;
  output \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ;
  output \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  output \q0_reg[1]_3 ;
  output [2:0]D;
  output [10:0]sel;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[1]_4 ;
  output [14:0]\phi_mul_fu_446_reg[14] ;
  output \q0_reg[0]_0 ;
  output [0:0]q0;
  output \q0_reg[6]_0 ;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter12_reg_0;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output \or_ln1592_reg_1256_reg[0]_0 ;
  output \or_ln1592_2_reg_1266_reg[0]_0 ;
  output [5:0]\rampStart_load_reg_1217_reg[7]_0 ;
  output [7:0]Q;
  output [0:0]\y_fu_250_reg[15]_0 ;
  output start_once_reg;
  output [0:0]\bSerie_V_reg[21] ;
  output \bSerie_V_reg[3]__0 ;
  output \bSerie_V_reg[0]__0 ;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output [7:0]g_reg_3206_pp0_iter4_reg;
  output [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ;
  output [0:0]\gSerie_V_reg[21] ;
  output [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ;
  output \q0_reg[7]_3 ;
  output \q0_reg[7]_4 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  output [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  output [3:0]\q0_reg[1]_5 ;
  output \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  output \q0_reg[5] ;
  output [0:0]\y_1_reg_1238_reg[15]_0 ;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  output [9:0]\xCount_V_3_reg[9] ;
  output [0:0]\xCount_V_3_reg[1] ;
  output [4:0]\yCount_V_3_reg[9] ;
  output [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  output p_reg_reg;
  output [23:0]in;
  output \rampStart_load_reg_1217_reg[6]_0 ;
  output p_reg_reg_0;
  output \rampStart_load_reg_1217_reg[0]_0 ;
  output \q0_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  output \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  output \q0_reg[1]_6 ;
  output \q0_reg[1]_7 ;
  output \bSerie_V_reg[26] ;
  output \add_ln1488_reg_1251_reg[7]_0 ;
  output \q0_reg[7]_5 ;
  output p_reg_reg_1;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  output p_reg_reg_2;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  output p_reg_reg_3;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ;
  output \vHatch_reg[0] ;
  output \q0_reg[7]_6 ;
  output [1:0]\q0_reg[7]_7 ;
  output \q0_reg[7]_8 ;
  output \vHatch_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[4]_0 ;
  output p_reg_reg_4;
  output [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  output \rampStart_load_reg_1217_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \rampStart_load_reg_1217_reg[5]_0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  output \vHatch_reg[0]_1 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  output \add_ln1488_reg_1251_reg[4]_0 ;
  output \rSerie_V_reg[21] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  output \rampStart_load_reg_1217_reg[3]_0 ;
  output \q0_reg[1]_8 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  output \add_ln1488_reg_1251_reg[5]_0 ;
  output [2:0]\add_ln1488_reg_1251_reg[6]_0 ;
  output [2:0]\hdata_loc_0_fu_274_reg[6]_0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  output \add_ln1488_reg_1251_reg[2]_0 ;
  output \add_ln1488_reg_1251_reg[0]_0 ;
  output \or_ln1592_2_reg_1266_reg[0]_1 ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  output \bSerie_V_reg[25] ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  output \add_ln1488_reg_1251_reg[1]_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  output ap_enable_reg_pp0_iter11_reg_0;
  output [1:0]\q0_reg[7]_9 ;
  output \q0_reg[1]_9 ;
  output \or_ln1592_reg_1256_reg[0]_1 ;
  output \or_ln1592_reg_1256_reg[0]_2 ;
  output \or_ln1592_reg_1256_reg[0]_3 ;
  output \or_ln1592_reg_1256_reg[0]_4 ;
  output \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  output \bSerie_V_reg[22] ;
  output \bSerie_V_reg[23]_0 ;
  output \bSerie_V_reg[24]_0 ;
  output \bSerie_V_reg[25]_0 ;
  output \bSerie_V_reg[26]_0 ;
  output [1:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  output \bSerie_V_reg[27] ;
  output \or_ln1592_2_reg_1266_reg[0]_2 ;
  output \hdata_loc_0_fu_274_reg[1]_0 ;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output ap_enable_reg_pp0_iter11_reg_1;
  output \rampStart_load_reg_1217_reg[7]_1 ;
  output [0:0]\rampVal_3_loc_0_fu_302_reg[1]_0 ;
  output \rampStart_load_reg_1217_reg[2]_0 ;
  output \rampStart_load_reg_1217_reg[1]_0 ;
  output \add_ln1488_reg_1251_reg[2]_1 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  output [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  output [0:0]\phi_mul_fu_446_reg[15] ;
  output [7:0]add_ln1258_2_fu_1524_p2__0;
  output [0:0]p_reg_reg_9;
  output [14:0]\zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[2]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg;
  output \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  output \rampStart_load_reg_1217_reg[5]_1 ;
  output \add_ln1488_reg_1251_reg[3]_0 ;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output \rampVal_3_loc_0_fu_302_reg[4]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[3]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[2]_1 ;
  output \rampVal_3_loc_0_fu_302_reg[1]_1 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg;
  output [0:0]\q0_reg[3]_0 ;
  output [2:0]\q0_reg[3]_1 ;
  output [2:0]\q0_reg[5]_1 ;
  output [0:0]\rSerie_V_reg[26] ;
  output [7:0]\select_ln260_reg_1223_reg[7]_0 ;
  input ap_clk;
  input [0:0]E;
  input p_5_in;
  input and_ln1756_3_fu_549_p2;
  input ap_rst_n_inv;
  input and_ln1560_1_fu_473_p2;
  input and_ln1379_1_fu_459_p2;
  input [15:0]p;
  input [19:0]out;
  input p_59_in;
  input \q0_reg[7]_10 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7] ;
  input [3:0]\phi_mul_fu_446_reg[11] ;
  input [3:0]\phi_mul_fu_446_reg[15]_0 ;
  input \q0_reg[7]_11 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  input \and_ln1292_reg_3188_reg[0] ;
  input q0_reg;
  input \icmp_ln1050_reg_3196_reg[0] ;
  input \icmp_ln1050_reg_3196_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \hdata_flag_1_fu_458_reg[0] ;
  input \hdata_new_0_fu_278_reg[0]_0 ;
  input \icmp_ln1584_reg_3164_reg[0] ;
  input cmp6_i_fu_650_p2;
  input \and_ln1219_reg_3192_reg[0] ;
  input cmp2_i322_fu_630_p2;
  input [1:0]\hdata_loc_0_fu_274_reg[0]_0 ;
  input grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  input [0:0]\ap_CS_fsm_reg[2]_4 ;
  input [6:0]\rampStart_reg[7]_0 ;
  input [3:0]\rampStart_reg[3]_0 ;
  input [3:0]\rampStart_reg[7]_1 ;
  input bSerie_V0;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  input \xCount_V_3_reg[9]_0 ;
  input [0:0]\hBarSel_3_reg[0] ;
  input [3:0]\xCount_V_3_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\xCount_V_3_reg[9]_1 ;
  input [2:0]\yCount_V_3_reg[9]_i_5 ;
  input [2:0]\yCount_V_3_reg[0] ;
  input [4:0]\yCount_V_3_reg[9]_i_10 ;
  input [9:0]trunc_ln1_fu_229_p4;
  input [9:0]add_ln1329_fu_245_p2;
  input [12:0]\x_fu_450_reg[15]_i_4 ;
  input [13:0]\xCount_V_2_reg[9]_i_4 ;
  input [9:0]trunc_ln_fu_157_p4;
  input [14:0]icmp_ln518_fu_859_p2_carry__0_0;
  input [13:0]\vHatch_reg[0]_i_7_0 ;
  input [9:0]add_ln1398_fu_187_p2;
  input [0:0]\xCount_V_2_reg[0] ;
  input [0:0]\vHatch[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input \hdata_loc_0_fu_274_reg[0]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \rampVal_2_loc_0_fu_266_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]add_ln1298_fu_1614_p2;
  input ap_rst_n;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_1 ;
  input \hBarSel_2_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  input \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ;
  input \rampVal_reg[0]_0 ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  input [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  input [0:0]\phi_mul_fu_446_reg[15]_1 ;
  input [0:0]\x_fu_450_reg[0] ;
  input \zonePlateVDelta_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input \hdata_loc_0_fu_274_reg[0]_2 ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_7 ;
  input [0:0]\rampVal_2_new_0_fu_270_reg[0]_0 ;
  input \mOutPtr_reg[4] ;
  input [0:0]\mOutPtr_reg[4]_0 ;
  input ovrlayYUV_empty_n;
  input [1:0]grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0;
  input grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  input [0:0]\add_ln1259_reg_3251_reg[15] ;
  input [7:0]\g_2_reg_3269_reg[7] ;
  input [7:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  input [4:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]Sel_fu_877_p4;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire [0:0]\add_ln1259_reg_3251_reg[15] ;
  wire [15:0]add_ln1296_fu_1602_p2;
  wire [15:0]add_ln1298_fu_1614_p2;
  wire [9:0]add_ln1329_fu_245_p2;
  wire [9:0]add_ln1398_fu_187_p2;
  wire [7:0]add_ln1488_fu_887_p2;
  wire add_ln1488_fu_887_p2_carry__0_i_1_n_3;
  wire add_ln1488_fu_887_p2_carry__0_i_2_n_3;
  wire add_ln1488_fu_887_p2_carry__0_i_3_n_3;
  wire add_ln1488_fu_887_p2_carry__0_i_4_n_3;
  wire add_ln1488_fu_887_p2_carry__0_n_4;
  wire add_ln1488_fu_887_p2_carry__0_n_5;
  wire add_ln1488_fu_887_p2_carry__0_n_6;
  wire add_ln1488_fu_887_p2_carry_i_1_n_3;
  wire add_ln1488_fu_887_p2_carry_i_2_n_3;
  wire add_ln1488_fu_887_p2_carry_i_3_n_3;
  wire add_ln1488_fu_887_p2_carry_i_4_n_3;
  wire add_ln1488_fu_887_p2_carry_n_3;
  wire add_ln1488_fu_887_p2_carry_n_4;
  wire add_ln1488_fu_887_p2_carry_n_5;
  wire add_ln1488_fu_887_p2_carry_n_6;
  wire [7:0]add_ln1488_reg_1251;
  wire \add_ln1488_reg_1251_reg[0]_0 ;
  wire \add_ln1488_reg_1251_reg[1]_0 ;
  wire \add_ln1488_reg_1251_reg[2]_0 ;
  wire \add_ln1488_reg_1251_reg[2]_1 ;
  wire \add_ln1488_reg_1251_reg[3]_0 ;
  wire \add_ln1488_reg_1251_reg[4]_0 ;
  wire \add_ln1488_reg_1251_reg[5]_0 ;
  wire [2:0]\add_ln1488_reg_1251_reg[6]_0 ;
  wire \add_ln1488_reg_1251_reg[7]_0 ;
  wire [7:0]add_ln705_fu_937_p2;
  wire add_ln705_fu_937_p2_carry__0_n_4;
  wire add_ln705_fu_937_p2_carry__0_n_5;
  wire add_ln705_fu_937_p2_carry__0_n_6;
  wire add_ln705_fu_937_p2_carry_n_3;
  wire add_ln705_fu_937_p2_carry_n_4;
  wire add_ln705_fu_937_p2_carry_n_5;
  wire add_ln705_fu_937_p2_carry_n_6;
  wire and_ln1219_reg_3192;
  wire \and_ln1219_reg_3192[0]_i_1_n_3 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ;
  wire \and_ln1219_reg_3192_reg[0] ;
  wire and_ln1292_reg_3188;
  wire \and_ln1292_reg_3188[0]_i_1_n_3 ;
  wire \and_ln1292_reg_3188_reg[0] ;
  wire and_ln1379_1_fu_459_p2;
  wire and_ln1560_1_fu_473_p2;
  wire and_ln1560_1_reg_575_pp0_iter1_reg;
  wire and_ln1756_3_fu_549_p2;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  wire \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2]_4 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0;
  wire bSerie_V0;
  wire \bSerie_V_reg[0]__0 ;
  wire [0:0]\bSerie_V_reg[21] ;
  wire \bSerie_V_reg[22] ;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[23]_0 ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[24]_0 ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[25]_0 ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[26]_0 ;
  wire \bSerie_V_reg[27] ;
  wire \bSerie_V_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  wire cmp12_i_fu_870_p2;
  wire cmp12_i_reg_1246;
  wire \cmp12_i_reg_1246[0]_i_3_n_3 ;
  wire \cmp12_i_reg_1246[0]_i_4_n_3 ;
  wire \cmp12_i_reg_1246[0]_i_5_n_3 ;
  wire cmp2_i322_fu_630_p2;
  wire cmp6_i_fu_650_p2;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire [0:0]\gSerie_V_reg[21] ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  wire [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ;
  wire [7:0]\g_2_reg_3269_reg[7] ;
  wire [7:0]g_reg_3206_pp0_iter4_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire [2:2]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_222;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_223;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_242;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_26;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_357;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_358;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_380;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_381;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_382;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_383;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_384;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_385;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_386;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_387;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_388;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_389;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_390;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_391;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_392;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_393;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_394;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_395;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_396;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_397;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_398;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_399;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_400;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_401;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_402;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_403;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_404;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_405;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_406;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_407;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_408;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_409;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_410;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_411;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_412;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_413;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_414;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_415;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_416;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_417;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_418;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_419;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_420;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_430;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_431;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_432;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire grp_tpgPatternCheckerBoard_fu_970_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_i_1_n_3;
  wire \grp_tpgPatternCrossHatch_fu_1032/icmp_ln1404_2_fu_223_p2 ;
  wire grp_tpgPatternCrossHatch_fu_1032_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_i_1_n_3;
  wire [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0;
  wire hBarSel_20;
  wire \hBarSel_2[0]_i_1_n_3 ;
  wire \hBarSel_2[1]_i_1_n_3 ;
  wire \hBarSel_2[2]_i_1_n_3 ;
  wire \hBarSel_2_reg[0]_0 ;
  wire \hBarSel_2_reg_n_3_[0] ;
  wire \hBarSel_2_reg_n_3_[1] ;
  wire \hBarSel_2_reg_n_3_[2] ;
  wire [0:0]\hBarSel_3_reg[0] ;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \hBarSel_4_loc_0_fu_294[0]_i_1_n_3 ;
  wire \hBarSel_4_loc_0_fu_294[1]_i_1_n_3 ;
  wire \hBarSel_4_loc_0_fu_294[2]_i_1_n_3 ;
  wire \hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_1 ;
  wire [7:0]hdata;
  wire hdata0;
  wire \hdata_flag_0_reg_400_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_458[0]_i_1_n_3 ;
  wire \hdata_flag_1_fu_458_reg[0] ;
  wire [7:0]hdata_loc_0_fu_274;
  wire [1:0]\hdata_loc_0_fu_274_reg[0]_0 ;
  wire \hdata_loc_0_fu_274_reg[0]_1 ;
  wire \hdata_loc_0_fu_274_reg[0]_2 ;
  wire \hdata_loc_0_fu_274_reg[1]_0 ;
  wire [2:0]\hdata_loc_0_fu_274_reg[6]_0 ;
  wire [7:0]hdata_new_0_fu_278;
  wire hdata_new_0_fu_2780;
  wire \hdata_new_0_fu_278_reg[0]_0 ;
  wire icmp_ln1027_fu_1129_p2;
  wire \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] ;
  wire icmp_ln1027_reg_3158_pp0_iter8_reg;
  wire icmp_ln1050_fu_1276_p2;
  wire icmp_ln1050_reg_3196;
  wire \icmp_ln1050_reg_3196[0]_i_1_n_3 ;
  wire \icmp_ln1050_reg_3196[0]_i_6_n_3 ;
  wire \icmp_ln1050_reg_3196_reg[0] ;
  wire \icmp_ln1050_reg_3196_reg[0]_0 ;
  wire icmp_ln1073_reg_3232;
  wire \icmp_ln1073_reg_3232[0]_i_1_n_3 ;
  wire icmp_ln1285_reg_3184;
  wire \icmp_ln1285_reg_3184[0]_i_1_n_3 ;
  wire icmp_ln1285_reg_3184_pp0_iter3_reg;
  wire \icmp_ln1584_reg_3164_reg[0] ;
  wire icmp_ln518_fu_859_p2;
  wire [14:0]icmp_ln518_fu_859_p2_carry__0_0;
  wire icmp_ln518_fu_859_p2_carry__0_i_2_n_3;
  wire icmp_ln518_fu_859_p2_carry__0_n_6;
  wire icmp_ln518_fu_859_p2_carry_i_1_n_3;
  wire icmp_ln518_fu_859_p2_carry_i_2_n_3;
  wire icmp_ln518_fu_859_p2_carry_i_3_n_3;
  wire icmp_ln518_fu_859_p2_carry_i_4_n_3;
  wire icmp_ln518_fu_859_p2_carry_n_3;
  wire icmp_ln518_fu_859_p2_carry_n_4;
  wire icmp_ln518_fu_859_p2_carry_n_5;
  wire icmp_ln518_fu_859_p2_carry_n_6;
  wire [23:0]in;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire or_ln1592_1_fu_918_p2;
  wire or_ln1592_1_reg_1261;
  wire or_ln1592_2_fu_925_p2;
  wire \or_ln1592_2_reg_1266_reg[0]_0 ;
  wire \or_ln1592_2_reg_1266_reg[0]_1 ;
  wire \or_ln1592_2_reg_1266_reg[0]_2 ;
  wire or_ln1592_fu_905_p2;
  wire \or_ln1592_reg_1256_reg[0]_0 ;
  wire \or_ln1592_reg_1256_reg[0]_1 ;
  wire \or_ln1592_reg_1256_reg[0]_2 ;
  wire \or_ln1592_reg_1256_reg[0]_3 ;
  wire \or_ln1592_reg_1256_reg[0]_4 ;
  wire [19:0]out;
  wire ovrlayYUV_empty_n;
  wire [15:0]p;
  wire p_0_0_0_0_0489_lcssa496_fu_2540;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire p_0_1_0_0_0491_lcssa499_fu_2580;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire [4:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire p_0_2_0_0_0493_lcssa502_fu_2620;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_30_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  wire [7:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  wire [7:0]p_1_in;
  wire p_59_in;
  wire p_5_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [0:0]p_reg_reg_9;
  wire [3:0]\phi_mul_fu_446_reg[11] ;
  wire [14:0]\phi_mul_fu_446_reg[14] ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire [3:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [3:0]\phi_mul_fu_446_reg[7] ;
  wire [0:0]q0;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[1]_i_2_n_3 ;
  wire \q0[5]_i_1_n_3 ;
  wire \q0[6]_i_1_n_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire q0_reg;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire [3:0]\q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[1]_9 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [2:0]\q0_reg[3]_1 ;
  wire \q0_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[5]_0 ;
  wire [2:0]\q0_reg[5]_1 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire [1:0]\q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire [1:0]\q0_reg[7]_9 ;
  wire \rSerie_V_reg[21] ;
  wire [0:0]\rSerie_V_reg[26] ;
  wire [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  wire [6:4]rampStart_load_reg_1217;
  wire \rampStart_load_reg_1217_reg[0]_0 ;
  wire \rampStart_load_reg_1217_reg[1]_0 ;
  wire \rampStart_load_reg_1217_reg[2]_0 ;
  wire \rampStart_load_reg_1217_reg[3]_0 ;
  wire \rampStart_load_reg_1217_reg[4]_0 ;
  wire \rampStart_load_reg_1217_reg[5]_0 ;
  wire \rampStart_load_reg_1217_reg[5]_1 ;
  wire \rampStart_load_reg_1217_reg[6]_0 ;
  wire [5:0]\rampStart_load_reg_1217_reg[7]_0 ;
  wire \rampStart_load_reg_1217_reg[7]_1 ;
  wire [3:0]\rampStart_reg[3]_0 ;
  wire [6:0]\rampStart_reg[7]_0 ;
  wire [3:0]\rampStart_reg[7]_1 ;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_3 ;
  wire \rampVal[5]_i_2_n_3 ;
  wire \rampVal[7]_i_4_n_3 ;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:0]rampVal_2;
  wire rampVal_20;
  wire \rampVal_2_flag_0_reg_412_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_454[0]_i_1_n_3 ;
  wire [7:0]rampVal_2_loc_0_fu_266;
  wire \rampVal_2_loc_0_fu_266[7]_i_1_n_3 ;
  wire [1:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  wire \rampVal_2_loc_0_fu_266_reg[7]_1 ;
  wire [7:0]rampVal_2_new_0_fu_270;
  wire [0:0]\rampVal_2_new_0_fu_270_reg[0]_0 ;
  wire \rampVal_3_flag_0_reg_388_reg_n_3_[0] ;
  wire \rampVal_3_flag_1_fu_462[0]_i_1_n_3 ;
  wire [7:0]rampVal_3_loc_0_fu_302;
  wire [0:0]\rampVal_3_loc_0_fu_302_reg[1]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[1]_1 ;
  wire \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[2]_1 ;
  wire \rampVal_3_loc_0_fu_302_reg[3]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[4]_0 ;
  wire [7:0]rampVal_3_new_0_fu_306;
  wire rampVal_3_new_0_fu_3060;
  wire \rampVal_loc_0_fu_298[3]_i_3_n_3 ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  wire \rampVal_reg[0]_0 ;
  wire \rampVal_reg_n_3_[0] ;
  wire \rampVal_reg_n_3_[1] ;
  wire \rampVal_reg_n_3_[2] ;
  wire \rampVal_reg_n_3_[3] ;
  wire \rampVal_reg_n_3_[4] ;
  wire \rampVal_reg_n_3_[5] ;
  wire \rampVal_reg_n_3_[6] ;
  wire \rampVal_reg_n_3_[7] ;
  wire [10:0]sel;
  wire select_ln260_reg_1223;
  wire [7:0]\select_ln260_reg_1223_reg[7]_0 ;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire [10:1]sub_ln232_fu_1416_p2;
  wire [0:0]tpgSinTableArray_9bit_address2;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  wire \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 ;
  wire \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ;
  wire [9:0]trunc_ln_fu_157_p4;
  wire \vHatch[0]_i_16_n_3 ;
  wire \vHatch[0]_i_25_n_3 ;
  wire \vHatch[0]_i_26_n_3 ;
  wire \vHatch[0]_i_27_n_3 ;
  wire \vHatch[0]_i_28_n_3 ;
  wire [0:0]\vHatch[0]_i_3 ;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire \vHatch_reg[0]_i_14_n_3 ;
  wire \vHatch_reg[0]_i_14_n_4 ;
  wire \vHatch_reg[0]_i_14_n_5 ;
  wire \vHatch_reg[0]_i_14_n_6 ;
  wire [13:0]\vHatch_reg[0]_i_7_0 ;
  wire \vHatch_reg[0]_i_7_n_6 ;
  wire xBar_V0;
  wire \xBar_V[10]_i_10_n_3 ;
  wire \xBar_V[10]_i_11_n_3 ;
  wire \xBar_V[10]_i_4_n_3 ;
  wire \xBar_V[10]_i_7_n_3 ;
  wire \xBar_V[10]_i_8_n_3 ;
  wire \xBar_V[10]_i_9_n_3 ;
  wire \xBar_V[3]_i_10_n_3 ;
  wire \xBar_V[3]_i_2_n_3 ;
  wire \xBar_V[3]_i_4_n_3 ;
  wire \xBar_V[3]_i_5_n_3 ;
  wire \xBar_V[3]_i_7_n_3 ;
  wire \xBar_V[3]_i_8_n_3 ;
  wire \xBar_V[3]_i_9_n_3 ;
  wire \xBar_V[4]_i_2_n_3 ;
  wire \xBar_V[5]_i_2_n_3 ;
  wire \xBar_V[7]_i_10_n_3 ;
  wire \xBar_V[7]_i_11_n_3 ;
  wire \xBar_V[7]_i_2_n_3 ;
  wire \xBar_V[7]_i_4_n_3 ;
  wire \xBar_V[7]_i_5_n_3 ;
  wire \xBar_V[7]_i_6_n_3 ;
  wire \xBar_V[7]_i_7_n_3 ;
  wire \xBar_V[7]_i_8_n_3 ;
  wire \xBar_V[7]_i_9_n_3 ;
  wire \xBar_V[8]_i_2_n_3 ;
  wire [10:0]xBar_V_loc_0_fu_290;
  wire \xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire \xBar_V_reg[10]_i_6_n_5 ;
  wire \xBar_V_reg[10]_i_6_n_6 ;
  wire \xBar_V_reg[3]_i_3_n_3 ;
  wire \xBar_V_reg[3]_i_3_n_4 ;
  wire \xBar_V_reg[3]_i_3_n_5 ;
  wire \xBar_V_reg[3]_i_3_n_6 ;
  wire \xBar_V_reg[7]_i_3_n_3 ;
  wire \xBar_V_reg[7]_i_3_n_4 ;
  wire \xBar_V_reg[7]_i_3_n_5 ;
  wire \xBar_V_reg[7]_i_3_n_6 ;
  wire \xBar_V_reg_n_3_[0] ;
  wire \xBar_V_reg_n_3_[10] ;
  wire \xBar_V_reg_n_3_[1] ;
  wire \xBar_V_reg_n_3_[2] ;
  wire \xBar_V_reg_n_3_[3] ;
  wire \xBar_V_reg_n_3_[4] ;
  wire \xBar_V_reg_n_3_[5] ;
  wire \xBar_V_reg_n_3_[6] ;
  wire \xBar_V_reg_n_3_[7] ;
  wire \xBar_V_reg_n_3_[8] ;
  wire \xBar_V_reg_n_3_[9] ;
  wire \xCount_V_1[5]_i_4_n_3 ;
  wire \xCount_V_1[5]_i_5_n_3 ;
  wire \xCount_V_1[5]_i_6_n_3 ;
  wire \xCount_V_1[5]_i_7_n_3 ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire [13:0]\xCount_V_2_reg[9]_i_4 ;
  wire [0:0]\xCount_V_3_reg[1] ;
  wire [3:0]\xCount_V_3_reg[3] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire \xCount_V_3_reg[9]_0 ;
  wire [0:0]\xCount_V_3_reg[9]_1 ;
  wire [15:1]x_2_reg_3129_pp0_iter8_reg;
  wire [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  wire [0:0]\x_fu_450_reg[0] ;
  wire [12:0]\x_fu_450_reg[15]_i_4 ;
  wire \yCount_V_1[5]_i_7_n_3 ;
  wire \yCount_V_3[9]_i_8_n_3 ;
  wire [2:0]\yCount_V_3_reg[0] ;
  wire [4:0]\yCount_V_3_reg[9] ;
  wire [4:0]\yCount_V_3_reg[9]_i_10 ;
  wire [2:0]\yCount_V_3_reg[9]_i_5 ;
  wire [14:0]y_1_reg_1238;
  wire [0:0]\y_1_reg_1238_reg[15]_0 ;
  wire \y_fu_250[0]_i_3_n_3 ;
  wire \y_fu_250_reg[0]_i_2_n_10 ;
  wire \y_fu_250_reg[0]_i_2_n_3 ;
  wire \y_fu_250_reg[0]_i_2_n_4 ;
  wire \y_fu_250_reg[0]_i_2_n_5 ;
  wire \y_fu_250_reg[0]_i_2_n_6 ;
  wire \y_fu_250_reg[0]_i_2_n_7 ;
  wire \y_fu_250_reg[0]_i_2_n_8 ;
  wire \y_fu_250_reg[0]_i_2_n_9 ;
  wire \y_fu_250_reg[12]_i_1_n_10 ;
  wire \y_fu_250_reg[12]_i_1_n_4 ;
  wire \y_fu_250_reg[12]_i_1_n_5 ;
  wire \y_fu_250_reg[12]_i_1_n_6 ;
  wire \y_fu_250_reg[12]_i_1_n_7 ;
  wire \y_fu_250_reg[12]_i_1_n_8 ;
  wire \y_fu_250_reg[12]_i_1_n_9 ;
  wire [0:0]\y_fu_250_reg[15]_0 ;
  wire \y_fu_250_reg[4]_i_1_n_10 ;
  wire \y_fu_250_reg[4]_i_1_n_3 ;
  wire \y_fu_250_reg[4]_i_1_n_4 ;
  wire \y_fu_250_reg[4]_i_1_n_5 ;
  wire \y_fu_250_reg[4]_i_1_n_6 ;
  wire \y_fu_250_reg[4]_i_1_n_7 ;
  wire \y_fu_250_reg[4]_i_1_n_8 ;
  wire \y_fu_250_reg[4]_i_1_n_9 ;
  wire \y_fu_250_reg[8]_i_1_n_10 ;
  wire \y_fu_250_reg[8]_i_1_n_3 ;
  wire \y_fu_250_reg[8]_i_1_n_4 ;
  wire \y_fu_250_reg[8]_i_1_n_5 ;
  wire \y_fu_250_reg[8]_i_1_n_6 ;
  wire \y_fu_250_reg[8]_i_1_n_7 ;
  wire \y_fu_250_reg[8]_i_1_n_8 ;
  wire \y_fu_250_reg[8]_i_1_n_9 ;
  wire \y_fu_250_reg_n_3_[0] ;
  wire \y_fu_250_reg_n_3_[10] ;
  wire \y_fu_250_reg_n_3_[11] ;
  wire \y_fu_250_reg_n_3_[12] ;
  wire \y_fu_250_reg_n_3_[13] ;
  wire \y_fu_250_reg_n_3_[14] ;
  wire \y_fu_250_reg_n_3_[1] ;
  wire \y_fu_250_reg_n_3_[2] ;
  wire \y_fu_250_reg_n_3_[3] ;
  wire \y_fu_250_reg_n_3_[4] ;
  wire \y_fu_250_reg_n_3_[5] ;
  wire \y_fu_250_reg_n_3_[8] ;
  wire \y_fu_250_reg_n_3_[9] ;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[11]_i_3_n_3 ;
  wire \zonePlateVAddr[11]_i_4_n_3 ;
  wire \zonePlateVAddr[11]_i_5_n_3 ;
  wire \zonePlateVAddr[11]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_7_n_3 ;
  wire \zonePlateVAddr[15]_i_8_n_3 ;
  wire \zonePlateVAddr[15]_i_9_n_3 ;
  wire \zonePlateVAddr[3]_i_2_n_3 ;
  wire \zonePlateVAddr[3]_i_3_n_3 ;
  wire \zonePlateVAddr[3]_i_4_n_3 ;
  wire \zonePlateVAddr[3]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_1_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire [15:0]zonePlateVAddr_loc_0_fu_286;
  wire \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_4 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_5 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_6 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_3 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_4 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_5 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVAddr_reg_n_3_[0] ;
  wire \zonePlateVAddr_reg_n_3_[10] ;
  wire \zonePlateVAddr_reg_n_3_[11] ;
  wire \zonePlateVAddr_reg_n_3_[12] ;
  wire \zonePlateVAddr_reg_n_3_[13] ;
  wire \zonePlateVAddr_reg_n_3_[14] ;
  wire \zonePlateVAddr_reg_n_3_[15] ;
  wire \zonePlateVAddr_reg_n_3_[1] ;
  wire \zonePlateVAddr_reg_n_3_[2] ;
  wire \zonePlateVAddr_reg_n_3_[3] ;
  wire \zonePlateVAddr_reg_n_3_[4] ;
  wire \zonePlateVAddr_reg_n_3_[5] ;
  wire \zonePlateVAddr_reg_n_3_[6] ;
  wire \zonePlateVAddr_reg_n_3_[7] ;
  wire \zonePlateVAddr_reg_n_3_[8] ;
  wire \zonePlateVAddr_reg_n_3_[9] ;
  wire zonePlateVDelta0;
  wire [15:15]zonePlateVDelta_loc_0_fu_282;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  wire [14:0]\zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire \zonePlateVDelta_reg[0]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  wire \zonePlateVDelta_reg_n_3_[0] ;
  wire \zonePlateVDelta_reg_n_3_[10] ;
  wire \zonePlateVDelta_reg_n_3_[11] ;
  wire \zonePlateVDelta_reg_n_3_[12] ;
  wire \zonePlateVDelta_reg_n_3_[13] ;
  wire \zonePlateVDelta_reg_n_3_[14] ;
  wire \zonePlateVDelta_reg_n_3_[15] ;
  wire \zonePlateVDelta_reg_n_3_[1] ;
  wire \zonePlateVDelta_reg_n_3_[2] ;
  wire \zonePlateVDelta_reg_n_3_[3] ;
  wire \zonePlateVDelta_reg_n_3_[4] ;
  wire \zonePlateVDelta_reg_n_3_[5] ;
  wire \zonePlateVDelta_reg_n_3_[6] ;
  wire \zonePlateVDelta_reg_n_3_[7] ;
  wire \zonePlateVDelta_reg_n_3_[8] ;
  wire \zonePlateVDelta_reg_n_3_[9] ;
  wire [3:3]NLW_add_ln1488_fu_887_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln705_fu_937_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln518_fu_859_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln518_fu_859_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln518_fu_859_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_vHatch_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_vHatch_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_vHatch_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_xBar_V_reg[10]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_xBar_V_reg[10]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_xBar_V_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_250_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_887_p2_carry
       (.CI(1'b0),
        .CO({add_ln1488_fu_887_p2_carry_n_3,add_ln1488_fu_887_p2_carry_n_4,add_ln1488_fu_887_p2_carry_n_5,add_ln1488_fu_887_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(add_ln1488_fu_887_p2[3:0]),
        .S({add_ln1488_fu_887_p2_carry_i_1_n_3,add_ln1488_fu_887_p2_carry_i_2_n_3,add_ln1488_fu_887_p2_carry_i_3_n_3,add_ln1488_fu_887_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_887_p2_carry__0
       (.CI(add_ln1488_fu_887_p2_carry_n_3),
        .CO({NLW_add_ln1488_fu_887_p2_carry__0_CO_UNCONNECTED[3],add_ln1488_fu_887_p2_carry__0_n_4,add_ln1488_fu_887_p2_carry__0_n_5,add_ln1488_fu_887_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(add_ln1488_fu_887_p2[7:4]),
        .S({add_ln1488_fu_887_p2_carry__0_i_1_n_3,add_ln1488_fu_887_p2_carry__0_i_2_n_3,add_ln1488_fu_887_p2_carry__0_i_3_n_3,add_ln1488_fu_887_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(Sel_fu_877_p4[1]),
        .O(add_ln1488_fu_887_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(Sel_fu_877_p4[0]),
        .O(add_ln1488_fu_887_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\y_fu_250_reg_n_3_[5] ),
        .O(add_ln1488_fu_887_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\y_fu_250_reg_n_3_[4] ),
        .O(add_ln1488_fu_887_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\y_fu_250_reg_n_3_[3] ),
        .O(add_ln1488_fu_887_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\y_fu_250_reg_n_3_[2] ),
        .O(add_ln1488_fu_887_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\y_fu_250_reg_n_3_[1] ),
        .O(add_ln1488_fu_887_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_887_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\y_fu_250_reg_n_3_[0] ),
        .O(add_ln1488_fu_887_p2_carry_i_4_n_3));
  FDRE \add_ln1488_reg_1251_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[0]),
        .Q(add_ln1488_reg_1251[0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[1]),
        .Q(\add_ln1488_reg_1251_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[2]),
        .Q(add_ln1488_reg_1251[2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[3]),
        .Q(add_ln1488_reg_1251[3]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[4]),
        .Q(add_ln1488_reg_1251[4]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[5]),
        .Q(\add_ln1488_reg_1251_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[6]),
        .Q(\add_ln1488_reg_1251_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1251_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(add_ln1488_fu_887_p2[7]),
        .Q(add_ln1488_reg_1251[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_937_p2_carry
       (.CI(1'b0),
        .CO({add_ln705_fu_937_p2_carry_n_3,add_ln705_fu_937_p2_carry_n_4,add_ln705_fu_937_p2_carry_n_5,add_ln705_fu_937_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[7]_0 [3:0]),
        .O(add_ln705_fu_937_p2[3:0]),
        .S(\rampStart_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_937_p2_carry__0
       (.CI(add_ln705_fu_937_p2_carry_n_3),
        .CO({NLW_add_ln705_fu_937_p2_carry__0_CO_UNCONNECTED[3],add_ln705_fu_937_p2_carry__0_n_4,add_ln705_fu_937_p2_carry__0_n_5,add_ln705_fu_937_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rampStart_reg[7]_0 [6:4]}),
        .O(add_ln705_fu_937_p2[7:4]),
        .S(\rampStart_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFF4FFF00004000)) 
    \and_ln1219_reg_3192[0]_i_1 
       (.I0(cmp6_i_fu_650_p2),
        .I1(tpgSinTableArray_9bit_address2),
        .I2(\and_ln1219_reg_3192_reg[0] ),
        .I3(\and_ln1292_reg_3188_reg[0] ),
        .I4(cmp2_i322_fu_630_p2),
        .I5(and_ln1219_reg_3192),
        .O(\and_ln1219_reg_3192[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \and_ln1292_reg_3188[0]_i_1 
       (.I0(cmp12_i_reg_1246),
        .I1(icmp_ln1027_fu_1129_p2),
        .I2(\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .I3(\and_ln1292_reg_3188_reg[0] ),
        .I4(icmp_ln1050_fu_1276_p2),
        .I5(and_ln1292_reg_3188),
        .O(\and_ln1292_reg_3188[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F888F8F8F8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln518_fu_859_p2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I4(start_once_reg),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(q0_reg),
        .I3(ap_loop_exit_ready_pp0_iter11_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_i_1
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln518_fu_859_p2),
        .I3(ap_rst_n),
        .I4(grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp12_i_reg_1246[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln518_fu_859_p2),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1246[0]_i_2 
       (.I0(\cmp12_i_reg_1246[0]_i_3_n_3 ),
        .I1(\cmp12_i_reg_1246[0]_i_4_n_3 ),
        .I2(\y_fu_250_reg_n_3_[5] ),
        .I3(\y_fu_250_reg_n_3_[4] ),
        .I4(\y_fu_250_reg_n_3_[10] ),
        .I5(\cmp12_i_reg_1246[0]_i_5_n_3 ),
        .O(cmp12_i_fu_870_p2));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1246[0]_i_3 
       (.I0(\y_fu_250_reg_n_3_[0] ),
        .I1(\y_fu_250_reg_n_3_[3] ),
        .I2(Sel_fu_877_p4[0]),
        .I3(Sel_fu_877_p4[1]),
        .I4(\y_fu_250_reg_n_3_[1] ),
        .O(\cmp12_i_reg_1246[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1246[0]_i_4 
       (.I0(\y_fu_250_reg_n_3_[8] ),
        .I1(\y_fu_250_reg_n_3_[11] ),
        .I2(\y_fu_250_reg_n_3_[12] ),
        .I3(\y_fu_250_reg_n_3_[9] ),
        .O(\cmp12_i_reg_1246[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1246[0]_i_5 
       (.I0(\y_fu_250_reg[15]_0 ),
        .I1(\y_fu_250_reg_n_3_[13] ),
        .I2(\y_fu_250_reg_n_3_[2] ),
        .I3(\y_fu_250_reg_n_3_[14] ),
        .O(\cmp12_i_reg_1246[0]_i_5_n_3 ));
  FDRE \cmp12_i_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(cmp12_i_fu_870_p2),
        .Q(cmp12_i_reg_1246),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424
       (.B(D),
        .CO(\grp_tpgPatternCrossHatch_fu_1032/icmp_ln1404_2_fu_223_p2 ),
        .D(x_2_reg_3129_pp0_iter8_reg),
        .DI(DI),
        .E(E),
        .O(O),
        .Q({\y_1_reg_1238_reg[15]_0 ,y_1_reg_1238}),
        .S(S),
        .add_ln1258_2_fu_1524_p2__0(add_ln1258_2_fu_1524_p2__0),
        .\add_ln1259_reg_3251_reg[15]_0 (\add_ln1259_reg_3251_reg[15] ),
        .add_ln1296_fu_1602_p2(add_ln1296_fu_1602_p2),
        .add_ln1298_fu_1614_p2(add_ln1298_fu_1614_p2),
        .add_ln1329_fu_245_p2(add_ln1329_fu_245_p2),
        .add_ln1398_fu_187_p2(add_ln1398_fu_187_p2),
        .\add_ln1488_reg_1251_reg[0] (\add_ln1488_reg_1251_reg[0]_0 ),
        .\add_ln1488_reg_1251_reg[1] (\add_ln1488_reg_1251_reg[1]_0 ),
        .\add_ln1488_reg_1251_reg[2] (\add_ln1488_reg_1251_reg[2]_0 ),
        .\add_ln1488_reg_1251_reg[2]_0 (\add_ln1488_reg_1251_reg[2]_1 ),
        .\add_ln1488_reg_1251_reg[3] (\add_ln1488_reg_1251_reg[3]_0 ),
        .\add_ln1488_reg_1251_reg[4] (\add_ln1488_reg_1251_reg[4]_0 ),
        .\add_ln1488_reg_1251_reg[5] (\add_ln1488_reg_1251_reg[5]_0 ),
        .\add_ln1488_reg_1251_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out),
        .\add_ln1488_reg_1251_reg[7] (\add_ln1488_reg_1251_reg[7]_0 ),
        .and_ln1219_reg_3192(and_ln1219_reg_3192),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_3 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ),
        .\and_ln1219_reg_3192_reg[0]_0 (\and_ln1219_reg_3192[0]_i_1_n_3 ),
        .and_ln1292_reg_3188(and_ln1292_reg_3188),
        .\and_ln1292_reg_3188_reg[0]_0 (\and_ln1292_reg_3188[0]_i_1_n_3 ),
        .and_ln1379_1_fu_459_p2(and_ln1379_1_fu_459_p2),
        .and_ln1560_1_fu_473_p2(and_ln1560_1_fu_473_p2),
        .and_ln1560_1_reg_575_pp0_iter1_reg(and_ln1560_1_reg_575_pp0_iter1_reg),
        .and_ln1756_3_fu_549_p2(and_ln1756_3_fu_549_p2),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ),
        .\and_ln1756_reg_746_pp0_iter1_reg_reg[0] (\and_ln1756_reg_746_pp0_iter1_reg_reg[0] ),
        .\ap_CS_fsm_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_420),
        .\ap_CS_fsm_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .\ap_CS_fsm_reg[2]_0 (zonePlateVDelta0),
        .\ap_CS_fsm_reg[2]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345),
        .\ap_CS_fsm_reg[2]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .\ap_CS_fsm_reg[2]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .\ap_CS_fsm_reg[2]_4 (hdata_new_0_fu_2780),
        .\ap_CS_fsm_reg[2]_5 (p_0_1_0_0_0491_lcssa499_fu_2580),
        .\ap_CS_fsm_reg[2]_6 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .\ap_CS_fsm_reg[2]_7 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_8 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_9 (icmp_ln518_fu_859_p2),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_NS_fsm[3:2]),
        .ap_done_cache_reg_0(ap_done_cache_i_1_n_3),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg),
        .ap_enable_reg_pp0_iter11_reg_1(ap_enable_reg_pp0_iter11_reg_0),
        .ap_enable_reg_pp0_iter11_reg_2(ap_enable_reg_pp0_iter11_reg_1),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter12_reg_1(ap_enable_reg_pp0_iter12_reg_0),
        .ap_enable_reg_pp0_iter12_reg_2(p_0_0_0_0_0489_lcssa496_fu_2540),
        .ap_enable_reg_pp0_iter12_reg_3(rampVal0),
        .ap_enable_reg_pp0_iter12_reg_4(rampVal_3_new_0_fu_3060),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg),
        .ap_enable_reg_pp0_iter9_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_242),
        .ap_loop_exit_ready_pp0_iter11_reg(ap_loop_exit_ready_pp0_iter11_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bSerie_V0(bSerie_V0),
        .\bSerie_V_reg[0]__0_0 (\bSerie_V_reg[0]__0 ),
        .\bSerie_V_reg[21]_0 (\bSerie_V_reg[21] ),
        .\bSerie_V_reg[22]_0 (\bSerie_V_reg[22] ),
        .\bSerie_V_reg[23]_0 (\bSerie_V_reg[23] ),
        .\bSerie_V_reg[23]_1 (\bSerie_V_reg[23]_0 ),
        .\bSerie_V_reg[24]_0 (\bSerie_V_reg[24] ),
        .\bSerie_V_reg[24]_1 (\bSerie_V_reg[24]_0 ),
        .\bSerie_V_reg[25]_0 (\bSerie_V_reg[25] ),
        .\bSerie_V_reg[25]_1 (\bSerie_V_reg[25]_0 ),
        .\bSerie_V_reg[26]_0 (\bSerie_V_reg[26] ),
        .\bSerie_V_reg[26]_1 (\bSerie_V_reg[26]_0 ),
        .\bSerie_V_reg[27]_0 (\bSerie_V_reg[27] ),
        .\bSerie_V_reg[3]__0_0 (\bSerie_V_reg[3]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[1]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[1]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[3]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[3]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_1 (\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_1 (\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[7]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[7]__0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .\gSerie_V_reg[21]_0 (\gSerie_V_reg[21] ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[2]__0_0 (\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[4]__0_0 (\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 (\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ),
        .\g_2_reg_3269_reg[7]_0 (\g_2_reg_3269_reg[7] ),
        .g_reg_3206_pp0_iter4_reg(g_reg_3206_pp0_iter4_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_223),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1(p_0_2_0_0_0493_lcssa502_fu_2620),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .grp_tpgPatternCheckerBoard_fu_970_ap_start_reg(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg),
        .grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg_0(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_i_1_n_3),
        .grp_tpgPatternCrossHatch_fu_1032_ap_start_reg(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg),
        .grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg_0(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_i_1_n_3),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(grp_tpgPatternDPColorSquare_fu_927_ap_return_1),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg_0(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_i_1_n_3),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .hBarSel_20(hBarSel_20),
        .\hBarSel_3_reg[0] (\hBarSel_3_reg[0] ),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\hBarSel_4_loc_0_fu_294_reg[0] (\hBarSel_2_reg[0]_0 ),
        .\hBarSel_4_loc_0_fu_294_reg[2] (\hBarSel_4_loc_0_fu_294_reg[2]_0 ),
        .\hBarSel_4_loc_0_fu_294_reg[2]_0 (\hBarSel_4_loc_0_fu_294_reg[2]_1 ),
        .\hdata_flag_0_reg_400_reg[0] (\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .\hdata_flag_1_fu_458_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_431),
        .\hdata_flag_1_fu_458_reg[0]_1 (\hdata_flag_1_fu_458[0]_i_1_n_3 ),
        .\hdata_loc_0_fu_274_reg[0] (\hdata_loc_0_fu_274_reg[0]_1 ),
        .\hdata_loc_0_fu_274_reg[0]_0 (\hdata_loc_0_fu_274_reg[0]_0 ),
        .\hdata_loc_0_fu_274_reg[0]_1 (\hdata_loc_0_fu_274_reg[0]_2 ),
        .\hdata_loc_0_fu_274_reg[1] (\hdata_loc_0_fu_274_reg[1]_0 ),
        .\hdata_loc_0_fu_274_reg[7] ({hdata_loc_0_fu_274[7],\hdata_loc_0_fu_274_reg[6]_0 [2:1],hdata_loc_0_fu_274[4:2],\hdata_loc_0_fu_274_reg[6]_0 [0],hdata_loc_0_fu_274[0]}),
        .\hdata_loc_0_fu_274_reg[7]_0 (hdata),
        .\hdata_new_0_fu_278_reg[0] (\hdata_new_0_fu_278_reg[0]_0 ),
        .\hdata_new_0_fu_278_reg[7] ({add_ln1488_reg_1251[7],\add_ln1488_reg_1251_reg[6]_0 [2:1],add_ln1488_reg_1251[4:2],\add_ln1488_reg_1251_reg[6]_0 [0],add_ln1488_reg_1251[0]}),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_388,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_389,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_390,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_391,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_392,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_393,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_394,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_395}),
        .icmp_ln1027_fu_1129_p2(icmp_ln1027_fu_1129_p2),
        .\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 (\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] ),
        .icmp_ln1027_reg_3158_pp0_iter8_reg(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .\icmp_ln1027_reg_3158_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_26),
        .\icmp_ln1027_reg_3158_reg[0]_1 (xBar_V0),
        .icmp_ln1050_fu_1276_p2(icmp_ln1050_fu_1276_p2),
        .icmp_ln1050_reg_3196(icmp_ln1050_reg_3196),
        .\icmp_ln1050_reg_3196_reg[0]_0 (\icmp_ln1050_reg_3196[0]_i_1_n_3 ),
        .icmp_ln1073_reg_3232(icmp_ln1073_reg_3232),
        .\icmp_ln1073_reg_3232_reg[0]_0 (\icmp_ln1073_reg_3232[0]_i_1_n_3 ),
        .icmp_ln1285_reg_3184(icmp_ln1285_reg_3184),
        .icmp_ln1285_reg_3184_pp0_iter3_reg(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .\icmp_ln1285_reg_3184_reg[0]_0 (\icmp_ln1285_reg_3184[0]_i_1_n_3 ),
        .\icmp_ln1584_reg_3164_reg[0]_0 (\icmp_ln1584_reg_3164_reg[0] ),
        .in({in[22],in[15],in[12:11],in[9],in[6],in[2:1]}),
        .\int_ZplateVerContStart_reg[15] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta),
        .\int_width_reg[15] (CO),
        .internal_full_n_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .internal_full_n_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .or_ln1592_1_reg_1261(or_ln1592_1_reg_1261),
        .\or_ln1592_2_reg_1266_reg[0] (\or_ln1592_2_reg_1266_reg[0]_1 ),
        .\or_ln1592_2_reg_1266_reg[0]_0 (\or_ln1592_2_reg_1266_reg[0]_2 ),
        .\or_ln1592_reg_1256_reg[0] (\or_ln1592_reg_1256_reg[0]_1 ),
        .\or_ln1592_reg_1256_reg[0]_0 (\or_ln1592_reg_1256_reg[0]_2 ),
        .\or_ln1592_reg_1256_reg[0]_1 (\or_ln1592_reg_1256_reg[0]_3 ),
        .\or_ln1592_reg_1256_reg[0]_2 (\or_ln1592_reg_1256_reg[0]_4 ),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .p(p),
        .p_0(zonePlateVAddr_loc_0_fu_286),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 (grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 (\or_ln1592_reg_1256_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 (\or_ln1592_2_reg_1266_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_2 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_3 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_30_n_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ),
        .p_59_in(p_59_in),
        .p_5_in(p_5_in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .p_reg_reg_10(p_reg_reg_10),
        .p_reg_reg_11(p_reg_reg_11),
        .p_reg_reg_2(p_reg_reg_2),
        .p_reg_reg_3(p_reg_reg_3),
        .p_reg_reg_4(p_reg_reg_4),
        .p_reg_reg_5(p_reg_reg_5),
        .p_reg_reg_6(p_reg_reg_6),
        .p_reg_reg_7(p_reg_reg_7),
        .p_reg_reg_8(p_reg_reg_8),
        .p_reg_reg_9(p_reg_reg_9),
        .\phi_mul_fu_446_reg[11]_0 (\phi_mul_fu_446_reg[11] ),
        .\phi_mul_fu_446_reg[14]_0 (\phi_mul_fu_446_reg[14] ),
        .\phi_mul_fu_446_reg[15]_0 (\phi_mul_fu_446_reg[15] ),
        .\phi_mul_fu_446_reg[15]_1 (\phi_mul_fu_446_reg[15]_0 ),
        .\phi_mul_fu_446_reg[15]_2 (\phi_mul_fu_446_reg[15]_1 ),
        .\phi_mul_fu_446_reg[7]_0 (\phi_mul_fu_446_reg[7] ),
        .q0(q0),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0]_1 ),
        .\q0_reg[0]_2 (\q0[0]_i_1_n_3 ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_10 (\q0[1]_i_2_n_3 ),
        .\q0_reg[1]_11 (\q0[1]_i_1_n_3 ),
        .\q0_reg[1]_2 (\q0_reg[1]_2 ),
        .\q0_reg[1]_3 (\q0_reg[1]_3 ),
        .\q0_reg[1]_4 (\q0_reg[1]_4 ),
        .\q0_reg[1]_5 (\q0_reg[1]_5 ),
        .\q0_reg[1]_6 (\q0_reg[1]_6 ),
        .\q0_reg[1]_7 (\q0_reg[1]_7 ),
        .\q0_reg[1]_8 (\q0_reg[1]_8 ),
        .\q0_reg[1]_9 (\q0_reg[1]_9 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[3]_1 (\q0_reg[3]_1 ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[4]_0 (\q0_reg[4]_0 ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[5]_0 (\q0_reg[5]_0 ),
        .\q0_reg[5]_1 (\q0_reg[5]_1 ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[6]_0 (\q0_reg[6]_0 ),
        .\q0_reg[6]_1 (\q0[6]_i_1_n_3 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_10 (\q0_reg[7]_10 ),
        .\q0_reg[7]_11 (\q0_reg[7]_11 ),
        .\q0_reg[7]_12 ({\q0[7]_i_1_n_3 ,\q0[5]_i_1_n_3 }),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q0_reg[7]_3 (\q0_reg[7]_3 ),
        .\q0_reg[7]_4 (\q0_reg[7]_4 ),
        .\q0_reg[7]_5 (\q0_reg[7]_5 ),
        .\q0_reg[7]_6 (\q0_reg[7]_6 ),
        .\q0_reg[7]_7 (\q0_reg[7]_7 ),
        .\q0_reg[7]_8 (\q0_reg[7]_8 ),
        .\q0_reg[7]_9 (\q0_reg[7]_9 ),
        .q0_reg_0(q0_reg),
        .q0_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .\rSerie_V_reg[21]_0 (\rSerie_V_reg[21] ),
        .\rSerie_V_reg[26]_0 (\rSerie_V_reg[26] ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[2]__0_0 (\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[3]__0_0 (\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[4]__0_0 (\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[6]__0_0 (\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[7]__0_0 (\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ),
        .rampStart_load_reg_1217({rampStart_load_reg_1217[6],rampStart_load_reg_1217[4]}),
        .\rampStart_load_reg_1217_reg[0] (\rampStart_load_reg_1217_reg[0]_0 ),
        .\rampStart_load_reg_1217_reg[1] (\rampStart_load_reg_1217_reg[1]_0 ),
        .\rampStart_load_reg_1217_reg[2] (\rampStart_load_reg_1217_reg[2]_0 ),
        .\rampStart_load_reg_1217_reg[3] (\rampStart_load_reg_1217_reg[3]_0 ),
        .\rampStart_load_reg_1217_reg[4] (\rampStart_load_reg_1217_reg[4]_0 ),
        .\rampStart_load_reg_1217_reg[5] (\rampStart_load_reg_1217_reg[5]_0 ),
        .\rampStart_load_reg_1217_reg[5]_0 (\rampStart_load_reg_1217_reg[5]_1 ),
        .\rampStart_load_reg_1217_reg[6] (\rampStart_load_reg_1217_reg[6]_0 ),
        .\rampStart_load_reg_1217_reg[6]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out),
        .\rampStart_load_reg_1217_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o[7:6],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o[0]}),
        .\rampStart_load_reg_1217_reg[7]_0 (\rampStart_load_reg_1217_reg[7]_1 ),
        .\rampStart_load_reg_1217_reg[7]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr),
        .\rampStart_load_reg_1217_reg[7]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal),
        .\rampVal_1_reg[7] (p_1_in),
        .\rampVal_2_flag_0_reg_412_reg[0] ({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\rampVal_2_flag_0_reg_412_reg[0]_0 (\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .\rampVal_2_flag_1_fu_454_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_430),
        .\rampVal_2_flag_1_fu_454_reg[0]_1 (\rampVal_2_flag_1_fu_454[0]_i_1_n_3 ),
        .\rampVal_2_loc_0_fu_266_reg[7] (\rampVal_2_loc_0_fu_266_reg[7]_0 ),
        .\rampVal_2_loc_0_fu_266_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_266_reg[7]_1 (\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .\rampVal_2_loc_0_fu_266_reg[7]_2 (rampVal_2_loc_0_fu_266),
        .\rampVal_2_loc_0_fu_266_reg[7]_3 (rampVal_2),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_380,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_381,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_382,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_383,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_384,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_385,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_386,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_387}),
        .\rampVal_3_flag_0_reg_388_reg[0] (\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .\rampVal_3_flag_1_fu_462_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_432),
        .\rampVal_3_flag_1_fu_462_reg[0]_1 (\rampVal_3_flag_1_fu_462[0]_i_1_n_3 ),
        .\rampVal_3_loc_0_fu_302_reg[1] (\rampVal_3_loc_0_fu_302_reg[1]_1 ),
        .\rampVal_3_loc_0_fu_302_reg[2] (\rampVal_3_loc_0_fu_302_reg[2]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[2]_0 (\rampVal_3_loc_0_fu_302_reg[2]_1 ),
        .\rampVal_3_loc_0_fu_302_reg[3] (\rampVal_3_loc_0_fu_302_reg[3]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[4] (\rampVal_3_loc_0_fu_302_reg[4]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[7] ({rampVal_3_loc_0_fu_302[7:2],\rampVal_3_loc_0_fu_302_reg[1]_0 ,rampVal_3_loc_0_fu_302[0]}),
        .\rampVal_3_loc_0_fu_302_reg[7]_0 (rampVal_1),
        .\rampVal_loc_0_fu_298_reg[3] (\rampVal_loc_0_fu_298[3]_i_3_n_3 ),
        .\rampVal_loc_0_fu_298_reg[6] (start_once_reg),
        .\rampVal_loc_0_fu_298_reg[7] (\rampVal_loc_0_fu_298_reg[7]_0 ),
        .\rampVal_loc_0_fu_298_reg[7]_0 ({\rampVal_reg_n_3_[7] ,\rampVal_reg_n_3_[6] ,\rampVal_reg_n_3_[5] ,\rampVal_reg_n_3_[4] ,\rampVal_reg_n_3_[3] ,\rampVal_reg_n_3_[2] ,\rampVal_reg_n_3_[1] ,\rampVal_reg_n_3_[0] }),
        .\rampVal_reg[0] (\rampVal_reg[0]_0 ),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_3 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_3 ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_412,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_413,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_414,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_415,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_416,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_417,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_418,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_419}),
        .\rampVal_reg[7]_0 (\rampVal[7]_i_4_n_3 ),
        .sel(sel),
        .shiftReg_ce(shiftReg_ce),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .trunc_ln1_fu_229_p4(trunc_ln1_fu_229_p4),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_1 (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ),
        .\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 (\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 ),
        .\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 (\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] ),
        .trunc_ln_fu_157_p4(trunc_ln_fu_157_p4),
        .\vHatch_reg[0] (\vHatch_reg[0] ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_1 (\vHatch_reg[0]_1 ),
        .\xBar_V_loc_0_fu_290_reg[10] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_222),
        .\xBar_V_loc_0_fu_290_reg[10]_0 (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\xBar_V_loc_0_fu_290_reg[10]_1 (xBar_V_loc_0_fu_290),
        .\xBar_V_loc_0_fu_290_reg[10]_2 ({\xBar_V_reg_n_3_[10] ,\xBar_V_reg_n_3_[9] ,\xBar_V_reg_n_3_[8] ,\xBar_V_reg_n_3_[7] ,\xBar_V_reg_n_3_[6] ,\xBar_V_reg_n_3_[5] ,\xBar_V_reg_n_3_[4] ,\xBar_V_reg_n_3_[3] ,\xBar_V_reg_n_3_[2] ,\xBar_V_reg_n_3_[1] ,\xBar_V_reg_n_3_[0] }),
        .\xBar_V_loc_0_fu_290_reg[9] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V),
        .\xBar_V_reg[10] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_357,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_358,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367}),
        .\xBar_V_reg[10]_0 (sub_ln232_fu_1416_p2),
        .\xBar_V_reg[10]_1 (\xBar_V[10]_i_4_n_3 ),
        .\xBar_V_reg[3] (\xBar_V[3]_i_2_n_3 ),
        .\xBar_V_reg[4] (\xBar_V[4]_i_2_n_3 ),
        .\xBar_V_reg[5] (\xBar_V[5]_i_2_n_3 ),
        .\xBar_V_reg[7] (\xBar_V[7]_i_2_n_3 ),
        .\xBar_V_reg[8] (\xBar_V[8]_i_2_n_3 ),
        .\xCount_V_1_reg[1] (\xCount_V_1[5]_i_4_n_3 ),
        .\xCount_V_2_reg[0] (\xCount_V_2_reg[0] ),
        .\xCount_V_2_reg[9]_i_4_0 (\xCount_V_2_reg[9]_i_4 ),
        .\xCount_V_3_reg[1] (\xCount_V_3_reg[1] ),
        .\xCount_V_3_reg[3] (\xCount_V_3_reg[3] ),
        .\xCount_V_3_reg[9] (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_3_reg[9]_1 (\xCount_V_3_reg[9]_1 ),
        .\x_2_reg_3129_pp0_iter9_reg_reg[15]_0 (\x_2_reg_3129_pp0_iter9_reg_reg[15] ),
        .\x_fu_450_reg[0]_0 (tpgSinTableArray_9bit_address2),
        .\x_fu_450_reg[0]_1 (\x_fu_450_reg[0] ),
        .\x_fu_450_reg[15]_i_4 (\x_fu_450_reg[15]_i_4 ),
        .\yCount_V_1_reg[0] (\yCount_V_1[5]_i_7_n_3 ),
        .\yCount_V_3_reg[0] (\yCount_V_3[9]_i_8_n_3 ),
        .\yCount_V_3_reg[0]_0 (\yCount_V_3_reg[0] ),
        .\yCount_V_3_reg[9] (\yCount_V_3_reg[9] ),
        .\yCount_V_3_reg[9]_i_10 (\yCount_V_3_reg[9]_i_10 ),
        .\yCount_V_3_reg[9]_i_5 (\yCount_V_3_reg[9]_i_5 ),
        .\zext_ln1032_cast_reg_3124_reg[0]_0 (\rampStart_load_reg_1217_reg[7]_0 [0]),
        .\zext_ln1032_cast_reg_3124_reg[1]_0 (\rampStart_load_reg_1217_reg[7]_0 [1]),
        .\zext_ln1032_cast_reg_3124_reg[2]_0 (\rampStart_load_reg_1217_reg[7]_0 [2]),
        .\zext_ln1032_cast_reg_3124_reg[3]_0 (\rampStart_load_reg_1217_reg[7]_0 [3]),
        .\zext_ln1032_cast_reg_3124_reg[5]_0 (\rampStart_load_reg_1217_reg[7]_0 [4]),
        .\zext_ln1032_cast_reg_3124_reg[7]_0 (\rampStart_load_reg_1217_reg[7]_0 [5]),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_0_fu_286_reg[0] (\zonePlateVAddr_loc_0_fu_286_reg[0]_0 ),
        .\zonePlateVAddr_loc_0_fu_286_reg[0]_0 (\zonePlateVAddr_reg_n_3_[0] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[15] ({\zonePlateVAddr_reg_n_3_[15] ,\zonePlateVAddr_reg_n_3_[14] ,\zonePlateVAddr_reg_n_3_[13] ,\zonePlateVAddr_reg_n_3_[12] ,\zonePlateVAddr_reg_n_3_[11] ,\zonePlateVAddr_reg_n_3_[10] ,\zonePlateVAddr_reg_n_3_[9] ,\zonePlateVAddr_reg_n_3_[8] }),
        .\zonePlateVAddr_loc_0_fu_286_reg[1] (\zonePlateVAddr_reg_n_3_[1] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[2] (\zonePlateVAddr_reg_n_3_[2] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[3] (\zonePlateVAddr_reg_n_3_[3] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[4] (\zonePlateVAddr_reg_n_3_[4] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[5] (\zonePlateVAddr_reg_n_3_[5] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[6] (\zonePlateVAddr_reg_n_3_[6] ),
        .\zonePlateVAddr_loc_0_fu_286_reg[7] (\zonePlateVAddr_reg_n_3_[7] ),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_396,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_397,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_398,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_399,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_400,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_401,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_402,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_403,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_404,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_405,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_406,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_407,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_408,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_409,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_410,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_411}),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] ({\zonePlateVDelta_reg_n_3_[15] ,\zonePlateVDelta_reg_n_3_[14] ,\zonePlateVDelta_reg_n_3_[13] ,\zonePlateVDelta_reg_n_3_[12] ,\zonePlateVDelta_reg_n_3_[11] ,\zonePlateVDelta_reg_n_3_[10] ,\zonePlateVDelta_reg_n_3_[9] ,\zonePlateVDelta_reg_n_3_[8] ,\zonePlateVDelta_reg_n_3_[7] ,\zonePlateVDelta_reg_n_3_[6] ,\zonePlateVDelta_reg_n_3_[5] ,\zonePlateVDelta_reg_n_3_[4] ,\zonePlateVDelta_reg_n_3_[3] ,\zonePlateVDelta_reg_n_3_[2] ,\zonePlateVDelta_reg_n_3_[1] ,\zonePlateVDelta_reg_n_3_[0] }),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ({zonePlateVDelta_loc_0_fu_282,\zonePlateVDelta_loc_0_fu_282_reg[14]_0 }),
        .\zonePlateVDelta_reg[0] (\icmp_ln1050_reg_3196[0]_i_6_n_3 ),
        .\zonePlateVDelta_reg[0]_0 (\zonePlateVDelta_reg[0]_0 ),
        .\zonePlateVDelta_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337}),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_420),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAC000)) 
    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_i_1
       (.I0(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I3(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(\hdata_new_0_fu_278_reg[0]_0 ),
        .O(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAAA0000AAAA0300)) 
    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_i_1
       (.I0(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg),
        .I1(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I2(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I3(ap_enable_reg_pp0_iter9_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(\hdata_new_0_fu_278_reg[0]_0 ),
        .O(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1
       (.I0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I3(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_i_1
       (.I0(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I3(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg),
        .O(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAFFFFFFAAAEAEAE)) 
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0[0]),
        .I1(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0[1]),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0),
        .I3(icmp_ln518_fu_859_p2),
        .I4(ap_CS_fsm_state2),
        .I5(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \hBarSel_2[0]_i_1 
       (.I0(\hBarSel_2_reg[0]_0 ),
        .I1(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .I3(hBarSel_20),
        .I4(\hBarSel_2_reg_n_3_[0] ),
        .O(\hBarSel_2[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \hBarSel_2[1]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2]_1 [0]),
        .I1(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .I3(hBarSel_4_loc_0_fu_294[1]),
        .I4(hBarSel_20),
        .I5(\hBarSel_2_reg_n_3_[1] ),
        .O(\hBarSel_2[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hBarSel_2[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2),
        .I1(hBarSel_20),
        .I2(\hBarSel_2_reg_n_3_[2] ),
        .O(\hBarSel_2[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_2[0]_i_1_n_3 ),
        .Q(\hBarSel_2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_2[1]_i_1_n_3 ),
        .Q(\hBarSel_2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_2[2]_i_1_n_3 ),
        .Q(\hBarSel_2_reg_n_3_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_4_loc_0_fu_294[0]_i_1 
       (.I0(\hBarSel_2_reg_n_3_[0] ),
        .I1(ap_NS_fsm15_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o[0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .O(\hBarSel_4_loc_0_fu_294[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_4_loc_0_fu_294[1]_i_1 
       (.I0(\hBarSel_2_reg_n_3_[1] ),
        .I1(ap_NS_fsm15_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345),
        .I4(hBarSel_4_loc_0_fu_294[1]),
        .O(\hBarSel_4_loc_0_fu_294[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \hBarSel_4_loc_0_fu_294[2]_i_1 
       (.I0(\hBarSel_2_reg_n_3_[2] ),
        .I1(ap_NS_fsm15_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_242),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345),
        .I5(hBarSel_4_loc_0_fu_294[2]),
        .O(\hBarSel_4_loc_0_fu_294[2]_i_1_n_3 ));
  FDRE \hBarSel_4_loc_0_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_4_loc_0_fu_294[0]_i_1_n_3 ),
        .Q(hBarSel_4_loc_0_fu_294[0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_4_loc_0_fu_294[1]_i_1_n_3 ),
        .Q(hBarSel_4_loc_0_fu_294[1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_4_loc_0_fu_294[2]_i_1_n_3 ),
        .Q(hBarSel_4_loc_0_fu_294[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hdata[7]_i_1 
       (.I0(icmp_ln518_fu_859_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_431),
        .Q(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBBFFBB0088008B)) 
    \hdata_flag_1_fu_458[0]_i_1 
       (.I0(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_223),
        .I2(\hdata_flag_1_fu_458_reg[0] ),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(\hdata_new_0_fu_278_reg[0]_0 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_458[0]_i_1_n_3 ));
  FDRE \hdata_loc_0_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_395),
        .Q(hdata_loc_0_fu_274[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_394),
        .Q(\hdata_loc_0_fu_274_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_393),
        .Q(hdata_loc_0_fu_274[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_392),
        .Q(hdata_loc_0_fu_274[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_391),
        .Q(hdata_loc_0_fu_274[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_390),
        .Q(\hdata_loc_0_fu_274_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_389),
        .Q(\hdata_loc_0_fu_274_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_388),
        .Q(hdata_loc_0_fu_274[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_278[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_278[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_278[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_278[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_278[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_278[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_278[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_278[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[7]),
        .Q(hdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \icmp_ln1050_reg_3196[0]_i_1 
       (.I0(icmp_ln1050_fu_1276_p2),
        .I1(\icmp_ln1050_reg_3196_reg[0] ),
        .I2(\icmp_ln1050_reg_3196_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(CO),
        .I5(icmp_ln1050_reg_3196),
        .O(\icmp_ln1050_reg_3196[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1050_reg_3196[0]_i_6 
       (.I0(y_1_reg_1238[2]),
        .I1(y_1_reg_1238[12]),
        .O(\icmp_ln1050_reg_3196[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFDDFD00001101)) 
    \icmp_ln1073_reg_3232[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_222),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg),
        .I3(q0_reg),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_26),
        .I5(icmp_ln1073_reg_3232),
        .O(\icmp_ln1073_reg_3232[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE000000A2)) 
    \icmp_ln1285_reg_3184[0]_i_1 
       (.I0(icmp_ln1050_fu_1276_p2),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(q0_reg),
        .I3(CO),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .I5(icmp_ln1285_reg_3184),
        .O(\icmp_ln1285_reg_3184[0]_i_1_n_3 ));
  CARRY4 icmp_ln518_fu_859_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln518_fu_859_p2_carry_n_3,icmp_ln518_fu_859_p2_carry_n_4,icmp_ln518_fu_859_p2_carry_n_5,icmp_ln518_fu_859_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_859_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln518_fu_859_p2_carry_i_1_n_3,icmp_ln518_fu_859_p2_carry_i_2_n_3,icmp_ln518_fu_859_p2_carry_i_3_n_3,icmp_ln518_fu_859_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln518_fu_859_p2_carry__0
       (.CI(icmp_ln518_fu_859_p2_carry_n_3),
        .CO({NLW_icmp_ln518_fu_859_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln518_fu_859_p2,icmp_ln518_fu_859_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_859_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm_reg[2]_4 ,icmp_ln518_fu_859_p2_carry__0_i_2_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_859_p2_carry__0_i_2
       (.I0(\y_fu_250_reg_n_3_[13] ),
        .I1(icmp_ln518_fu_859_p2_carry__0_0[13]),
        .I2(\y_fu_250_reg_n_3_[12] ),
        .I3(icmp_ln518_fu_859_p2_carry__0_0[12]),
        .I4(icmp_ln518_fu_859_p2_carry__0_0[14]),
        .I5(\y_fu_250_reg_n_3_[14] ),
        .O(icmp_ln518_fu_859_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_859_p2_carry_i_1
       (.I0(\y_fu_250_reg_n_3_[10] ),
        .I1(icmp_ln518_fu_859_p2_carry__0_0[10]),
        .I2(\y_fu_250_reg_n_3_[9] ),
        .I3(icmp_ln518_fu_859_p2_carry__0_0[9]),
        .I4(icmp_ln518_fu_859_p2_carry__0_0[11]),
        .I5(\y_fu_250_reg_n_3_[11] ),
        .O(icmp_ln518_fu_859_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_859_p2_carry_i_2
       (.I0(Sel_fu_877_p4[1]),
        .I1(icmp_ln518_fu_859_p2_carry__0_0[7]),
        .I2(Sel_fu_877_p4[0]),
        .I3(icmp_ln518_fu_859_p2_carry__0_0[6]),
        .I4(icmp_ln518_fu_859_p2_carry__0_0[8]),
        .I5(\y_fu_250_reg_n_3_[8] ),
        .O(icmp_ln518_fu_859_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_859_p2_carry_i_3
       (.I0(\y_fu_250_reg_n_3_[4] ),
        .I1(icmp_ln518_fu_859_p2_carry__0_0[4]),
        .I2(\y_fu_250_reg_n_3_[3] ),
        .I3(icmp_ln518_fu_859_p2_carry__0_0[3]),
        .I4(icmp_ln518_fu_859_p2_carry__0_0[5]),
        .I5(\y_fu_250_reg_n_3_[5] ),
        .O(icmp_ln518_fu_859_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_859_p2_carry_i_4
       (.I0(\y_fu_250_reg_n_3_[1] ),
        .I1(icmp_ln518_fu_859_p2_carry__0_0[1]),
        .I2(\y_fu_250_reg_n_3_[0] ),
        .I3(icmp_ln518_fu_859_p2_carry__0_0[0]),
        .I4(icmp_ln518_fu_859_p2_carry__0_0[2]),
        .I5(\y_fu_250_reg_n_3_[2] ),
        .O(icmp_ln518_fu_859_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2 
       (.I0(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_1_reg_1261[0]_i_1 
       (.I0(Sel_fu_877_p4[0]),
        .O(or_ln1592_1_fu_918_p2));
  FDRE \or_ln1592_1_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(or_ln1592_1_fu_918_p2),
        .Q(or_ln1592_1_reg_1261),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_2_reg_1266[0]_i_1 
       (.I0(Sel_fu_877_p4[1]),
        .O(or_ln1592_2_fu_925_p2));
  FDRE \or_ln1592_2_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(or_ln1592_2_fu_925_p2),
        .Q(\or_ln1592_2_reg_1266_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1592_reg_1256[0]_i_1 
       (.I0(Sel_fu_877_p4[0]),
        .I1(Sel_fu_877_p4[1]),
        .O(or_ln1592_fu_905_p2));
  FDRE \or_ln1592_reg_1256_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(or_ln1592_fu_905_p2),
        .Q(\or_ln1592_reg_1256_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0489_lcssa496_fu_2540),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 [0]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 [1]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 [2]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 [3]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 [4]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o[7]),
        .Q(in[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_30 
       (.I0(\or_ln1592_2_reg_1266_reg[0]_0 ),
        .I1(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_30_n_3 ));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 [7]),
        .Q(in[23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_2 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampStart[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln518_fu_859_p2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \rampStart_load_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[0]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[1]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[2]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[3]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[4]),
        .Q(rampStart_load_reg_1217[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[5]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[6]),
        .Q(rampStart_load_reg_1217[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[7]),
        .Q(\rampStart_load_reg_1217_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_937_p2[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .O(\rampVal[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal[5]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .O(\rampVal[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[7]_i_4 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .O(\rampVal[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_1[7]_i_1 
       (.I0(icmp_ln518_fu_859_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2[7]_i_1 
       (.I0(icmp_ln518_fu_859_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_430),
        .Q(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBBBB00008B88)) 
    \rampVal_2_flag_1_fu_454[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_223),
        .I2(\icmp_ln1584_reg_3164_reg[0] ),
        .I3(ap_enable_reg_pp0_iter11_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_454[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \rampVal_2_loc_0_fu_266[7]_i_1 
       (.I0(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ));
  FDRE \rampVal_2_loc_0_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_387),
        .Q(rampVal_2_loc_0_fu_266[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_386),
        .Q(rampVal_2_loc_0_fu_266[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_385),
        .Q(rampVal_2_loc_0_fu_266[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_384),
        .Q(rampVal_2_loc_0_fu_266[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_383),
        .Q(rampVal_2_loc_0_fu_266[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_382),
        .Q(rampVal_2_loc_0_fu_266[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_381),
        .Q(rampVal_2_loc_0_fu_266[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(\rampVal_2_loc_0_fu_266[7]_i_1_n_3 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_380),
        .Q(rampVal_2_loc_0_fu_266[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_270[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_270[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_270[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_270[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_270[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_270[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_270[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(\rampVal_2_new_0_fu_270_reg[0]_0 ),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_270[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_432),
        .Q(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0A0C0C0C)) 
    \rampVal_3_flag_1_fu_462[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_462[0]_i_1_n_3 ));
  FDRE \rampVal_3_loc_0_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[0]),
        .Q(rampVal_3_loc_0_fu_302[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[1]),
        .Q(\rampVal_3_loc_0_fu_302_reg[1]_0 ),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[2]),
        .Q(rampVal_3_loc_0_fu_302[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[3]),
        .Q(rampVal_3_loc_0_fu_302[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[4]),
        .Q(rampVal_3_loc_0_fu_302[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[5]),
        .Q(rampVal_3_loc_0_fu_302[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[6]),
        .Q(rampVal_3_loc_0_fu_302[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .D(p_1_in[7]),
        .Q(rampVal_3_loc_0_fu_302[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_306[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_306[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_306[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_306[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_306[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_306[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_306[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_306[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_298[3]_i_3 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .O(\rampVal_loc_0_fu_298[3]_i_3_n_3 ));
  FDRE \rampVal_loc_0_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_419),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_418),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_417),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_416),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_415),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_414),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_413),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_350),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_412),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[0]),
        .Q(\rampVal_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[1]),
        .Q(\rampVal_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[2]),
        .Q(\rampVal_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[3]),
        .Q(\rampVal_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[4]),
        .Q(\rampVal_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[5]),
        .Q(\rampVal_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[6]),
        .Q(\rampVal_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[7]),
        .Q(\rampVal_reg_n_3_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln260_reg_1223[7]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(cmp2_i322_fu_630_p2),
        .O(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[0]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [0]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[1]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [1]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[2]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [2]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[3]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [3]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[4]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [4]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[5]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [5]),
        .R(select_ln260_reg_1223));
  FDRE \select_ln260_reg_1223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[6]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [6]),
        .R(select_ln260_reg_1223));
  FDSE \select_ln260_reg_1223_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[7]),
        .Q(\select_ln260_reg_1223_reg[7]_0 [7]),
        .S(select_ln260_reg_1223));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00ECECEC)) 
    start_once_reg_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(icmp_ln518_fu_859_p2),
        .I4(ap_CS_fsm_state2),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vHatch[0]_i_16 
       (.I0(y_1_reg_1238[12]),
        .I1(\vHatch_reg[0]_i_7_0 [11]),
        .I2(y_1_reg_1238[13]),
        .I3(\vHatch_reg[0]_i_7_0 [12]),
        .I4(\vHatch_reg[0]_i_7_0 [13]),
        .I5(y_1_reg_1238[14]),
        .O(\vHatch[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vHatch[0]_i_25 
       (.I0(y_1_reg_1238[9]),
        .I1(\vHatch_reg[0]_i_7_0 [8]),
        .I2(y_1_reg_1238[10]),
        .I3(\vHatch_reg[0]_i_7_0 [9]),
        .I4(\vHatch_reg[0]_i_7_0 [10]),
        .I5(y_1_reg_1238[11]),
        .O(\vHatch[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vHatch[0]_i_26 
       (.I0(y_1_reg_1238[7]),
        .I1(\vHatch_reg[0]_i_7_0 [6]),
        .I2(y_1_reg_1238[6]),
        .I3(\vHatch_reg[0]_i_7_0 [5]),
        .I4(\vHatch_reg[0]_i_7_0 [7]),
        .I5(y_1_reg_1238[8]),
        .O(\vHatch[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vHatch[0]_i_27 
       (.I0(y_1_reg_1238[4]),
        .I1(\vHatch_reg[0]_i_7_0 [3]),
        .I2(y_1_reg_1238[3]),
        .I3(\vHatch_reg[0]_i_7_0 [2]),
        .I4(\vHatch_reg[0]_i_7_0 [4]),
        .I5(y_1_reg_1238[5]),
        .O(\vHatch[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \vHatch[0]_i_28 
       (.I0(icmp_ln518_fu_859_p2_carry__0_0[0]),
        .I1(y_1_reg_1238[0]),
        .I2(y_1_reg_1238[2]),
        .I3(\vHatch_reg[0]_i_7_0 [1]),
        .I4(y_1_reg_1238[1]),
        .I5(\vHatch_reg[0]_i_7_0 [0]),
        .O(\vHatch[0]_i_28_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\vHatch_reg[0]_i_14_n_3 ,\vHatch_reg[0]_i_14_n_4 ,\vHatch_reg[0]_i_14_n_5 ,\vHatch_reg[0]_i_14_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vHatch_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\vHatch[0]_i_25_n_3 ,\vHatch[0]_i_26_n_3 ,\vHatch[0]_i_27_n_3 ,\vHatch[0]_i_28_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_7 
       (.CI(\vHatch_reg[0]_i_14_n_3 ),
        .CO({\NLW_vHatch_reg[0]_i_7_CO_UNCONNECTED [3:2],\grp_tpgPatternCrossHatch_fu_1032/icmp_ln1404_2_fu_223_p2 ,\vHatch_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vHatch_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\vHatch[0]_i_3 ,\vHatch[0]_i_16_n_3 }));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_10 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I1(xBar_V_loc_0_fu_290[8]),
        .I2(xBar_V_loc_0_fu_290[9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .O(\xBar_V[10]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_11 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I1(xBar_V_loc_0_fu_290[7]),
        .I2(xBar_V_loc_0_fu_290[8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\xBar_V[10]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \xBar_V[10]_i_4 
       (.I0(xBar_V_loc_0_fu_290[8]),
        .I1(xBar_V_loc_0_fu_290[7]),
        .I2(\xBar_V[7]_i_2_n_3 ),
        .I3(xBar_V_loc_0_fu_290[6]),
        .O(\xBar_V[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_7 
       (.I0(xBar_V_loc_0_fu_290[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\xBar_V[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_8 
       (.I0(xBar_V_loc_0_fu_290[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\xBar_V[10]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_9 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I1(xBar_V_loc_0_fu_290[9]),
        .I2(xBar_V_loc_0_fu_290[10]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .O(\xBar_V[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_V[3]_i_10 
       (.I0(xBar_V_loc_0_fu_290[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[0]),
        .O(\xBar_V[3]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \xBar_V[3]_i_2 
       (.I0(xBar_V_loc_0_fu_290[0]),
        .I1(xBar_V_loc_0_fu_290[1]),
        .I2(xBar_V_loc_0_fu_290[2]),
        .O(\xBar_V[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[3]_i_4 
       (.I0(xBar_V_loc_0_fu_290[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\xBar_V[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[3]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .O(\xBar_V[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[3]_i_7 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I1(xBar_V_loc_0_fu_290[2]),
        .I2(xBar_V_loc_0_fu_290[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\xBar_V[3]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xBar_V[3]_i_8 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(xBar_V_loc_0_fu_290[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\xBar_V[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_V[3]_i_9 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(xBar_V_loc_0_fu_290[1]),
        .O(\xBar_V[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \xBar_V[4]_i_2 
       (.I0(xBar_V_loc_0_fu_290[2]),
        .I1(xBar_V_loc_0_fu_290[1]),
        .I2(xBar_V_loc_0_fu_290[0]),
        .I3(xBar_V_loc_0_fu_290[3]),
        .O(\xBar_V[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \xBar_V[5]_i_2 
       (.I0(xBar_V_loc_0_fu_290[3]),
        .I1(xBar_V_loc_0_fu_290[0]),
        .I2(xBar_V_loc_0_fu_290[1]),
        .I3(xBar_V_loc_0_fu_290[2]),
        .I4(xBar_V_loc_0_fu_290[4]),
        .O(\xBar_V[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_10 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I1(xBar_V_loc_0_fu_290[4]),
        .I2(xBar_V_loc_0_fu_290[5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\xBar_V[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_11 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I1(xBar_V_loc_0_fu_290[3]),
        .I2(xBar_V_loc_0_fu_290[4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\xBar_V[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xBar_V[7]_i_2 
       (.I0(xBar_V_loc_0_fu_290[4]),
        .I1(xBar_V_loc_0_fu_290[2]),
        .I2(xBar_V_loc_0_fu_290[1]),
        .I3(xBar_V_loc_0_fu_290[0]),
        .I4(xBar_V_loc_0_fu_290[3]),
        .I5(xBar_V_loc_0_fu_290[5]),
        .O(\xBar_V[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_4 
       (.I0(xBar_V_loc_0_fu_290[6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\xBar_V[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_5 
       (.I0(xBar_V_loc_0_fu_290[5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\xBar_V[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_6 
       (.I0(xBar_V_loc_0_fu_290[4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\xBar_V[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_7 
       (.I0(xBar_V_loc_0_fu_290[3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\xBar_V[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_8 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I1(xBar_V_loc_0_fu_290[6]),
        .I2(xBar_V_loc_0_fu_290[7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\xBar_V[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_9 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I1(xBar_V_loc_0_fu_290[5]),
        .I2(xBar_V_loc_0_fu_290[6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\xBar_V[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \xBar_V[8]_i_2 
       (.I0(xBar_V_loc_0_fu_290[6]),
        .I1(\xBar_V[7]_i_2_n_3 ),
        .I2(xBar_V_loc_0_fu_290[7]),
        .O(\xBar_V[8]_i_2_n_3 ));
  FDRE \xBar_V_loc_0_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367),
        .Q(xBar_V_loc_0_fu_290[0]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_357),
        .Q(xBar_V_loc_0_fu_290[10]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366),
        .Q(xBar_V_loc_0_fu_290[1]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365),
        .Q(xBar_V_loc_0_fu_290[2]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364),
        .Q(xBar_V_loc_0_fu_290[3]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363),
        .Q(xBar_V_loc_0_fu_290[4]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362),
        .Q(xBar_V_loc_0_fu_290[5]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361),
        .Q(xBar_V_loc_0_fu_290[6]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360),
        .Q(xBar_V_loc_0_fu_290[7]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359),
        .Q(xBar_V_loc_0_fu_290[8]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_358),
        .Q(xBar_V_loc_0_fu_290[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[0]),
        .Q(\xBar_V_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[10]),
        .Q(\xBar_V_reg_n_3_[10] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[10]_i_6 
       (.CI(\xBar_V_reg[7]_i_3_n_3 ),
        .CO({\NLW_xBar_V_reg[10]_i_6_CO_UNCONNECTED [3:2],\xBar_V_reg[10]_i_6_n_5 ,\xBar_V_reg[10]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\xBar_V[10]_i_7_n_3 ,\xBar_V[10]_i_8_n_3 }),
        .O({\NLW_xBar_V_reg[10]_i_6_O_UNCONNECTED [3],sub_ln232_fu_1416_p2[10:8]}),
        .S({1'b0,\xBar_V[10]_i_9_n_3 ,\xBar_V[10]_i_10_n_3 ,\xBar_V[10]_i_11_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[1]),
        .Q(\xBar_V_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[2]),
        .Q(\xBar_V_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[3]),
        .Q(\xBar_V_reg_n_3_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\xBar_V_reg[3]_i_3_n_3 ,\xBar_V_reg[3]_i_3_n_4 ,\xBar_V_reg[3]_i_3_n_5 ,\xBar_V_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_V[3]_i_4_n_3 ,\xBar_V[3]_i_5_n_3 ,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1],xBar_V_loc_0_fu_290[0]}),
        .O({sub_ln232_fu_1416_p2[3:1],\NLW_xBar_V_reg[3]_i_3_O_UNCONNECTED [0]}),
        .S({\xBar_V[3]_i_7_n_3 ,\xBar_V[3]_i_8_n_3 ,\xBar_V[3]_i_9_n_3 ,\xBar_V[3]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[4]),
        .Q(\xBar_V_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[5]),
        .Q(\xBar_V_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[6]),
        .Q(\xBar_V_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[7]),
        .Q(\xBar_V_reg_n_3_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_V_reg[7]_i_3 
       (.CI(\xBar_V_reg[3]_i_3_n_3 ),
        .CO({\xBar_V_reg[7]_i_3_n_3 ,\xBar_V_reg[7]_i_3_n_4 ,\xBar_V_reg[7]_i_3_n_5 ,\xBar_V_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_V[7]_i_4_n_3 ,\xBar_V[7]_i_5_n_3 ,\xBar_V[7]_i_6_n_3 ,\xBar_V[7]_i_7_n_3 }),
        .O(sub_ln232_fu_1416_p2[7:4]),
        .S({\xBar_V[7]_i_8_n_3 ,\xBar_V[7]_i_9_n_3 ,\xBar_V[7]_i_10_n_3 ,\xBar_V[7]_i_11_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[8]),
        .Q(\xBar_V_reg_n_3_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_xBar_V[9]),
        .Q(\xBar_V_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_1[5]_i_4 
       (.I0(\xCount_V_1[5]_i_5_n_3 ),
        .I1(x_2_reg_3129_pp0_iter8_reg[8]),
        .I2(x_2_reg_3129_pp0_iter8_reg[4]),
        .I3(x_2_reg_3129_pp0_iter8_reg[12]),
        .I4(\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 ),
        .I5(\xCount_V_1[5]_i_6_n_3 ),
        .O(\xCount_V_1[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_1[5]_i_5 
       (.I0(x_2_reg_3129_pp0_iter8_reg[13]),
        .I1(x_2_reg_3129_pp0_iter8_reg[1]),
        .I2(x_2_reg_3129_pp0_iter8_reg[9]),
        .I3(x_2_reg_3129_pp0_iter8_reg[5]),
        .O(\xCount_V_1[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_1[5]_i_6 
       (.I0(x_2_reg_3129_pp0_iter8_reg[3]),
        .I1(x_2_reg_3129_pp0_iter8_reg[15]),
        .I2(x_2_reg_3129_pp0_iter8_reg[7]),
        .I3(x_2_reg_3129_pp0_iter8_reg[10]),
        .I4(\xCount_V_1[5]_i_7_n_3 ),
        .O(\xCount_V_1[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_1[5]_i_7 
       (.I0(x_2_reg_3129_pp0_iter8_reg[14]),
        .I1(x_2_reg_3129_pp0_iter8_reg[11]),
        .I2(x_2_reg_3129_pp0_iter8_reg[6]),
        .I3(x_2_reg_3129_pp0_iter8_reg[2]),
        .O(\xCount_V_1[5]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \yCount_V_1[5]_i_7 
       (.I0(y_1_reg_1238[5]),
        .I1(y_1_reg_1238[6]),
        .O(\yCount_V_1[5]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \yCount_V_3[9]_i_8 
       (.I0(y_1_reg_1238[3]),
        .I1(y_1_reg_1238[4]),
        .O(\yCount_V_3[9]_i_8_n_3 ));
  FDRE \y_1_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[0] ),
        .Q(y_1_reg_1238[0]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[10] ),
        .Q(y_1_reg_1238[10]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[11] ),
        .Q(y_1_reg_1238[11]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[12] ),
        .Q(y_1_reg_1238[12]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[13] ),
        .Q(y_1_reg_1238[13]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[14] ),
        .Q(y_1_reg_1238[14]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg[15]_0 ),
        .Q(\y_1_reg_1238_reg[15]_0 ),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[1] ),
        .Q(y_1_reg_1238[1]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[2] ),
        .Q(y_1_reg_1238[2]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[3] ),
        .Q(y_1_reg_1238[3]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[4] ),
        .Q(y_1_reg_1238[4]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[5] ),
        .Q(y_1_reg_1238[5]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Sel_fu_877_p4[0]),
        .Q(y_1_reg_1238[6]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Sel_fu_877_p4[1]),
        .Q(y_1_reg_1238[7]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[8] ),
        .Q(y_1_reg_1238[8]),
        .R(1'b0));
  FDRE \y_1_reg_1238_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[9] ),
        .Q(y_1_reg_1238[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8880)) 
    \y_fu_250[0]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(ap_NS_fsm15_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_250[0]_i_3 
       (.I0(\y_fu_250_reg_n_3_[0] ),
        .O(\y_fu_250[0]_i_3_n_3 ));
  FDRE \y_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[0]_i_2_n_10 ),
        .Q(\y_fu_250_reg_n_3_[0] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_250_reg[0]_i_2_n_3 ,\y_fu_250_reg[0]_i_2_n_4 ,\y_fu_250_reg[0]_i_2_n_5 ,\y_fu_250_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_250_reg[0]_i_2_n_7 ,\y_fu_250_reg[0]_i_2_n_8 ,\y_fu_250_reg[0]_i_2_n_9 ,\y_fu_250_reg[0]_i_2_n_10 }),
        .S({\y_fu_250_reg_n_3_[3] ,\y_fu_250_reg_n_3_[2] ,\y_fu_250_reg_n_3_[1] ,\y_fu_250[0]_i_3_n_3 }));
  FDRE \y_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[8]_i_1_n_8 ),
        .Q(\y_fu_250_reg_n_3_[10] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[8]_i_1_n_7 ),
        .Q(\y_fu_250_reg_n_3_[11] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[12]_i_1_n_10 ),
        .Q(\y_fu_250_reg_n_3_[12] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[12]_i_1 
       (.CI(\y_fu_250_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_250_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_250_reg[12]_i_1_n_4 ,\y_fu_250_reg[12]_i_1_n_5 ,\y_fu_250_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[12]_i_1_n_7 ,\y_fu_250_reg[12]_i_1_n_8 ,\y_fu_250_reg[12]_i_1_n_9 ,\y_fu_250_reg[12]_i_1_n_10 }),
        .S({\y_fu_250_reg[15]_0 ,\y_fu_250_reg_n_3_[14] ,\y_fu_250_reg_n_3_[13] ,\y_fu_250_reg_n_3_[12] }));
  FDRE \y_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[12]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[13] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[12]_i_1_n_8 ),
        .Q(\y_fu_250_reg_n_3_[14] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[12]_i_1_n_7 ),
        .Q(\y_fu_250_reg[15]_0 ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[0]_i_2_n_9 ),
        .Q(\y_fu_250_reg_n_3_[1] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[0]_i_2_n_8 ),
        .Q(\y_fu_250_reg_n_3_[2] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[0]_i_2_n_7 ),
        .Q(\y_fu_250_reg_n_3_[3] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[4]_i_1_n_10 ),
        .Q(\y_fu_250_reg_n_3_[4] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[4]_i_1 
       (.CI(\y_fu_250_reg[0]_i_2_n_3 ),
        .CO({\y_fu_250_reg[4]_i_1_n_3 ,\y_fu_250_reg[4]_i_1_n_4 ,\y_fu_250_reg[4]_i_1_n_5 ,\y_fu_250_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[4]_i_1_n_7 ,\y_fu_250_reg[4]_i_1_n_8 ,\y_fu_250_reg[4]_i_1_n_9 ,\y_fu_250_reg[4]_i_1_n_10 }),
        .S({Sel_fu_877_p4,\y_fu_250_reg_n_3_[5] ,\y_fu_250_reg_n_3_[4] }));
  FDRE \y_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[4]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[5] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[4]_i_1_n_8 ),
        .Q(Sel_fu_877_p4[0]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[4]_i_1_n_7 ),
        .Q(Sel_fu_877_p4[1]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[8]_i_1_n_10 ),
        .Q(\y_fu_250_reg_n_3_[8] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[8]_i_1 
       (.CI(\y_fu_250_reg[4]_i_1_n_3 ),
        .CO({\y_fu_250_reg[8]_i_1_n_3 ,\y_fu_250_reg[8]_i_1_n_4 ,\y_fu_250_reg[8]_i_1_n_5 ,\y_fu_250_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[8]_i_1_n_7 ,\y_fu_250_reg[8]_i_1_n_8 ,\y_fu_250_reg[8]_i_1_n_9 ,\y_fu_250_reg[8]_i_1_n_10 }),
        .S({\y_fu_250_reg_n_3_[11] ,\y_fu_250_reg_n_3_[10] ,\y_fu_250_reg_n_3_[9] ,\y_fu_250_reg_n_3_[8] }));
  FDRE \y_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0),
        .D(\y_fu_250_reg[8]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[9] ),
        .R(ap_NS_fsm15_out));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[11]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [11]),
        .O(\zonePlateVAddr[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[10]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [10]),
        .O(\zonePlateVAddr[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[9]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [9]),
        .O(\zonePlateVAddr[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_6 
       (.I0(zonePlateVAddr_loc_0_fu_286[8]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [8]),
        .O(\zonePlateVAddr[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVDelta_loc_0_fu_282),
        .I1(zonePlateVAddr_loc_0_fu_286[15]),
        .O(\zonePlateVAddr[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVAddr_loc_0_fu_286[14]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [14]),
        .O(\zonePlateVAddr[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_8 
       (.I0(zonePlateVAddr_loc_0_fu_286[13]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [13]),
        .O(\zonePlateVAddr[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_9 
       (.I0(zonePlateVAddr_loc_0_fu_286[12]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [12]),
        .O(\zonePlateVAddr[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_2 
       (.I0(zonePlateVAddr_loc_0_fu_286[3]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [3]),
        .O(\zonePlateVAddr[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[2]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [2]),
        .O(\zonePlateVAddr[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[1]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [1]),
        .O(\zonePlateVAddr[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[0]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [0]),
        .O(\zonePlateVAddr[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(zonePlateVAddr0),
        .O(\zonePlateVAddr[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[7]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[6]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[5]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVAddr_loc_0_fu_286[4]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_411),
        .Q(zonePlateVAddr_loc_0_fu_286[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_401),
        .Q(zonePlateVAddr_loc_0_fu_286[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_400),
        .Q(zonePlateVAddr_loc_0_fu_286[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_399),
        .Q(zonePlateVAddr_loc_0_fu_286[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_398),
        .Q(zonePlateVAddr_loc_0_fu_286[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_397),
        .Q(zonePlateVAddr_loc_0_fu_286[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_396),
        .Q(zonePlateVAddr_loc_0_fu_286[15]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_410),
        .Q(zonePlateVAddr_loc_0_fu_286[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_409),
        .Q(zonePlateVAddr_loc_0_fu_286[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_408),
        .Q(zonePlateVAddr_loc_0_fu_286[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_407),
        .Q(zonePlateVAddr_loc_0_fu_286[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_406),
        .Q(zonePlateVAddr_loc_0_fu_286[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_405),
        .Q(zonePlateVAddr_loc_0_fu_286[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_404),
        .Q(zonePlateVAddr_loc_0_fu_286[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_403),
        .Q(zonePlateVAddr_loc_0_fu_286[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_402),
        .Q(zonePlateVAddr_loc_0_fu_286[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[0]),
        .Q(\zonePlateVAddr_reg_n_3_[0] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[10]),
        .Q(\zonePlateVAddr_reg_n_3_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[11]),
        .Q(\zonePlateVAddr_reg_n_3_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[11]_i_2 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[11]_i_2_n_3 ,\zonePlateVAddr_reg[11]_i_2_n_4 ,\zonePlateVAddr_reg[11]_i_2_n_5 ,\zonePlateVAddr_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[11:8]),
        .O(add_ln1296_fu_1602_p2[11:8]),
        .S({\zonePlateVAddr[11]_i_3_n_3 ,\zonePlateVAddr[11]_i_4_n_3 ,\zonePlateVAddr[11]_i_5_n_3 ,\zonePlateVAddr[11]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[12]),
        .Q(\zonePlateVAddr_reg_n_3_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[13]),
        .Q(\zonePlateVAddr_reg_n_3_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[14]),
        .Q(\zonePlateVAddr_reg_n_3_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[15]),
        .Q(\zonePlateVAddr_reg_n_3_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[15]_i_5 
       (.CI(\zonePlateVAddr_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED [3],\zonePlateVAddr_reg[15]_i_5_n_4 ,\zonePlateVAddr_reg[15]_i_5_n_5 ,\zonePlateVAddr_reg[15]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,zonePlateVAddr_loc_0_fu_286[14:12]}),
        .O(add_ln1296_fu_1602_p2[15:12]),
        .S({\zonePlateVAddr[15]_i_6_n_3 ,\zonePlateVAddr[15]_i_7_n_3 ,\zonePlateVAddr[15]_i_8_n_3 ,\zonePlateVAddr[15]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[1]),
        .Q(\zonePlateVAddr_reg_n_3_[1] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[2]),
        .Q(\zonePlateVAddr_reg_n_3_[2] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[3]),
        .Q(\zonePlateVAddr_reg_n_3_[3] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zonePlateVAddr_reg[3]_i_1_n_3 ,\zonePlateVAddr_reg[3]_i_1_n_4 ,\zonePlateVAddr_reg[3]_i_1_n_5 ,\zonePlateVAddr_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[3:0]),
        .O(add_ln1296_fu_1602_p2[3:0]),
        .S({\zonePlateVAddr[3]_i_2_n_3 ,\zonePlateVAddr[3]_i_3_n_3 ,\zonePlateVAddr[3]_i_4_n_3 ,\zonePlateVAddr[3]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[4]),
        .Q(\zonePlateVAddr_reg_n_3_[4] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[5]),
        .Q(\zonePlateVAddr_reg_n_3_[5] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[6]),
        .Q(\zonePlateVAddr_reg_n_3_[6] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1602_p2[7]),
        .Q(\zonePlateVAddr_reg_n_3_[7] ),
        .R(\zonePlateVAddr[7]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[7]_i_2 
       (.CI(\zonePlateVAddr_reg[3]_i_1_n_3 ),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[7:4]),
        .O(add_ln1296_fu_1602_p2[7:4]),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[8]),
        .Q(\zonePlateVAddr_reg_n_3_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[9]),
        .Q(\zonePlateVAddr_reg_n_3_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(zonePlateVDelta_loc_0_fu_282),
        .I1(\zonePlateVDelta_reg[15]_i_4 ),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322),
        .Q(zonePlateVDelta_loc_0_fu_282),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[0]),
        .Q(\zonePlateVDelta_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[10]),
        .Q(\zonePlateVDelta_reg_n_3_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[11]),
        .Q(\zonePlateVDelta_reg_n_3_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[12]),
        .Q(\zonePlateVDelta_reg_n_3_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[13]),
        .Q(\zonePlateVDelta_reg_n_3_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[14]),
        .Q(\zonePlateVDelta_reg_n_3_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[15]),
        .Q(\zonePlateVDelta_reg_n_3_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[1]),
        .Q(\zonePlateVDelta_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[2]),
        .Q(\zonePlateVDelta_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[3]),
        .Q(\zonePlateVDelta_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[4]),
        .Q(\zonePlateVDelta_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[5]),
        .Q(\zonePlateVDelta_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[6]),
        .Q(\zonePlateVDelta_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[7]),
        .Q(\zonePlateVDelta_reg_n_3_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[8]),
        .Q(\zonePlateVDelta_reg_n_3_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta[9]),
        .Q(\zonePlateVDelta_reg_n_3_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
   (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    \q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg,
    \q0_reg[3] ,
    and_ln1560_1_reg_575_pp0_iter1_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \q0_reg[1]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[1]_2 ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg,
    \q0_reg[0] ,
    \q0_reg[6] ,
    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_enable_reg_pp0_iter5_reg_0,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9_reg_0,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter11_reg_0,
    ap_enable_reg_pp0_iter12_reg_0,
    \icmp_ln1027_reg_3158_reg[0]_0 ,
    icmp_ln1027_fu_1129_p2,
    icmp_ln1027_reg_3158_pp0_iter8_reg,
    \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ,
    icmp_ln1285_reg_3184_pp0_iter3_reg,
    \x_fu_450_reg[0]_0 ,
    \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ,
    \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ,
    \q0_reg[1]_3 ,
    B,
    sel,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[1]_4 ,
    \phi_mul_fu_446_reg[14]_0 ,
    \q0_reg[0]_0 ,
    q0,
    \q0_reg[6]_0 ,
    ap_done_cache,
    ap_loop_init_int,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out,
    icmp_ln1050_reg_3196,
    icmp_ln1073_reg_3232,
    and_ln1292_reg_3188,
    icmp_ln1285_reg_3184,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out,
    and_ln1219_reg_3192,
    \bSerie_V_reg[21]_0 ,
    \bSerie_V_reg[3]__0_0 ,
    \bSerie_V_reg[0]__0_0 ,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ,
    g_reg_3206_pp0_iter4_reg,
    \g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 ,
    \gSerie_V_reg[21]_0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[2]__0_0 ,
    ap_loop_exit_ready_pp0_iter11_reg,
    D,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ,
    \q0_reg[1]_5 ,
    \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ,
    \q0_reg[5] ,
    ap_enable_reg_pp0_iter12_reg_1,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ,
    \xCount_V_3_reg[9] ,
    \xCount_V_3_reg[1] ,
    \yCount_V_3_reg[9] ,
    \x_2_reg_3129_pp0_iter9_reg_reg[15]_0 ,
    \rampStart_load_reg_1217_reg[7] ,
    p_reg_reg,
    \rampStart_load_reg_1217_reg[6] ,
    p_reg_reg_0,
    \rampStart_load_reg_1217_reg[0] ,
    \q0_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_1 ,
    \q0_reg[1]_6 ,
    \q0_reg[1]_7 ,
    \bSerie_V_reg[26]_0 ,
    \add_ln1488_reg_1251_reg[7] ,
    \q0_reg[7]_5 ,
    p_reg_reg_1,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ,
    p_reg_reg_2,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ,
    p_reg_reg_3,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_3 ,
    \vHatch_reg[0] ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \vHatch_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[4]_0 ,
    p_reg_reg_4,
    \rampStart_load_reg_1217_reg[4] ,
    \q0_reg[5]_0 ,
    \rampStart_load_reg_1217_reg[5] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[3]__0_0 ,
    \vHatch_reg[0]_1 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[4]__0_0 ,
    \add_ln1488_reg_1251_reg[4] ,
    \rSerie_V_reg[21]_0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[6]__0_0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[7]__0_0 ,
    icmp_ln1050_fu_1276_p2,
    \int_ZplateVerContStart_reg[15] ,
    \int_width_reg[15] ,
    \rampStart_load_reg_1217_reg[3] ,
    \q0_reg[1]_8 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    \xBar_V_loc_0_fu_290_reg[9] ,
    \xBar_V_loc_0_fu_290_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    \add_ln1488_reg_1251_reg[5] ,
    \g_2_reg_3269_pp0_iter10_reg_reg[4]__0_0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[2]__0_0 ,
    \add_ln1488_reg_1251_reg[2] ,
    \add_ln1488_reg_1251_reg[0] ,
    \or_ln1592_2_reg_1266_reg[0] ,
    \bSerie_V_reg[23]_0 ,
    \bSerie_V_reg[24]_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[3]__0_0 ,
    \bSerie_V_reg[25]_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ,
    \add_ln1488_reg_1251_reg[1] ,
    \b_reg_3211_pp0_iter10_reg_reg[7]__0_0 ,
    ap_enable_reg_pp0_iter11_reg_1,
    \q0_reg[7]_9 ,
    \q0_reg[1]_9 ,
    ap_enable_reg_pp0_iter9_reg_1,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o,
    \or_ln1592_reg_1256_reg[0] ,
    \or_ln1592_reg_1256_reg[0]_0 ,
    \or_ln1592_reg_1256_reg[0]_1 ,
    \or_ln1592_reg_1256_reg[0]_2 ,
    \rampVal_3_loc_0_fu_302_reg[2] ,
    \bSerie_V_reg[22]_0 ,
    \bSerie_V_reg[23]_1 ,
    \bSerie_V_reg[24]_1 ,
    \bSerie_V_reg[25]_1 ,
    \bSerie_V_reg[26]_1 ,
    \rampVal_2_loc_0_fu_266_reg[7] ,
    \bSerie_V_reg[27]_0 ,
    \or_ln1592_2_reg_1266_reg[0]_0 ,
    \hdata_loc_0_fu_274_reg[1] ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_enable_reg_pp0_iter11_reg_2,
    \rampVal_2_loc_0_fu_266_reg[7]_0 ,
    \rampStart_load_reg_1217_reg[6]_0 ,
    \rampStart_load_reg_1217_reg[7]_0 ,
    \rampStart_load_reg_1217_reg[2] ,
    \rampStart_load_reg_1217_reg[1] ,
    \add_ln1488_reg_1251_reg[6] ,
    \add_ln1488_reg_1251_reg[2]_0 ,
    \rampStart_load_reg_1217_reg[7]_1 ,
    \rampStart_load_reg_1217_reg[7]_2 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_1 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_1 ,
    \phi_mul_fu_446_reg[15]_0 ,
    add_ln1258_2_fu_1524_p2__0,
    p_reg_reg_9,
    \zonePlateVDelta_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1,
    ap_enable_reg_pp0_iter12_reg_2,
    zonePlateVAddr0,
    internal_full_n_reg,
    hBarSel_20,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \icmp_ln1027_reg_3158_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    internal_full_n_reg_0,
    ap_enable_reg_pp0_iter12_reg_3,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    ap_enable_reg_pp0_iter12_reg_4,
    ap_done_cache_reg,
    \xBar_V_reg[10] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[2]_7 ,
    mOutPtr110_out,
    \ap_CS_fsm_reg[2]_8 ,
    \rampVal_1_reg[7] ,
    \rampVal_2_reg[7] ,
    \hdata_reg[7] ,
    \zonePlateVAddr_reg[15] ,
    \rampVal_reg[7] ,
    \ap_CS_fsm_reg[1] ,
    \b_reg_3211_pp0_iter10_reg_reg[1]__0_0 ,
    \rampStart_load_reg_1217_reg[5]_0 ,
    \add_ln1488_reg_1251_reg[3] ,
    p_reg_reg_10,
    p_reg_reg_11,
    \rampVal_3_loc_0_fu_302_reg[4] ,
    \rampVal_3_loc_0_fu_302_reg[3] ,
    \rampVal_3_loc_0_fu_302_reg[2]_0 ,
    \rampVal_3_loc_0_fu_302_reg[1] ,
    \rampVal_2_flag_1_fu_454_reg[0]_0 ,
    \hdata_flag_1_fu_458_reg[0]_0 ,
    \rampVal_3_flag_1_fu_462_reg[0]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[5]_1 ,
    \rSerie_V_reg[26]_0 ,
    ap_clk,
    E,
    p_5_in,
    and_ln1756_3_fu_549_p2,
    ap_rst_n_inv,
    and_ln1560_1_fu_473_p2,
    and_ln1379_1_fu_459_p2,
    \q0_reg[1]_10 ,
    p,
    out,
    p_59_in,
    \q0_reg[7]_10 ,
    \q0_reg[1]_11 ,
    O,
    \phi_mul_fu_446_reg[7]_0 ,
    \phi_mul_fu_446_reg[11]_0 ,
    \phi_mul_fu_446_reg[15]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[7]_11 ,
    \q0_reg[6]_1 ,
    ap_done_cache_reg_0,
    \rampVal_3_flag_1_fu_462_reg[0]_1 ,
    \icmp_ln1050_reg_3196_reg[0]_0 ,
    \icmp_ln1073_reg_3232_reg[0]_0 ,
    \and_ln1292_reg_3188_reg[0]_0 ,
    \icmp_ln1285_reg_3184_reg[0]_0 ,
    \hdata_flag_1_fu_458_reg[0]_1 ,
    \rampVal_2_flag_1_fu_454_reg[0]_1 ,
    \and_ln1219_reg_3192_reg[0]_0 ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg_0,
    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg_0,
    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg_0,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0,
    bSerie_V0,
    \xCount_V_1_reg[1] ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ,
    q0_reg_0,
    \yCount_V_1_reg[0] ,
    Q,
    \yCount_V_3_reg[0] ,
    \xCount_V_3_reg[9]_0 ,
    \hBarSel_3_reg[0] ,
    \xCount_V_3_reg[3] ,
    DI,
    S,
    \xCount_V_3_reg[9]_1 ,
    \yCount_V_3_reg[9]_i_5 ,
    \yCount_V_3_reg[0]_0 ,
    \yCount_V_3_reg[9]_i_10 ,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \x_fu_450_reg[15]_i_4 ,
    \xCount_V_2_reg[9]_i_4_0 ,
    trunc_ln_fu_157_p4,
    add_ln1398_fu_187_p2,
    CO,
    \xCount_V_2_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \hdata_loc_0_fu_274_reg[0] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    in,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    cmp2_i322_fu_630_p2,
    \rampVal_2_loc_0_fu_266_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ,
    \rampVal_2_loc_0_fu_266_reg[7]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    rampStart_load_reg_1217,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ,
    \rampVal_loc_0_fu_298_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_reg[15]_0 ,
    q0_reg_1,
    add_ln1298_fu_1614_p2,
    \zonePlateVDelta_reg[0] ,
    ap_rst_n,
    \icmp_ln1584_reg_3164_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \zext_ln1032_cast_reg_3124_reg[3]_0 ,
    \rampVal_3_loc_0_fu_302_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ,
    \xBar_V_loc_0_fu_290_reg[10]_1 ,
    \xBar_V_reg[10]_0 ,
    \xBar_V_reg[3] ,
    \xBar_V_reg[4] ,
    \xBar_V_reg[5] ,
    \xBar_V_reg[7] ,
    \xBar_V_reg[8] ,
    \xBar_V_reg[10]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ,
    \hdata_new_0_fu_278_reg[7] ,
    \hdata_loc_0_fu_274_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \hBarSel_4_loc_0_fu_294_reg[2] ,
    \hBarSel_4_loc_0_fu_294_reg[2]_0 ,
    hBarSel_4_loc_0_fu_294,
    \hBarSel_4_loc_0_fu_294_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ,
    \zext_ln1032_cast_reg_3124_reg[2]_0 ,
    \zext_ln1032_cast_reg_3124_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ,
    \hdata_loc_0_fu_274_reg[0]_0 ,
    or_ln1592_1_reg_1261,
    \zonePlateVAddr_loc_0_fu_286_reg[0] ,
    p_0,
    add_ln1296_fu_1602_p2,
    \zext_ln1032_cast_reg_3124_reg[0]_0 ,
    \zext_ln1032_cast_reg_3124_reg[1]_0 ,
    \zext_ln1032_cast_reg_3124_reg[5]_0 ,
    \rampVal_reg[0] ,
    \rampVal_loc_0_fu_298_reg[3] ,
    \rampVal_reg[4] ,
    \rampVal_reg[5] ,
    \rampVal_reg[7]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_3 ,
    \phi_mul_fu_446_reg[15]_2 ,
    \x_fu_450_reg[0]_1 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    ap_NS_fsm15_out,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \rampVal_2_flag_0_reg_412_reg[0] ,
    \zonePlateVDelta_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \hdata_loc_0_fu_274_reg[0]_1 ,
    \hdata_new_0_fu_278_reg[0] ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \rampVal_loc_0_fu_298_reg[6] ,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ,
    \ap_CS_fsm_reg[2]_9 ,
    \xBar_V_loc_0_fu_290_reg[10]_2 ,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    ovrlayYUV_empty_n,
    \rampVal_3_loc_0_fu_302_reg[7]_0 ,
    \rampVal_2_loc_0_fu_266_reg[7]_3 ,
    \hdata_loc_0_fu_274_reg[7]_0 ,
    \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ,
    \zonePlateVAddr_loc_0_fu_286_reg[1] ,
    \zonePlateVAddr_loc_0_fu_286_reg[2] ,
    \zonePlateVAddr_loc_0_fu_286_reg[3] ,
    \zonePlateVAddr_loc_0_fu_286_reg[4] ,
    \zonePlateVAddr_loc_0_fu_286_reg[5] ,
    \zonePlateVAddr_loc_0_fu_286_reg[6] ,
    \zonePlateVAddr_loc_0_fu_286_reg[7] ,
    \zonePlateVAddr_loc_0_fu_286_reg[15] ,
    \rampVal_loc_0_fu_298_reg[7]_0 ,
    \rampVal_2_flag_0_reg_412_reg[0]_0 ,
    \hdata_flag_0_reg_400_reg[0] ,
    \rampVal_3_flag_0_reg_388_reg[0] ,
    \add_ln1259_reg_3251_reg[15]_0 ,
    \q0_reg[7]_12 ,
    \g_2_reg_3269_reg[7]_0 );
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  output \q0_reg[3] ;
  output and_ln1560_1_reg_575_pp0_iter1_reg;
  output grp_tpgPatternCheckerBoard_fu_970_ap_start_reg;
  output [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  output \q0_reg[1]_1 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[1]_2 ;
  output grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg;
  output \q0_reg[0] ;
  output \q0_reg[6] ;
  output grp_tpgPatternCrossHatch_fu_1032_ap_start_reg;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_enable_reg_pp0_iter5_reg_0;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter9_reg_0;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter11_reg_0;
  output ap_enable_reg_pp0_iter12_reg_0;
  output \icmp_ln1027_reg_3158_reg[0]_0 ;
  output icmp_ln1027_fu_1129_p2;
  output icmp_ln1027_reg_3158_pp0_iter8_reg;
  output \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ;
  output icmp_ln1285_reg_3184_pp0_iter3_reg;
  output [0:0]\x_fu_450_reg[0]_0 ;
  output \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ;
  output \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  output \q0_reg[1]_3 ;
  output [2:0]B;
  output [10:0]sel;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[1]_4 ;
  output [14:0]\phi_mul_fu_446_reg[14]_0 ;
  output \q0_reg[0]_0 ;
  output [0:0]q0;
  output \q0_reg[6]_0 ;
  output ap_done_cache;
  output ap_loop_init_int;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  output icmp_ln1050_reg_3196;
  output icmp_ln1073_reg_3232;
  output and_ln1292_reg_3188;
  output icmp_ln1285_reg_3184;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  output and_ln1219_reg_3192;
  output [0:0]\bSerie_V_reg[21]_0 ;
  output \bSerie_V_reg[3]__0_0 ;
  output \bSerie_V_reg[0]__0_0 ;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  output [7:0]g_reg_3206_pp0_iter4_reg;
  output [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 ;
  output [0:0]\gSerie_V_reg[21]_0 ;
  output [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0_0 ;
  output ap_loop_exit_ready_pp0_iter11_reg;
  output [14:0]D;
  output \q0_reg[7]_3 ;
  output \q0_reg[7]_4 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  output [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  output [3:0]\q0_reg[1]_5 ;
  output \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  output \q0_reg[5] ;
  output ap_enable_reg_pp0_iter12_reg_1;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  output [9:0]\xCount_V_3_reg[9] ;
  output [0:0]\xCount_V_3_reg[1] ;
  output [4:0]\yCount_V_3_reg[9] ;
  output [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15]_0 ;
  output [2:0]\rampStart_load_reg_1217_reg[7] ;
  output p_reg_reg;
  output \rampStart_load_reg_1217_reg[6] ;
  output p_reg_reg_0;
  output \rampStart_load_reg_1217_reg[0] ;
  output \q0_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_1 ;
  output \q0_reg[1]_6 ;
  output \q0_reg[1]_7 ;
  output \bSerie_V_reg[26]_0 ;
  output \add_ln1488_reg_1251_reg[7] ;
  output \q0_reg[7]_5 ;
  output p_reg_reg_1;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  output p_reg_reg_2;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ;
  output p_reg_reg_3;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_3 ;
  output \vHatch_reg[0] ;
  output \q0_reg[7]_6 ;
  output [1:0]\q0_reg[7]_7 ;
  output \q0_reg[7]_8 ;
  output \vHatch_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[4]_0 ;
  output p_reg_reg_4;
  output \rampStart_load_reg_1217_reg[4] ;
  output \q0_reg[5]_0 ;
  output \rampStart_load_reg_1217_reg[5] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[3]__0_0 ;
  output \vHatch_reg[0]_1 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[4]__0_0 ;
  output \add_ln1488_reg_1251_reg[4] ;
  output \rSerie_V_reg[21]_0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[6]__0_0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[7]__0_0 ;
  output icmp_ln1050_fu_1276_p2;
  output [15:0]\int_ZplateVerContStart_reg[15] ;
  output [0:0]\int_width_reg[15] ;
  output \rampStart_load_reg_1217_reg[3] ;
  output \q0_reg[1]_8 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output [10:0]\xBar_V_loc_0_fu_290_reg[9] ;
  output [0:0]\xBar_V_loc_0_fu_290_reg[10] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output \add_ln1488_reg_1251_reg[5] ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[4]__0_0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[2]__0_0 ;
  output \add_ln1488_reg_1251_reg[2] ;
  output \add_ln1488_reg_1251_reg[0] ;
  output \or_ln1592_2_reg_1266_reg[0] ;
  output \bSerie_V_reg[23]_0 ;
  output \bSerie_V_reg[24]_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[3]__0_0 ;
  output \bSerie_V_reg[25]_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  output \add_ln1488_reg_1251_reg[1] ;
  output \b_reg_3211_pp0_iter10_reg_reg[7]__0_0 ;
  output ap_enable_reg_pp0_iter11_reg_1;
  output [1:0]\q0_reg[7]_9 ;
  output \q0_reg[1]_9 ;
  output ap_enable_reg_pp0_iter9_reg_1;
  output [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o;
  output \or_ln1592_reg_1256_reg[0] ;
  output \or_ln1592_reg_1256_reg[0]_0 ;
  output \or_ln1592_reg_1256_reg[0]_1 ;
  output \or_ln1592_reg_1256_reg[0]_2 ;
  output \rampVal_3_loc_0_fu_302_reg[2] ;
  output \bSerie_V_reg[22]_0 ;
  output \bSerie_V_reg[23]_1 ;
  output \bSerie_V_reg[24]_1 ;
  output \bSerie_V_reg[25]_1 ;
  output \bSerie_V_reg[26]_1 ;
  output [1:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  output \bSerie_V_reg[27]_0 ;
  output \or_ln1592_2_reg_1266_reg[0]_0 ;
  output \hdata_loc_0_fu_274_reg[1] ;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output ap_enable_reg_pp0_iter11_reg_2;
  output [7:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  output [7:0]\rampStart_load_reg_1217_reg[6]_0 ;
  output \rampStart_load_reg_1217_reg[7]_0 ;
  output \rampStart_load_reg_1217_reg[2] ;
  output \rampStart_load_reg_1217_reg[1] ;
  output [7:0]\add_ln1488_reg_1251_reg[6] ;
  output \add_ln1488_reg_1251_reg[2]_0 ;
  output [7:0]\rampStart_load_reg_1217_reg[7]_1 ;
  output [7:0]\rampStart_load_reg_1217_reg[7]_2 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_1 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_1 ;
  output [0:0]\phi_mul_fu_446_reg[15]_0 ;
  output [7:0]add_ln1258_2_fu_1524_p2__0;
  output [0:0]p_reg_reg_9;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  output [0:0]ap_enable_reg_pp0_iter12_reg_2;
  output zonePlateVAddr0;
  output [0:0]internal_full_n_reg;
  output hBarSel_20;
  output \ap_CS_fsm_reg[2]_1 ;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [0:0]\icmp_ln1027_reg_3158_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[2]_3 ;
  output [0:0]\ap_CS_fsm_reg[2]_4 ;
  output [0:0]internal_full_n_reg_0;
  output [0:0]ap_enable_reg_pp0_iter12_reg_3;
  output [0:0]\ap_CS_fsm_reg[2]_5 ;
  output [0:0]\ap_CS_fsm_reg[2]_6 ;
  output [0:0]ap_enable_reg_pp0_iter12_reg_4;
  output [1:0]ap_done_cache_reg;
  output [10:0]\xBar_V_reg[10] ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[2]_7 ;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[2]_8 ;
  output [7:0]\rampVal_1_reg[7] ;
  output [7:0]\rampVal_2_reg[7] ;
  output [7:0]\hdata_reg[7] ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [7:0]\rampVal_reg[7] ;
  output \ap_CS_fsm_reg[1] ;
  output \b_reg_3211_pp0_iter10_reg_reg[1]__0_0 ;
  output \rampStart_load_reg_1217_reg[5]_0 ;
  output \add_ln1488_reg_1251_reg[3] ;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output \rampVal_3_loc_0_fu_302_reg[4] ;
  output \rampVal_3_loc_0_fu_302_reg[3] ;
  output \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[1] ;
  output \rampVal_2_flag_1_fu_454_reg[0]_0 ;
  output \hdata_flag_1_fu_458_reg[0]_0 ;
  output \rampVal_3_flag_1_fu_462_reg[0]_0 ;
  output [0:0]\q0_reg[3]_0 ;
  output [2:0]\q0_reg[3]_1 ;
  output [2:0]\q0_reg[5]_1 ;
  output [0:0]\rSerie_V_reg[26]_0 ;
  input ap_clk;
  input [0:0]E;
  input p_5_in;
  input and_ln1756_3_fu_549_p2;
  input ap_rst_n_inv;
  input and_ln1560_1_fu_473_p2;
  input and_ln1379_1_fu_459_p2;
  input \q0_reg[1]_10 ;
  input [15:0]p;
  input [19:0]out;
  input p_59_in;
  input \q0_reg[7]_10 ;
  input \q0_reg[1]_11 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7]_0 ;
  input [3:0]\phi_mul_fu_446_reg[11]_0 ;
  input [3:0]\phi_mul_fu_446_reg[15]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[7]_11 ;
  input \q0_reg[6]_1 ;
  input ap_done_cache_reg_0;
  input \rampVal_3_flag_1_fu_462_reg[0]_1 ;
  input \icmp_ln1050_reg_3196_reg[0]_0 ;
  input \icmp_ln1073_reg_3232_reg[0]_0 ;
  input \and_ln1292_reg_3188_reg[0]_0 ;
  input \icmp_ln1285_reg_3184_reg[0]_0 ;
  input \hdata_flag_1_fu_458_reg[0]_1 ;
  input \rampVal_2_flag_1_fu_454_reg[0]_1 ;
  input \and_ln1219_reg_3192_reg[0]_0 ;
  input grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg_0;
  input grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg_0;
  input grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg_0;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0;
  input bSerie_V0;
  input \xCount_V_1_reg[1] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  input q0_reg_0;
  input \yCount_V_1_reg[0] ;
  input [15:0]Q;
  input \yCount_V_3_reg[0] ;
  input \xCount_V_3_reg[9]_0 ;
  input [0:0]\hBarSel_3_reg[0] ;
  input [3:0]\xCount_V_3_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\xCount_V_3_reg[9]_1 ;
  input [2:0]\yCount_V_3_reg[9]_i_5 ;
  input [2:0]\yCount_V_3_reg[0]_0 ;
  input [4:0]\yCount_V_3_reg[9]_i_10 ;
  input [9:0]trunc_ln1_fu_229_p4;
  input [9:0]add_ln1329_fu_245_p2;
  input [12:0]\x_fu_450_reg[15]_i_4 ;
  input [13:0]\xCount_V_2_reg[9]_i_4_0 ;
  input [9:0]trunc_ln_fu_157_p4;
  input [9:0]add_ln1398_fu_187_p2;
  input [0:0]CO;
  input [0:0]\xCount_V_2_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \hdata_loc_0_fu_274_reg[0] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input [7:0]in;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input cmp2_i322_fu_630_p2;
  input \rampVal_2_loc_0_fu_266_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ;
  input [7:0]\rampVal_2_loc_0_fu_266_reg[7]_2 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  input \xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input [1:0]rampStart_load_reg_1217;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  input [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input q0_reg_1;
  input [15:0]add_ln1298_fu_1614_p2;
  input \zonePlateVDelta_reg[0] ;
  input ap_rst_n;
  input \icmp_ln1584_reg_3164_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \zext_ln1032_cast_reg_3124_reg[3]_0 ;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10]_1 ;
  input [9:0]\xBar_V_reg[10]_0 ;
  input \xBar_V_reg[3] ;
  input \xBar_V_reg[4] ;
  input \xBar_V_reg[5] ;
  input \xBar_V_reg[7] ;
  input \xBar_V_reg[8] ;
  input \xBar_V_reg[10]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  input [7:0]\hdata_new_0_fu_278_reg[7] ;
  input [7:0]\hdata_loc_0_fu_274_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \hBarSel_4_loc_0_fu_294_reg[2] ;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  input [2:0]hBarSel_4_loc_0_fu_294;
  input \hBarSel_4_loc_0_fu_294_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  input \zext_ln1032_cast_reg_3124_reg[2]_0 ;
  input \zext_ln1032_cast_reg_3124_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  input [1:0]\hdata_loc_0_fu_274_reg[0]_0 ;
  input or_ln1592_1_reg_1261;
  input \zonePlateVAddr_loc_0_fu_286_reg[0] ;
  input [15:0]p_0;
  input [15:0]add_ln1296_fu_1602_p2;
  input \zext_ln1032_cast_reg_3124_reg[0]_0 ;
  input \zext_ln1032_cast_reg_3124_reg[1]_0 ;
  input \zext_ln1032_cast_reg_3124_reg[5]_0 ;
  input \rampVal_reg[0] ;
  input \rampVal_loc_0_fu_298_reg[3] ;
  input \rampVal_reg[4] ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[7]_0 ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_2 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_3 ;
  input [0:0]\phi_mul_fu_446_reg[15]_2 ;
  input [0:0]\x_fu_450_reg[0]_1 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  input ap_NS_fsm15_out;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  input [3:0]\rampVal_2_flag_0_reg_412_reg[0] ;
  input \zonePlateVDelta_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \hdata_loc_0_fu_274_reg[0]_1 ;
  input \hdata_new_0_fu_278_reg[0] ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \rampVal_loc_0_fu_298_reg[6] ;
  input grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  input [0:0]\ap_CS_fsm_reg[2]_9 ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10]_2 ;
  input \mOutPtr_reg[4] ;
  input [0:0]\mOutPtr_reg[4]_0 ;
  input ovrlayYUV_empty_n;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  input [7:0]\rampVal_2_loc_0_fu_266_reg[7]_3 ;
  input [7:0]\hdata_loc_0_fu_274_reg[7]_0 ;
  input \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ;
  input \zonePlateVAddr_loc_0_fu_286_reg[1] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[2] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[3] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[4] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[5] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[6] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[7] ;
  input [7:0]\zonePlateVAddr_loc_0_fu_286_reg[15] ;
  input [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  input \rampVal_2_flag_0_reg_412_reg[0]_0 ;
  input \hdata_flag_0_reg_400_reg[0] ;
  input \rampVal_3_flag_0_reg_388_reg[0] ;
  input [0:0]\add_ln1259_reg_3251_reg[15]_0 ;
  input [1:0]\q0_reg[7]_12 ;
  input [7:0]\g_2_reg_3269_reg[7]_0 ;

  wire [2:0]B;
  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [15:0]Q;
  wire [3:0]S;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire [15:0]add_ln1259_reg_3251;
  wire [15:0]add_ln1259_reg_3251_pp0_iter10_reg;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[0]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[10]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[11]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[12]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[13]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[14]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[15]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[1]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[2]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[3]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[4]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[5]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[6]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[7]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[8]_srl5_n_3 ;
  wire \add_ln1259_reg_3251_pp0_iter9_reg_reg[9]_srl5_n_3 ;
  wire [0:0]\add_ln1259_reg_3251_reg[15]_0 ;
  wire [15:0]add_ln1296_fu_1602_p2;
  wire [15:0]add_ln1298_fu_1614_p2;
  wire [9:0]add_ln1329_fu_245_p2;
  wire [9:0]add_ln1398_fu_187_p2;
  wire \add_ln1488_reg_1251_reg[0] ;
  wire \add_ln1488_reg_1251_reg[1] ;
  wire \add_ln1488_reg_1251_reg[2] ;
  wire \add_ln1488_reg_1251_reg[2]_0 ;
  wire \add_ln1488_reg_1251_reg[3] ;
  wire \add_ln1488_reg_1251_reg[4] ;
  wire \add_ln1488_reg_1251_reg[5] ;
  wire [7:0]\add_ln1488_reg_1251_reg[6] ;
  wire \add_ln1488_reg_1251_reg[7] ;
  wire and_ln1219_reg_3192;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_3 ;
  wire \and_ln1219_reg_3192_pp0_iter9_reg_reg[0]_srl9_n_3 ;
  wire \and_ln1219_reg_3192_reg[0]_0 ;
  wire and_ln1292_reg_3188;
  wire \and_ln1292_reg_3188_pp0_iter3_reg_reg[0]_srl3_n_3 ;
  wire and_ln1292_reg_3188_pp0_iter4_reg;
  wire \and_ln1292_reg_3188_reg[0]_0 ;
  wire and_ln1379_1_fu_459_p2;
  wire and_ln1560_1_fu_473_p2;
  wire and_ln1560_1_reg_575_pp0_iter1_reg;
  wire and_ln1756_3_fu_549_p2;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  wire \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2]_4 ;
  wire [0:0]\ap_CS_fsm_reg[2]_5 ;
  wire [0:0]\ap_CS_fsm_reg[2]_6 ;
  wire [0:0]\ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire [0:0]\ap_CS_fsm_reg[2]_9 ;
  wire ap_NS_fsm15_out;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_done_cache;
  wire [1:0]ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter11_reg_2;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter12_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter12_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter12_reg_3;
  wire [0:0]ap_enable_reg_pp0_iter12_reg_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_enable_reg_pp0_iter9_reg_1;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_loop_init_int;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bSerie_V0;
  wire \bSerie_V_reg[0]__0_0 ;
  wire \bSerie_V_reg[1]_srl2_n_3 ;
  wire [0:0]\bSerie_V_reg[21]_0 ;
  wire \bSerie_V_reg[22]_0 ;
  wire \bSerie_V_reg[23]_0 ;
  wire \bSerie_V_reg[23]_1 ;
  wire \bSerie_V_reg[24]_0 ;
  wire \bSerie_V_reg[24]_1 ;
  wire \bSerie_V_reg[25]_0 ;
  wire \bSerie_V_reg[25]_1 ;
  wire \bSerie_V_reg[26]_0 ;
  wire \bSerie_V_reg[26]_1 ;
  wire \bSerie_V_reg[27]_0 ;
  wire \bSerie_V_reg[3]__0_0 ;
  wire \bSerie_V_reg[4]_srl17_n_3 ;
  wire b_reg_3211;
  wire [7:0]b_reg_3211_pp0_iter10_reg;
  wire \b_reg_3211_pp0_iter10_reg_reg[1]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[3]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_1 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_1 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[7]__0_0 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \b_reg_3211_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]b_reg_3211_pp0_iter5_reg;
  wire [7:0]b_reg_3211_pp0_iter6_reg;
  wire \b_reg_3211_pp0_iter9_reg_reg[0]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[1]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[2]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[3]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[4]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[5]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[6]_srl3_n_3 ;
  wire \b_reg_3211_pp0_iter9_reg_reg[7]_srl3_n_3 ;
  wire \b_reg_3211_reg_n_3_[0] ;
  wire \b_reg_3211_reg_n_3_[1] ;
  wire \b_reg_3211_reg_n_3_[2] ;
  wire \b_reg_3211_reg_n_3_[3] ;
  wire \b_reg_3211_reg_n_3_[4] ;
  wire \b_reg_3211_reg_n_3_[5] ;
  wire \b_reg_3211_reg_n_3_[6] ;
  wire \b_reg_3211_reg_n_3_[7] ;
  wire blkYuv_ce0;
  wire cmp2_i322_fu_630_p2;
  wire [15:0]d;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire [27:0]gSerie_V;
  wire \gSerie_V_reg[1]_srl2_n_3 ;
  wire [0:0]\gSerie_V_reg[21]_0 ;
  wire \gSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]g_2_reg_3269_pp0_iter10_reg;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[2]__0_0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[4]__0_0 ;
  wire [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[0]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[1]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[2]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[3]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[4]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[5]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[6]_srl4_n_3 ;
  wire \g_2_reg_3269_pp0_iter9_reg_reg[7]_srl4_n_3 ;
  wire [7:0]\g_2_reg_3269_reg[7]_0 ;
  wire \g_2_reg_3269_reg_n_3_[0] ;
  wire \g_2_reg_3269_reg_n_3_[1] ;
  wire \g_2_reg_3269_reg_n_3_[2] ;
  wire \g_2_reg_3269_reg_n_3_[3] ;
  wire \g_2_reg_3269_reg_n_3_[4] ;
  wire \g_2_reg_3269_reg_n_3_[5] ;
  wire \g_2_reg_3269_reg_n_3_[6] ;
  wire \g_2_reg_3269_reg_n_3_[7] ;
  wire [7:0]g_reg_3206;
  wire \g_reg_3206_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \g_reg_3206_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]g_reg_3206_pp0_iter4_reg;
  wire [6:0]grp_fu_2868_p0;
  wire [6:0]grp_fu_2877_p0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  wire [6:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire grp_tpgPatternCheckerBoard_fu_970_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg_0;
  wire grp_tpgPatternCheckerBoard_fu_970_n_21;
  wire grp_tpgPatternCrossHatch_fu_1032_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg_0;
  wire grp_tpgPatternCrossHatch_fu_1032_n_4;
  wire [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_10;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_13;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_14;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_15;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_8;
  wire grp_tpgPatternTartanColorBars_fu_1001_n_9;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire hBarSel_20;
  wire [0:0]\hBarSel_3_reg[0] ;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \hBarSel_4_loc_0_fu_294_reg[0] ;
  wire \hBarSel_4_loc_0_fu_294_reg[2] ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  wire \hdata_flag_0_reg_400_reg[0] ;
  wire \hdata_flag_1_fu_458_reg[0]_0 ;
  wire \hdata_flag_1_fu_458_reg[0]_1 ;
  wire \hdata_loc_0_fu_274_reg[0] ;
  wire [1:0]\hdata_loc_0_fu_274_reg[0]_0 ;
  wire \hdata_loc_0_fu_274_reg[0]_1 ;
  wire \hdata_loc_0_fu_274_reg[1] ;
  wire [7:0]\hdata_loc_0_fu_274_reg[7] ;
  wire [7:0]\hdata_loc_0_fu_274_reg[7]_0 ;
  wire \hdata_new_0_fu_278[2]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[3]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[4]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[5]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[6]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[7]_i_3_n_3 ;
  wire \hdata_new_0_fu_278_reg[0] ;
  wire [7:0]\hdata_new_0_fu_278_reg[7] ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1027_fu_1129_p2;
  wire \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ;
  wire \icmp_ln1027_reg_3158_pp0_iter7_reg_reg[0]_srl7_n_3 ;
  wire icmp_ln1027_reg_3158_pp0_iter8_reg;
  wire icmp_ln1027_reg_3158_pp0_iter9_reg;
  wire \icmp_ln1027_reg_3158_reg[0]_0 ;
  wire [0:0]\icmp_ln1027_reg_3158_reg[0]_1 ;
  wire icmp_ln1050_fu_1276_p2;
  wire icmp_ln1050_reg_3196;
  wire \icmp_ln1050_reg_3196[0]_i_7_n_3 ;
  wire \icmp_ln1050_reg_3196[0]_i_8_n_3 ;
  wire \icmp_ln1050_reg_3196_pp0_iter8_reg_reg[0]_srl8_n_3 ;
  wire icmp_ln1050_reg_3196_pp0_iter9_reg;
  wire \icmp_ln1050_reg_3196_reg[0]_0 ;
  wire icmp_ln1073_reg_3232;
  wire \icmp_ln1073_reg_3232[0]_i_10_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_11_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_12_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_13_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_14_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_15_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_16_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_17_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_18_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_19_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_20_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_5_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_6_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_7_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_8_n_3 ;
  wire \icmp_ln1073_reg_3232[0]_i_9_n_3 ;
  wire \icmp_ln1073_reg_3232_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire icmp_ln1073_reg_3232_pp0_iter8_reg;
  wire \icmp_ln1073_reg_3232_reg[0]_0 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_2_n_4 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_2_n_5 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_2_n_6 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_4_n_3 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_4_n_4 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_4_n_5 ;
  wire \icmp_ln1073_reg_3232_reg[0]_i_4_n_6 ;
  wire icmp_ln1285_reg_3184;
  wire \icmp_ln1285_reg_3184_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln1285_reg_3184_pp0_iter3_reg;
  wire \icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ;
  wire \icmp_ln1285_reg_3184_reg[0]_0 ;
  wire icmp_ln1428_fu_335_p2;
  wire icmp_ln1584_reg_3164_pp0_iter10_reg;
  wire \icmp_ln1584_reg_3164_pp0_iter9_reg_reg[0]_srl9_n_3 ;
  wire \icmp_ln1584_reg_3164_reg[0]_0 ;
  wire \icmp_ln1584_reg_3164_reg_n_3_[0] ;
  wire [7:0]in;
  wire [15:0]\int_ZplateVerContStart_reg[15] ;
  wire [0:0]\int_width_reg[15] ;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire mac_muladd_8ns_6s_16s_16_4_1_U53_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_19;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_22;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_23;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_24;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_25;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_26;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_27;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_28;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_29;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_3;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_30;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_31;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_32;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_33;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_34;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_35;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_36;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_37;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_38;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_39;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_4;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_40;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_41;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_42;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_43;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_44;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_45;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_46;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_47;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_48;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_49;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_50;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_9;
  wire mul_8ns_6ns_13_1_1_U44_n_10;
  wire mul_8ns_6ns_13_1_1_U44_n_3;
  wire mul_8ns_6ns_13_1_1_U44_n_4;
  wire mul_8ns_6ns_13_1_1_U44_n_5;
  wire mul_8ns_6ns_13_1_1_U44_n_6;
  wire mul_8ns_6ns_13_1_1_U44_n_7;
  wire mul_8ns_6ns_13_1_1_U44_n_8;
  wire mul_8ns_6ns_13_1_1_U44_n_9;
  wire or_ln1592_1_reg_1261;
  wire \or_ln1592_2_reg_1266_reg[0] ;
  wire \or_ln1592_2_reg_1266_reg[0]_0 ;
  wire \or_ln1592_reg_1256_reg[0] ;
  wire \or_ln1592_reg_1256_reg[0]_0 ;
  wire \or_ln1592_reg_1256_reg[0]_1 ;
  wire \or_ln1592_reg_1256_reg[0]_2 ;
  wire [19:0]out;
  wire ovrlayYUV_empty_n;
  wire [15:0]p;
  wire [15:0]p_0;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_13_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_12_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_16_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_2 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_21_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_n_3 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_16_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_17_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire p_59_in;
  wire p_5_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [0:0]p_reg_reg_9;
  wire phi_mul_fu_446;
  wire [15:15]phi_mul_fu_446_reg;
  wire [3:0]\phi_mul_fu_446_reg[11]_0 ;
  wire [14:0]\phi_mul_fu_446_reg[14]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [3:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_2 ;
  wire [3:0]\phi_mul_fu_446_reg[7]_0 ;
  wire [0:0]q0;
  wire [6:0]q0_reg;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_10 ;
  wire \q0_reg[1]_11 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire [3:0]\q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[1]_9 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [2:0]\q0_reg[3]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire [2:0]\q0_reg[5]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire [1:0]\q0_reg[7]_12 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire [1:0]\q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire [1:0]\q0_reg[7]_9 ;
  wire q0_reg_0;
  wire q0_reg_0_sn_1;
  wire q0_reg_1;
  wire q0_reg_1_sn_1;
  wire q0_reg_3_sn_1;
  wire q0_reg_4_sn_1;
  wire q0_reg_5_sn_1;
  wire q0_reg_6_sn_1;
  wire [6:0]q1_reg;
  wire [6:0]q2_reg;
  wire [27:0]rSerie_V;
  wire \rSerie_V_reg[1]_srl2_n_3 ;
  wire \rSerie_V_reg[21]_0 ;
  wire [0:0]\rSerie_V_reg[26]_0 ;
  wire \rSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]r_2_reg_3262_pp0_iter10_reg;
  wire [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0_0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[3]__0_0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[4]__0_0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[6]__0_0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[7]__0_0 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[0]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[1]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[2]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[3]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[4]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[5]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[6]_srl4_n_3 ;
  wire \r_2_reg_3262_pp0_iter9_reg_reg[7]_srl4_n_3 ;
  wire \r_2_reg_3262_reg_n_3_[0] ;
  wire \r_2_reg_3262_reg_n_3_[1] ;
  wire \r_2_reg_3262_reg_n_3_[2] ;
  wire \r_2_reg_3262_reg_n_3_[3] ;
  wire \r_2_reg_3262_reg_n_3_[4] ;
  wire \r_2_reg_3262_reg_n_3_[5] ;
  wire \r_2_reg_3262_reg_n_3_[6] ;
  wire \r_2_reg_3262_reg_n_3_[7] ;
  wire [7:0]r_reg_3200;
  wire \r_reg_3200_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \r_reg_3200_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]r_reg_3200_pp0_iter4_reg;
  wire [1:0]rampStart_load_reg_1217;
  wire \rampStart_load_reg_1217_reg[0] ;
  wire \rampStart_load_reg_1217_reg[1] ;
  wire \rampStart_load_reg_1217_reg[2] ;
  wire \rampStart_load_reg_1217_reg[3] ;
  wire \rampStart_load_reg_1217_reg[4] ;
  wire \rampStart_load_reg_1217_reg[5] ;
  wire \rampStart_load_reg_1217_reg[5]_0 ;
  wire \rampStart_load_reg_1217_reg[6] ;
  wire [7:0]\rampStart_load_reg_1217_reg[6]_0 ;
  wire [2:0]\rampStart_load_reg_1217_reg[7] ;
  wire \rampStart_load_reg_1217_reg[7]_0 ;
  wire [7:0]\rampStart_load_reg_1217_reg[7]_1 ;
  wire [7:0]\rampStart_load_reg_1217_reg[7]_2 ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire [3:0]\rampVal_2_flag_0_reg_412_reg[0] ;
  wire \rampVal_2_flag_0_reg_412_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_454_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_454_reg[0]_1 ;
  wire [1:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  wire \rampVal_2_loc_0_fu_266_reg[7]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7]_2 ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7]_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_6_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_270_reg[7]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_270_reg[7]_i_2_n_6 ;
  wire [7:0]\rampVal_2_reg[7] ;
  wire \rampVal_3_flag_0_reg_388_reg[0] ;
  wire \rampVal_3_flag_1_fu_462_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_462_reg[0]_1 ;
  wire \rampVal_3_loc_0_fu_302_reg[1] ;
  wire \rampVal_3_loc_0_fu_302_reg[2] ;
  wire \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[3] ;
  wire \rampVal_3_loc_0_fu_302_reg[4] ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  wire \rampVal_3_new_0_fu_306[3]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[4]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[5]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[6]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_298[2]_i_2_n_3 ;
  wire \rampVal_loc_0_fu_298[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_298[7]_i_4_n_3 ;
  wire \rampVal_loc_0_fu_298_reg[3] ;
  wire \rampVal_loc_0_fu_298_reg[6] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  wire \rampVal_reg[0] ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire [7:0]\rampVal_reg[7] ;
  wire \rampVal_reg[7]_0 ;
  wire [10:0]sel;
  wire [3:2]sel_0;
  wire [6:0]select_ln1584_fu_1911_p3;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire [0:0]sub_ln232_fu_1416_p2;
  wire [7:1]tmp_4_fu_2178_p3;
  wire tpgBarSelYuv_u_U_n_4;
  wire tpgBarSelYuv_v_U_n_6;
  wire tpgBarSelYuv_v_U_n_8;
  wire tpgBarSelYuv_v_U_n_9;
  wire tpgBarSelYuv_y_U_n_10;
  wire tpgBarSelYuv_y_U_n_11;
  wire tpgBarSelYuv_y_U_n_14;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgSinTableArray_9bit_U_n_26;
  wire tpgSinTableArray_9bit_U_n_3;
  wire tpgSinTableArray_9bit_U_n_34;
  wire tpgSinTableArray_9bit_U_n_42;
  wire tpgSinTableArray_9bit_U_n_43;
  wire tpgSinTableArray_9bit_U_n_44;
  wire tpgSinTableArray_9bit_U_n_45;
  wire [10:1]tpgSinTableArray_9bit_address2;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_1 ;
  wire \trunc_ln520_reg_3137_pp0_iter7_reg_reg[0]_srl8_n_3 ;
  wire \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ;
  wire \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ;
  wire [9:0]trunc_ln_fu_157_p4;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire \xBar_V[0]_i_3_n_3 ;
  wire \xBar_V[0]_i_4_n_3 ;
  wire \xBar_V[0]_i_5_n_3 ;
  wire \xBar_V[0]_i_6_n_3 ;
  wire \xBar_V[0]_i_7_n_3 ;
  wire \xBar_V[0]_i_8_n_3 ;
  wire \xBar_V[10]_i_5_n_3 ;
  wire \xBar_V_loc_0_fu_290[0]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_5_n_3 ;
  wire \xBar_V_loc_0_fu_290[1]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[2]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[3]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[4]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[5]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[6]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[7]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[8]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[9]_i_3_n_3 ;
  wire [0:0]\xBar_V_loc_0_fu_290_reg[10] ;
  wire \xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10]_1 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10]_2 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[9] ;
  wire \xBar_V_reg[0]_i_2_n_3 ;
  wire \xBar_V_reg[0]_i_2_n_4 ;
  wire \xBar_V_reg[0]_i_2_n_5 ;
  wire \xBar_V_reg[0]_i_2_n_6 ;
  wire [10:0]\xBar_V_reg[10] ;
  wire [9:0]\xBar_V_reg[10]_0 ;
  wire \xBar_V_reg[10]_1 ;
  wire \xBar_V_reg[3] ;
  wire \xBar_V_reg[4] ;
  wire \xBar_V_reg[5] ;
  wire \xBar_V_reg[7] ;
  wire \xBar_V_reg[8] ;
  wire \xCount_V_1_reg[1] ;
  wire \xCount_V_2[9]_i_13_n_3 ;
  wire \xCount_V_2[9]_i_23_n_3 ;
  wire \xCount_V_2[9]_i_24_n_3 ;
  wire \xCount_V_2[9]_i_25_n_3 ;
  wire \xCount_V_2[9]_i_26_n_3 ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire \xCount_V_2_reg[9]_i_11_n_3 ;
  wire \xCount_V_2_reg[9]_i_11_n_4 ;
  wire \xCount_V_2_reg[9]_i_11_n_5 ;
  wire \xCount_V_2_reg[9]_i_11_n_6 ;
  wire [13:0]\xCount_V_2_reg[9]_i_4_0 ;
  wire \xCount_V_2_reg[9]_i_4_n_6 ;
  wire [0:0]\xCount_V_3_reg[1] ;
  wire [3:0]\xCount_V_3_reg[3] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire \xCount_V_3_reg[9]_0 ;
  wire [0:0]\xCount_V_3_reg[9]_1 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[10]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[11]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[12]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[13]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[14]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[15]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[1]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[2]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[3]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[4]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[5]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[6]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[7]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[8]_srl8_n_3 ;
  wire \x_2_reg_3129_pp0_iter7_reg_reg[9]_srl8_n_3 ;
  wire [14:1]x_2_reg_3129_pp0_iter9_reg;
  wire [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15]_0 ;
  wire [15:0]x_3_fu_1135_p2;
  wire x_fu_450;
  wire [0:0]\x_fu_450_reg[0]_0 ;
  wire [0:0]\x_fu_450_reg[0]_1 ;
  wire [12:0]\x_fu_450_reg[15]_i_4 ;
  wire \x_fu_450_reg_n_3_[0] ;
  wire \x_fu_450_reg_n_3_[10] ;
  wire \x_fu_450_reg_n_3_[11] ;
  wire \x_fu_450_reg_n_3_[12] ;
  wire \x_fu_450_reg_n_3_[13] ;
  wire \x_fu_450_reg_n_3_[14] ;
  wire \x_fu_450_reg_n_3_[15] ;
  wire \x_fu_450_reg_n_3_[1] ;
  wire \x_fu_450_reg_n_3_[2] ;
  wire \x_fu_450_reg_n_3_[3] ;
  wire \x_fu_450_reg_n_3_[4] ;
  wire \x_fu_450_reg_n_3_[5] ;
  wire \x_fu_450_reg_n_3_[6] ;
  wire \x_fu_450_reg_n_3_[7] ;
  wire \x_fu_450_reg_n_3_[8] ;
  wire \x_fu_450_reg_n_3_[9] ;
  wire xor_ln1544_1_fu_2080_p2;
  wire xor_ln1544_fu_2034_p2;
  wire \yCount_V_1_reg[0] ;
  wire \yCount_V_3_reg[0] ;
  wire [2:0]\yCount_V_3_reg[0]_0 ;
  wire [4:0]\yCount_V_3_reg[9] ;
  wire [4:0]\yCount_V_3_reg[9]_i_10 ;
  wire [2:0]\yCount_V_3_reg[9]_i_5 ;
  wire [7:0]zext_ln1032_cast_reg_3124_reg;
  wire \zext_ln1032_cast_reg_3124_reg[0]_0 ;
  wire \zext_ln1032_cast_reg_3124_reg[1]_0 ;
  wire \zext_ln1032_cast_reg_3124_reg[2]_0 ;
  wire \zext_ln1032_cast_reg_3124_reg[3]_0 ;
  wire \zext_ln1032_cast_reg_3124_reg[5]_0 ;
  wire \zext_ln1032_cast_reg_3124_reg[7]_0 ;
  wire [14:7]zext_ln1258_fu_1517_p1;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_3_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[0] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[0]_0 ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_286_reg[15] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[1] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[2] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[3] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[4] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[5] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[6] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[7] ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire \zonePlateVDelta_reg[0] ;
  wire \zonePlateVDelta_reg[0]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1073_reg_3232_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1073_reg_3232_reg[0]_i_4_O_UNCONNECTED ;
  wire \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_xBar_V_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_2_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED ;

  assign \q0_reg[0]  = q0_reg_0_sn_1;
  assign \q0_reg[1]  = q0_reg_1_sn_1;
  assign \q0_reg[3]  = q0_reg_3_sn_1;
  assign \q0_reg[4]  = q0_reg_4_sn_1;
  assign \q0_reg[5]  = q0_reg_5_sn_1;
  assign \q0_reg[6]  = q0_reg_6_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(q0_reg_0),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(shiftReg_ce));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[0]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[10]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[11]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[12]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[13]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[14]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[15]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[1]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[2]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[3]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[4]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[5]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[6]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[7]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[8]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_pp0_iter10_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_reg_3251_pp0_iter9_reg_reg[9]_srl5_n_3 ),
        .Q(add_ln1259_reg_3251_pp0_iter10_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[0]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[10]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[10]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[11]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[11]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[12]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[12]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[13]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[13]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[14]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[14]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[15]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[15]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[1]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[1]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[2]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[2]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[3]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[3]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[4]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[4]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[5]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[5]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[6]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[7]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[7]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[8]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[8]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter9_reg_reg[9]_srl5 " *) 
  SRL16E \add_ln1259_reg_3251_pp0_iter9_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3251[9]),
        .Q(\add_ln1259_reg_3251_pp0_iter9_reg_reg[9]_srl5_n_3 ));
  FDRE \add_ln1259_reg_3251_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18),
        .Q(add_ln1259_reg_3251[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8),
        .Q(add_ln1259_reg_3251[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7),
        .Q(add_ln1259_reg_3251[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6),
        .Q(add_ln1259_reg_3251[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5),
        .Q(add_ln1259_reg_3251[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4),
        .Q(add_ln1259_reg_3251[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3),
        .Q(add_ln1259_reg_3251[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17),
        .Q(add_ln1259_reg_3251[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16),
        .Q(add_ln1259_reg_3251[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15),
        .Q(add_ln1259_reg_3251[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14),
        .Q(add_ln1259_reg_3251[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13),
        .Q(add_ln1259_reg_3251[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12),
        .Q(add_ln1259_reg_3251[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11),
        .Q(add_ln1259_reg_3251[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10),
        .Q(add_ln1259_reg_3251[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3251_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1259_reg_3251_reg[15]_0 ),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9),
        .Q(add_ln1259_reg_3251[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U46
       (.B({flow_control_loop_pipe_sequential_init_U_n_23,B,flow_control_loop_pipe_sequential_init_U_n_27,tpgSinTableArray_9bit_address2,\x_fu_450_reg[0]_0 }),
        .D(d),
        .E(E),
        .ap_clk(ap_clk));
  FDRE \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\and_ln1219_reg_3192_pp0_iter9_reg_reg[0]_srl9_n_3 ),
        .Q(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \and_ln1219_reg_3192_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(and_ln1219_reg_3192),
        .Q(\and_ln1219_reg_3192_pp0_iter9_reg_reg[0]_srl9_n_3 ));
  FDRE \and_ln1219_reg_3192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1219_reg_3192_reg[0]_0 ),
        .Q(and_ln1219_reg_3192),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1292_reg_3188_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1292_reg_3188_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1292_reg_3188_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(and_ln1292_reg_3188),
        .Q(\and_ln1292_reg_3188_pp0_iter3_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1292_reg_3188_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\and_ln1292_reg_3188_pp0_iter3_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1292_reg_3188_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln1292_reg_3188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_3188_reg[0]_0 ),
        .Q(and_ln1292_reg_3188),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter11_reg),
        .I1(q0_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter9_reg_0),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter11_reg_0),
        .Q(ap_enable_reg_pp0_iter12_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter4_reg_0),
        .Q(ap_enable_reg_pp0_iter5_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter5_reg_0),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9_reg_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_loop_exit_ready_pp0_iter10_reg_reg_srl10 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter10_reg_reg_srl10
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .I1(q0_reg_0),
        .I2(q0_reg_1),
        .I3(\int_width_reg[15] ),
        .O(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter11_reg_reg__0
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3),
        .Q(ap_loop_exit_ready_pp0_iter11_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_2 
       (.I0(\bSerie_V_reg[3]__0_0 ),
        .I1(\bSerie_V_reg[0]__0_0 ),
        .O(tmp_4_fu_2178_p3[7]));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\bSerie_V_reg[1]_srl2_n_3 ),
        .Q(\bSerie_V_reg[0]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(\bSerie_V_reg[3]__0_0 ),
        .Q(\bSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[1]),
        .Q(\bSerie_V_reg[21]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[2]),
        .Q(tmp_4_fu_2178_p3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[3]),
        .Q(tmp_4_fu_2178_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[4]),
        .Q(tmp_4_fu_2178_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[5]),
        .Q(tmp_4_fu_2178_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[6]),
        .Q(tmp_4_fu_2178_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(tmp_4_fu_2178_p3[7]),
        .Q(tmp_4_fu_2178_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q(\bSerie_V_reg[3]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h000001FE)) 
    \bSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(\bSerie_V_reg[21]_0 ),
        .Q(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[0]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[1]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[2]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[3]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[4]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[5]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[6]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter9_reg_reg[7]_srl3_n_3 ),
        .Q(b_reg_3211_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[0] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[1] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[2] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[3] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[4] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[5] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[6] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \b_reg_3211_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3211_reg_n_3_[7] ),
        .Q(\b_reg_3211_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[7]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[8]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[9]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[10]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[11]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[12]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[13]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3211_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(zext_ln1258_fu_1517_p1[14]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[7]),
        .Q(b_reg_3211_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[8]),
        .Q(b_reg_3211_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[9]),
        .Q(b_reg_3211_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[10]),
        .Q(b_reg_3211_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[11]),
        .Q(b_reg_3211_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[12]),
        .Q(b_reg_3211_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[13]),
        .Q(b_reg_3211_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1258_fu_1517_p1[14]),
        .Q(b_reg_3211_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[0]),
        .Q(b_reg_3211_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[1]),
        .Q(b_reg_3211_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[2]),
        .Q(b_reg_3211_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[3]),
        .Q(b_reg_3211_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[4]),
        .Q(b_reg_3211_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[5]),
        .Q(b_reg_3211_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[6]),
        .Q(b_reg_3211_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3211_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3211_pp0_iter5_reg[7]),
        .Q(b_reg_3211_pp0_iter6_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[0]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[0]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[1]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[1]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[2]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[2]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[3]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[3]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[4]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[4]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[5]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[5]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[6]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[6]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter9_reg_reg[7]_srl3 " *) 
  SRL16E \b_reg_3211_pp0_iter9_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3211_pp0_iter6_reg[7]),
        .Q(\b_reg_3211_pp0_iter9_reg_reg[7]_srl3_n_3 ));
  FDSE \b_reg_3211_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[0]),
        .Q(\b_reg_3211_reg_n_3_[0] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[1]),
        .Q(\b_reg_3211_reg_n_3_[1] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[2]),
        .Q(\b_reg_3211_reg_n_3_[2] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[3]),
        .Q(\b_reg_3211_reg_n_3_[3] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[4]),
        .Q(\b_reg_3211_reg_n_3_[4] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[5]),
        .Q(\b_reg_3211_reg_n_3_[5] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q0_reg[6]),
        .Q(\b_reg_3211_reg_n_3_[6] ),
        .S(b_reg_3211));
  FDSE \b_reg_3211_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(tpgSinTableArray_9bit_U_n_3),
        .Q(\b_reg_3211_reg_n_3_[7] ),
        .S(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R bluYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7]_2 ),
        .\q0_reg[7]_1 (\q0_reg[7]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,sel_0}),
        .B({flow_control_loop_pipe_sequential_init_U_n_23,B,flow_control_loop_pipe_sequential_init_U_n_27,tpgSinTableArray_9bit_address2,\x_fu_450_reg[0]_0 }),
        .CO(\int_width_reg[15] ),
        .D(x_3_fu_1135_p2),
        .E(x_fu_450),
        .O(sub_ln232_fu_1416_p2),
        .Q({Q[13],Q[10:9],Q[7:6],Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_127),
        .add_ln1298_fu_1614_p2(add_ln1298_fu_1614_p2),
        .and_ln1292_reg_3188_pp0_iter4_reg(and_ln1292_reg_3188_pp0_iter4_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_2 (\rampVal_2_flag_0_reg_412_reg[0] [2:1]),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_9 ),
        .\ap_CS_fsm_reg[3] (q0_reg_0),
        .\ap_CS_fsm_reg[3]_0 (ap_enable_reg_pp0_iter12_reg_0),
        .\ap_CS_fsm_reg[3]_1 (ap_loop_exit_ready_pp0_iter11_reg),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg_2),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_41),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_39),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1),
        .\icmp_ln1027_reg_3158_reg[0] (\icmp_ln1027_reg_3158_reg[0]_1 ),
        .\icmp_ln1050_reg_3196[0]_i_2_0 (\icmp_ln1050_reg_3196[0]_i_8_n_3 ),
        .\icmp_ln1584_reg_3164_reg[0] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\icmp_ln1584_reg_3164_reg[0]_0 (\icmp_ln1584_reg_3164_reg_n_3_[0] ),
        .\icmp_ln1584_reg_3164_reg[0]_1 (\icmp_ln1584_reg_3164_reg[0]_0 ),
        .\int_ZplateVerContStart_reg[15] (\int_ZplateVerContStart_reg[15] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (ap_enable_reg_pp0_iter11_reg_0),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\hdata_loc_0_fu_274_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .p_reg_reg(q0_reg_1),
        .p_reg_reg_0({\x_fu_450_reg_n_3_[15] ,\x_fu_450_reg_n_3_[14] ,\x_fu_450_reg_n_3_[13] ,\x_fu_450_reg_n_3_[12] ,\x_fu_450_reg_n_3_[11] ,\x_fu_450_reg_n_3_[10] ,\x_fu_450_reg_n_3_[9] ,\x_fu_450_reg_n_3_[8] ,\x_fu_450_reg_n_3_[7] ,\x_fu_450_reg_n_3_[6] ,\x_fu_450_reg_n_3_[5] ,\x_fu_450_reg_n_3_[4] ,\x_fu_450_reg_n_3_[3] ,\x_fu_450_reg_n_3_[2] ,\x_fu_450_reg_n_3_[1] ,\x_fu_450_reg_n_3_[0] }),
        .\xBar_V_loc_0_fu_290_reg[0] (\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[0]_0 (\xBar_V_loc_0_fu_290[0]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[10] (\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .\xBar_V_loc_0_fu_290_reg[10]_0 (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\xBar_V_loc_0_fu_290_reg[10]_1 (\xBar_V_loc_0_fu_290_reg[10]_2 ),
        .\xBar_V_loc_0_fu_290_reg[10]_2 (\xBar_V_loc_0_fu_290[10]_i_5_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[1] (\xBar_V_loc_0_fu_290[1]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[2] (\xBar_V_loc_0_fu_290[2]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[3] (\xBar_V_loc_0_fu_290[3]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[4] (\xBar_V_loc_0_fu_290[4]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[5] (\xBar_V_loc_0_fu_290[5]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[6] (\xBar_V_loc_0_fu_290[6]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[7] (\xBar_V_loc_0_fu_290[7]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[8] (\xBar_V_loc_0_fu_290[8]_i_3_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[9] (\xBar_V_loc_0_fu_290_reg[9] ),
        .\xBar_V_loc_0_fu_290_reg[9]_0 (\xBar_V_loc_0_fu_290[9]_i_3_n_3 ),
        .\xBar_V_reg[0] (ap_enable_reg_pp0_iter12_reg_1),
        .\xBar_V_reg[0]_0 (\icmp_ln1027_reg_3158_reg[0]_0 ),
        .\xBar_V_reg[0]_1 (\xBar_V_loc_0_fu_290_reg[10] ),
        .\xBar_V_reg[10] (\xBar_V_reg[10] ),
        .\xBar_V_reg[10]_0 (\xBar_V_reg[10]_0 ),
        .\xBar_V_reg[10]_1 (\xBar_V_reg[10]_1 ),
        .\xBar_V_reg[1] (\xBar_V[10]_i_5_n_3 ),
        .\xBar_V_reg[3] (\xBar_V_reg[3] ),
        .\xBar_V_reg[4] (\xBar_V_reg[4] ),
        .\xBar_V_reg[5] (\xBar_V_reg[5] ),
        .\xBar_V_reg[7] (\xBar_V_reg[7] ),
        .\xBar_V_reg[8] (\xBar_V_reg[8] ),
        .\x_fu_450_reg[0] (\x_fu_450_reg[0]_1 ),
        .\x_fu_450_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .\x_fu_450_reg[15]_i_4_0 (\x_fu_450_reg[15]_i_4 ),
        .\x_fu_450_reg[4] (icmp_ln1027_fu_1129_p2),
        .\y_1_reg_1238_reg[13] (icmp_ln1050_fu_1276_p2),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_0 (\zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ),
        .\zonePlateVDelta_reg[0] (\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .\zonePlateVDelta_reg[0]_0 (ap_enable_reg_pp0_iter5_reg_0),
        .\zonePlateVDelta_reg[0]_1 (\zonePlateVDelta_reg[0] ),
        .\zonePlateVDelta_reg[0]_2 (\icmp_ln1050_reg_3196[0]_i_7_n_3 ),
        .\zonePlateVDelta_reg[0]_3 (\zonePlateVDelta_reg[0]_0 ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(gSerie_V[3]),
        .I1(gSerie_V[0]),
        .O(xor_ln1544_1_fu_2080_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\gSerie_V_reg[1]_srl2_n_3 ),
        .Q(gSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(gSerie_V[3]),
        .Q(\gSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[22]),
        .Q(\gSerie_V_reg[21]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[23]),
        .Q(gSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[24]),
        .Q(gSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[25]),
        .Q(gSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[26]),
        .Q(gSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(gSerie_V[27]),
        .Q(gSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(xor_ln1544_1_fu_2080_p2),
        .Q(gSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q(gSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000AB54)) 
    \gSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(\gSerie_V_reg[21]_0 ),
        .Q(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[0]_srl4_n_3 ),
        .Q(g_2_reg_3269_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[1]_srl4_n_3 ),
        .Q(\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 [0]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[2]_srl4_n_3 ),
        .Q(g_2_reg_3269_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[3]_srl4_n_3 ),
        .Q(\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 [1]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[4]_srl4_n_3 ),
        .Q(g_2_reg_3269_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[5]_srl4_n_3 ),
        .Q(\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 [2]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[6]_srl4_n_3 ),
        .Q(\g_2_reg_3269_pp0_iter10_reg_reg[6]__0_0 [3]),
        .R(1'b0));
  FDRE \g_2_reg_3269_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_2_reg_3269_pp0_iter9_reg_reg[7]_srl4_n_3 ),
        .Q(g_2_reg_3269_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[0]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[0] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[0]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[1]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[1] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[1]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[2]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[2] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[2]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[3]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[3] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[3]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[4] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[4]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[5]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[5] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[5]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[6] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \g_2_reg_3269_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\g_2_reg_3269_reg_n_3_[7] ),
        .Q(\g_2_reg_3269_pp0_iter9_reg_reg[7]_srl4_n_3 ));
  FDSE \g_2_reg_3269_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [0]),
        .Q(\g_2_reg_3269_reg_n_3_[0] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [1]),
        .Q(\g_2_reg_3269_reg_n_3_[1] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [2]),
        .Q(\g_2_reg_3269_reg_n_3_[2] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [3]),
        .Q(\g_2_reg_3269_reg_n_3_[3] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [4]),
        .Q(\g_2_reg_3269_reg_n_3_[4] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [5]),
        .Q(\g_2_reg_3269_reg_n_3_[5] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [6]),
        .Q(\g_2_reg_3269_reg_n_3_[6] ),
        .S(1'b0));
  FDSE \g_2_reg_3269_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\g_2_reg_3269_reg[7]_0 [7]),
        .Q(\g_2_reg_3269_reg_n_3_[7] ),
        .S(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[0]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[1]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[2]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[3]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[4]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[5]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[6]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \g_reg_3206_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3206[7]),
        .Q(\g_reg_3206_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \g_reg_3206_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3206_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(g_reg_3206_pp0_iter4_reg[7]),
        .R(1'b0));
  FDSE \g_reg_3206_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[0]),
        .Q(g_reg_3206[0]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[1]),
        .Q(g_reg_3206[1]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[2]),
        .Q(g_reg_3206[2]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[3]),
        .Q(g_reg_3206[3]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[4]),
        .Q(g_reg_3206[4]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[5]),
        .Q(g_reg_3206[5]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q1_reg[6]),
        .Q(g_reg_3206[6]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3206_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(tpgSinTableArray_9bit_U_n_43),
        .Q(g_reg_3206[7]),
        .S(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1465
       (.B(ap_return),
        .D(d),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h4F44FF444F444F44)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_9 ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [1]),
        .I2(\int_width_reg[15] ),
        .I3(q0_reg_1),
        .I4(q0_reg_0),
        .I5(ap_enable_reg_pp0_iter12_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_970
       (.DI(DI),
        .E(E),
        .Q({Q[15:5],Q[2:0]}),
        .S(S),
        .and_ln1560_1_fu_473_p2(and_ln1560_1_fu_473_p2),
        .and_ln1560_1_reg_575_pp0_iter1_reg(and_ln1560_1_reg_575_pp0_iter1_reg),
        .\and_ln1560_1_reg_575_pp0_iter1_reg_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_970_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .\hBarSel_3_reg[0]_0 (\hBarSel_3_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 (\vHatch_reg[0]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\hdata_new_0_fu_278[2]_i_2_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\hdata_loc_0_fu_274_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 (rSerie_V[21]),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_2 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_21_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_3 (\add_ln1488_reg_1251_reg[7] ),
        .\q0_reg[1] (q0_reg_0),
        .\q0_reg[1]_0 (ap_enable_reg_pp0_iter12_reg_0),
        .\rSerie_V_reg[21] (\rSerie_V_reg[21]_0 ),
        .r_2_reg_3262_pp0_iter10_reg(r_2_reg_3262_pp0_iter10_reg[7:6]),
        .\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[6]__0_0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[7]__0_0 ),
        .\vBarSel_2_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\xCount_V_3_reg[1]_0 (\xCount_V_3_reg[1] ),
        .\xCount_V_3_reg[3]_0 (\xCount_V_3_reg[3] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_1 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_3_reg[9]_2 (\xCount_V_3_reg[9]_1 ),
        .\yCount_V_3_reg[0]_0 (\xCount_V_1_reg[1] ),
        .\yCount_V_3_reg[0]_1 (\yCount_V_3_reg[0] ),
        .\yCount_V_3_reg[0]_2 (\yCount_V_3_reg[0]_0 ),
        .\yCount_V_3_reg[9]_0 (\yCount_V_3_reg[9] ),
        .\yCount_V_3_reg[9]_i_10 (\yCount_V_3_reg[9]_i_10 ),
        .\yCount_V_3_reg[9]_i_5 (\yCount_V_3_reg[9]_i_5 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCheckerBoard_fu_970_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1032
       (.CO(icmp_ln1428_fu_335_p2),
        .E(E),
        .Q({\x_2_reg_3129_pp0_iter9_reg_reg[15]_0 ,x_2_reg_3129_pp0_iter9_reg}),
        .add_ln1398_fu_187_p2(add_ln1398_fu_187_p2),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln1404_1_reg_533_reg[0]_0 (\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_13_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\hdata_loc_0_fu_274_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (\add_ln1488_reg_1251_reg[4] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (grp_tpgPatternTartanColorBars_fu_1001_n_9),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .r_2_reg_3262_pp0_iter10_reg(r_2_reg_3262_pp0_iter10_reg[4:3]),
        .\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[3]__0_0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[4]__0_0 ),
        .trunc_ln_fu_157_p4(trunc_ln_fu_157_p4),
        .\vHatch[0]_i_5_0 (Q),
        .\vHatch_reg[0]_0 (grp_tpgPatternCrossHatch_fu_1032_n_4),
        .\vHatch_reg[0]_1 (\vHatch_reg[0] ),
        .\vHatch_reg[0]_2 (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_3 (\vHatch_reg[0]_1 ),
        .\xCount_V_2_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\yCount_V_2_reg[0]_0 (q0_reg_0),
        .\yCount_V_2_reg[0]_1 (ap_enable_reg_pp0_iter12_reg_0),
        .\yCount_V_2_reg[0]_2 (CO));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCrossHatch_fu_1032_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_927
       (.E(E),
        .Q({Q[15:7],Q[4:0]}),
        .and_ln1756_3_fu_549_p2(and_ln1756_3_fu_549_p2),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_2 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ),
        .\and_ln1756_reg_746_pp0_iter1_reg_reg[0]_0 (\and_ln1756_reg_746_pp0_iter1_reg_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg_1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(grp_tpgPatternDPColorSquare_fu_927_ap_return_1),
        .in(in),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 (p_reg_reg),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 (\hdata_loc_0_fu_274_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 (mac_muladd_8ns_6s_16s_16_4_1_U53_n_13),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 (grp_tpgPatternCheckerBoard_fu_970_n_21),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ),
        .p_5_in(p_5_in),
        .\q0_reg[0] (ap_enable_reg_pp0_iter12_reg_0),
        .\q0_reg[0]_0 (q0_reg_0),
        .\q0_reg[1] (q0_reg_1_sn_1),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_5 ),
        .\q0_reg[1]_2 (\q0_reg[1]_6 ),
        .\q0_reg[1]_3 (\q0_reg[1]_7 ),
        .\q0_reg[3] (q0_reg_3_sn_1),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[4] (q0_reg_4_sn_1),
        .\q0_reg[5] (q0_reg_5_sn_1),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_3 ),
        .\q0_reg[7]_1 (\q0_reg[7]_4 ),
        .\rampStart_load_reg_1217_reg[7] (\rampStart_load_reg_1217_reg[7] [2]),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_1 ),
        .\xCount_V_1_reg[1]_0 (\xCount_V_1_reg[1] ),
        .\yCount_V_1_reg[0]_0 (\yCount_V_1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0),
        .Q(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1001
       (.D(D),
        .E(E),
        .Q(Q),
        .add_ln1329_fu_245_p2(add_ln1329_fu_245_p2),
        .and_ln1379_1_fu_459_p2(and_ln1379_1_fu_459_p2),
        .\and_ln1379_1_reg_557_pp0_iter1_reg_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1001_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 (\rampStart_load_reg_1217_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 (\rampVal_loc_0_fu_298_reg[7] [4]),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 (\rampStart_load_reg_1217_reg[4] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 (\rampStart_load_reg_1217_reg[5] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (tpgBarSelYuv_y_U_n_10),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (p_reg_reg_4),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_12_n_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 (\q0_reg[1]_4 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (\q0_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 (p_reg_reg_1),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 (\vHatch_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .\q0_reg[0] (q0_reg_0_sn_1),
        .\q0_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1001_n_8),
        .\q0_reg[0]_1 (grp_tpgPatternTartanColorBars_fu_1001_n_15),
        .\q0_reg[1] (\q0_reg[1]_1 ),
        .\q0_reg[1]_0 (\q0_reg[1]_2 ),
        .\q0_reg[1]_1 (\q0_reg[1]_8 ),
        .\q0_reg[2] (q0_reg_0),
        .\q0_reg[2]_0 (ap_enable_reg_pp0_iter12_reg_0),
        .\q0_reg[3] (\q0_reg[3]_1 ),
        .\q0_reg[4] (\q0_reg[4]_0 ),
        .\q0_reg[5] (\q0_reg[5]_0 ),
        .\q0_reg[6] (q0_reg_6_sn_1),
        .\q0_reg[6]_0 (grp_tpgPatternTartanColorBars_fu_1001_n_9),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .\q0_reg[7]_0 (grp_tpgPatternTartanColorBars_fu_1001_n_10),
        .\q0_reg[7]_1 (\q0_reg[7]_7 ),
        .\q0_reg[7]_2 (grp_tpgPatternTartanColorBars_fu_1001_n_14),
        .rampStart_load_reg_1217(rampStart_load_reg_1217[0]),
        .trunc_ln1_fu_229_p4(trunc_ln1_fu_229_p4),
        .\vBarSel_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\xCount_V_reg[9]_0 (\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg_0),
        .Q(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_2[2]_i_2 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2]_0 [1]),
        .I1(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .I3(hBarSel_4_loc_0_fu_294[1]),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2));
  LUT6 #(
    .INIT(64'h0000000008000808)) 
    \hBarSel_2[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I3(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I4(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .I5(ap_enable_reg_pp0_iter12_reg_1),
        .O(hBarSel_20));
  LUT6 #(
    .INIT(64'hFBFFFBBB40004044)) 
    \hBarSel_4_loc_0_fu_294[0]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .I2(\hBarSel_4_loc_0_fu_294_reg[0] ),
        .I3(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I4(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .I5(hBarSel_4_loc_0_fu_294[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o[0]));
  LUT6 #(
    .INIT(64'hEFEAEFEF40454040)) 
    \hBarSel_4_loc_0_fu_294[1]_i_2 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2] ),
        .I1(\hBarSel_4_loc_0_fu_294_reg[2]_0 [0]),
        .I2(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I3(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .I5(hBarSel_4_loc_0_fu_294[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o[1]));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \hBarSel_4_loc_0_fu_294[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter9_reg_0),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I2(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I3(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .O(ap_enable_reg_pp0_iter9_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002202)) 
    \hBarSel_4_loc_0_fu_294[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .I3(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .I4(\hBarSel_4_loc_0_fu_294_reg[2] ),
        .I5(ap_NS_fsm15_out),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \hdata_flag_0_reg_400[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\hdata_flag_0_reg_400_reg[0] ),
        .O(\hdata_flag_1_fu_458_reg[0]_0 ));
  FDRE \hdata_flag_1_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_458_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \hdata_loc_0_fu_274[0]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_new_0_fu_278_reg[7] [0]),
        .I4(\hdata_loc_0_fu_274_reg[0] ),
        .I5(\hdata_loc_0_fu_274_reg[7] [0]),
        .O(\hdata_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[1]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [1]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [1]),
        .O(\hdata_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[2]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [2]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [2]),
        .O(\hdata_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[3]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [3]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [3]),
        .O(\hdata_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[4]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [4]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [4]),
        .O(\hdata_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[5]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [5]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [5]),
        .O(\hdata_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[6]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [6]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [6]),
        .O(\hdata_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \hdata_loc_0_fu_274[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\hdata_loc_0_fu_274_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I4(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I5(ap_NS_fsm15_out),
        .O(\ap_CS_fsm_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[7]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1251_reg[6] [7]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [7]),
        .O(\hdata_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_278[0]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7] [0]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_new_0_fu_278_reg[7] [0]),
        .O(\add_ln1488_reg_1251_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_278[1]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7] [1]),
        .I1(\hdata_new_0_fu_278_reg[7] [1]),
        .I2(\hdata_loc_0_fu_274_reg[7] [0]),
        .I3(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I4(\hdata_new_0_fu_278_reg[7] [0]),
        .O(\add_ln1488_reg_1251_reg[6] [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \hdata_new_0_fu_278[2]_i_1 
       (.I0(\hdata_new_0_fu_278[2]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_278_reg[7] [1]),
        .I2(\hdata_loc_0_fu_274_reg[7] [1]),
        .I3(\hdata_loc_0_fu_274_reg[7] [2]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [2]),
        .O(\add_ln1488_reg_1251_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_278[2]_i_2 
       (.I0(\hdata_new_0_fu_278_reg[7] [0]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [0]),
        .O(\hdata_new_0_fu_278[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_278[3]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [2]),
        .I1(\hdata_loc_0_fu_274_reg[7] [2]),
        .I2(\hdata_new_0_fu_278[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [3]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [3]),
        .O(\add_ln1488_reg_1251_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_278[3]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7] [1]),
        .I1(\hdata_new_0_fu_278_reg[7] [1]),
        .I2(\hdata_loc_0_fu_274_reg[7] [0]),
        .I3(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I4(\hdata_new_0_fu_278_reg[7] [0]),
        .O(\hdata_new_0_fu_278[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_278[4]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [3]),
        .I1(\hdata_loc_0_fu_274_reg[7] [3]),
        .I2(\hdata_new_0_fu_278[4]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [4]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [4]),
        .O(\add_ln1488_reg_1251_reg[6] [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \hdata_new_0_fu_278[4]_i_2 
       (.I0(\hdata_new_0_fu_278[2]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_278_reg[7] [1]),
        .I2(\hdata_loc_0_fu_274_reg[7] [1]),
        .I3(\hdata_loc_0_fu_274_reg[7] [2]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [2]),
        .O(\hdata_new_0_fu_278[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_278[5]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [4]),
        .I1(\hdata_loc_0_fu_274_reg[7] [4]),
        .I2(\hdata_new_0_fu_278[5]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [5]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [5]),
        .O(\add_ln1488_reg_1251_reg[6] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_278[5]_i_2 
       (.I0(\hdata_new_0_fu_278_reg[7] [2]),
        .I1(\hdata_loc_0_fu_274_reg[7] [2]),
        .I2(\hdata_new_0_fu_278[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [3]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [3]),
        .O(\hdata_new_0_fu_278[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_278[6]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [5]),
        .I1(\hdata_loc_0_fu_274_reg[7] [5]),
        .I2(\hdata_new_0_fu_278[6]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [6]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [6]),
        .O(\add_ln1488_reg_1251_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_278[6]_i_2 
       (.I0(\hdata_new_0_fu_278_reg[7] [3]),
        .I1(\hdata_loc_0_fu_274_reg[7] [3]),
        .I2(\hdata_new_0_fu_278[4]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [4]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [4]),
        .O(\hdata_new_0_fu_278[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \hdata_new_0_fu_278[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\hdata_loc_0_fu_274_reg[0]_0 [1]),
        .I2(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .I3(ap_enable_reg_pp0_iter11_reg_0),
        .I4(ap_enable_reg_pp0_iter12_reg_1),
        .I5(\hdata_new_0_fu_278_reg[0] ),
        .O(\ap_CS_fsm_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_278[7]_i_2 
       (.I0(\hdata_new_0_fu_278_reg[7] [6]),
        .I1(\hdata_loc_0_fu_274_reg[7] [6]),
        .I2(\hdata_new_0_fu_278[7]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [7]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [7]),
        .O(\add_ln1488_reg_1251_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_278[7]_i_3 
       (.I0(\hdata_new_0_fu_278_reg[7] [4]),
        .I1(\hdata_loc_0_fu_274_reg[7] [4]),
        .I2(\hdata_new_0_fu_278[5]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [5]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\hdata_new_0_fu_278_reg[7] [5]),
        .O(\hdata_new_0_fu_278[7]_i_3_n_3 ));
  FDRE \icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .Q(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln1027_reg_3158_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .Q(\icmp_ln1027_reg_3158_pp0_iter7_reg_reg[0]_srl7_n_3 ));
  FDRE \icmp_ln1027_reg_3158_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1027_reg_3158_pp0_iter7_reg_reg[0]_srl7_n_3 ),
        .Q(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3158_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1027_reg_3158_pp0_iter8_reg),
        .Q(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3158_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1027_fu_1129_p2),
        .Q(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1050_reg_3196[0]_i_7 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[3]),
        .I3(Q[14]),
        .O(\icmp_ln1050_reg_3196[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1050_reg_3196[0]_i_8 
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(Q[1]),
        .I3(Q[15]),
        .O(\icmp_ln1050_reg_3196[0]_i_8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1050_reg_3196_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1050_reg_3196_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln1050_reg_3196_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1050_reg_3196),
        .Q(\icmp_ln1050_reg_3196_pp0_iter8_reg_reg[0]_srl8_n_3 ));
  FDRE \icmp_ln1050_reg_3196_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1050_reg_3196_pp0_iter8_reg_reg[0]_srl8_n_3 ),
        .Q(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln1050_reg_3196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1050_reg_3196_reg[0]_0 ),
        .Q(icmp_ln1050_reg_3196),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_10 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [9]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [10]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .O(\icmp_ln1073_reg_3232[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_11 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [8]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .O(\icmp_ln1073_reg_3232[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_12 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [7]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\icmp_ln1073_reg_3232[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_13 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\icmp_ln1073_reg_3232[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_14 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\icmp_ln1073_reg_3232[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_15 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\icmp_ln1073_reg_3232[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_16 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\icmp_ln1073_reg_3232[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_17 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [6]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\icmp_ln1073_reg_3232[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_18 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [5]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\icmp_ln1073_reg_3232[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_19 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [4]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\icmp_ln1073_reg_3232[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3232[0]_i_20 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [3]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\icmp_ln1073_reg_3232[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_5 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .O(\icmp_ln1073_reg_3232[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_6 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .O(\icmp_ln1073_reg_3232[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_7 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\icmp_ln1073_reg_3232[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3232[0]_i_8 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\icmp_ln1073_reg_3232[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1073_reg_3232[0]_i_9 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [10]),
        .O(\icmp_ln1073_reg_3232[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1073_reg_3232_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1073_reg_3232_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln1073_reg_3232_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1073_reg_3232),
        .Q(\icmp_ln1073_reg_3232_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln1073_reg_3232_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1073_reg_3232_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(icmp_ln1073_reg_3232_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_3232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1073_reg_3232_reg[0]_0 ),
        .Q(icmp_ln1073_reg_3232),
        .R(1'b0));
  CARRY4 \icmp_ln1073_reg_3232_reg[0]_i_2 
       (.CI(\icmp_ln1073_reg_3232_reg[0]_i_4_n_3 ),
        .CO({\xBar_V_loc_0_fu_290_reg[10] ,\icmp_ln1073_reg_3232_reg[0]_i_2_n_4 ,\icmp_ln1073_reg_3232_reg[0]_i_2_n_5 ,\icmp_ln1073_reg_3232_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1073_reg_3232[0]_i_5_n_3 ,\icmp_ln1073_reg_3232[0]_i_6_n_3 ,\icmp_ln1073_reg_3232[0]_i_7_n_3 ,\icmp_ln1073_reg_3232[0]_i_8_n_3 }),
        .O(\NLW_icmp_ln1073_reg_3232_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1073_reg_3232[0]_i_9_n_3 ,\icmp_ln1073_reg_3232[0]_i_10_n_3 ,\icmp_ln1073_reg_3232[0]_i_11_n_3 ,\icmp_ln1073_reg_3232[0]_i_12_n_3 }));
  CARRY4 \icmp_ln1073_reg_3232_reg[0]_i_4 
       (.CI(\xBar_V_reg[0]_i_2_n_3 ),
        .CO({\icmp_ln1073_reg_3232_reg[0]_i_4_n_3 ,\icmp_ln1073_reg_3232_reg[0]_i_4_n_4 ,\icmp_ln1073_reg_3232_reg[0]_i_4_n_5 ,\icmp_ln1073_reg_3232_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1073_reg_3232[0]_i_13_n_3 ,\icmp_ln1073_reg_3232[0]_i_14_n_3 ,\icmp_ln1073_reg_3232[0]_i_15_n_3 ,\icmp_ln1073_reg_3232[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln1073_reg_3232_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1073_reg_3232[0]_i_17_n_3 ,\icmp_ln1073_reg_3232[0]_i_18_n_3 ,\icmp_ln1073_reg_3232[0]_i_19_n_3 ,\icmp_ln1073_reg_3232[0]_i_20_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1285_reg_3184_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1285_reg_3184_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1285_reg_3184_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1285_reg_3184),
        .Q(\icmp_ln1285_reg_3184_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln1285_reg_3184_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1285_reg_3184_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_3184_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .Q(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_3184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1285_reg_3184_reg[0]_0 ),
        .Q(icmp_ln1285_reg_3184),
        .R(1'b0));
  FDRE \icmp_ln1584_reg_3164_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1584_reg_3164_pp0_iter9_reg_reg[0]_srl9_n_3 ),
        .Q(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1584_reg_3164_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1584_reg_3164_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln1584_reg_3164_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(\icmp_ln1584_reg_3164_reg_n_3_[0] ),
        .Q(\icmp_ln1584_reg_3164_pp0_iter9_reg_reg[0]_srl9_n_3 ));
  FDRE \icmp_ln1584_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\icmp_ln1584_reg_3164_reg_n_3_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_empty_n_i_3
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(q0_reg_0),
        .O(\ap_CS_fsm_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \mOutPtr[4]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(q0_reg_0),
        .I3(\mOutPtr_reg[4] ),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(ovrlayYUV_empty_n),
        .O(\ap_CS_fsm_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    \mOutPtr[4]_i_3 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(q0_reg_0),
        .I3(ovrlayYUV_empty_n),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U52
       (.B(ap_return),
        .E(E),
        .ap_clk(ap_clk),
        .p(p),
        .p_0(p_0),
        .p_1(\phi_mul_fu_446_reg[14]_0 ),
        .phi_mul_fu_446_reg(phi_mul_fu_446_reg),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 mac_muladd_8ns_6s_16s_16_4_1_U53
       (.E(E),
        .Q(b_reg_3211_pp0_iter6_reg),
        .add_ln1259_reg_3251_pp0_iter10_reg(add_ln1259_reg_3251_pp0_iter10_reg),
        .ap_clk(ap_clk),
        .\bSerie_V_reg[23] (\bSerie_V_reg[23]_0 ),
        .\bSerie_V_reg[24] (\bSerie_V_reg[24]_0 ),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25]_0 ),
        .b_reg_3211_pp0_iter10_reg(b_reg_3211_pp0_iter10_reg),
        .\b_reg_3211_pp0_iter10_reg_reg[1]__0 (\b_reg_3211_pp0_iter10_reg_reg[1]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[3]__0 (\b_reg_3211_pp0_iter10_reg_reg[3]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0_1 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0_1 ),
        .\b_reg_3211_pp0_iter10_reg_reg[7]__0 (\b_reg_3211_pp0_iter10_reg_reg[7]__0_0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .g_2_reg_3269_pp0_iter10_reg({g_2_reg_3269_pp0_iter10_reg[7],g_2_reg_3269_pp0_iter10_reg[4],g_2_reg_3269_pp0_iter10_reg[2],g_2_reg_3269_pp0_iter10_reg[0]}),
        .\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[2]__0_0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[4]__0_0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[7]__0 (mac_muladd_8ns_6s_16s_16_4_1_U53_n_13),
        .icmp_ln1584_reg_3164_pp0_iter10_reg(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .\or_ln1592_2_reg_1266_reg[0] (\or_ln1592_2_reg_1266_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 (\add_ln1488_reg_1251_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (\add_ln1488_reg_1251_reg[2] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (\rampStart_load_reg_1217_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (tpgBarSelYuv_y_U_n_5),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_0 (\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_16_n_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 (\rampVal_2_loc_0_fu_266_reg[7]_2 [3]),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 ({tmp_4_fu_2178_p3[4:2],\bSerie_V_reg[21]_0 }),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_1 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 (\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_17_n_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ),
        .\rampStart_load_reg_1217_reg[0] (\rampStart_load_reg_1217_reg[7] [0]),
        .select_ln1584_fu_1911_p3({select_ln1584_fu_1911_p3[4],select_ln1584_fu_1911_p3[2],select_ln1584_fu_1911_p3[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 mac_muladd_8ns_7ns_13ns_15_4_1_U47
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2868_p0}),
        .E(E),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 mac_muladd_8ns_7s_16s_16_4_1_U51
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2868_p0}),
        .E(E),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U48_n_3,mac_muladd_8ns_8s_16s_16_4_1_U48_n_4,mac_muladd_8ns_8s_16s_16_4_1_U48_n_5,mac_muladd_8ns_8s_16s_16_4_1_U48_n_6,mac_muladd_8ns_8s_16s_16_4_1_U48_n_7,mac_muladd_8ns_8s_16s_16_4_1_U48_n_8,mac_muladd_8ns_8s_16s_16_4_1_U48_n_9,mac_muladd_8ns_8s_16s_16_4_1_U48_n_10,mac_muladd_8ns_8s_16s_16_4_1_U48_n_11,mac_muladd_8ns_8s_16s_16_4_1_U48_n_12,mac_muladd_8ns_8s_16s_16_4_1_U48_n_13,mac_muladd_8ns_8s_16s_16_4_1_U48_n_14,mac_muladd_8ns_8s_16s_16_4_1_U48_n_15,mac_muladd_8ns_8s_16s_16_4_1_U48_n_16,mac_muladd_8ns_8s_16s_16_4_1_U48_n_17,mac_muladd_8ns_8s_16s_16_4_1_U48_n_18,mac_muladd_8ns_8s_16s_16_4_1_U48_n_19,mac_muladd_8ns_8s_16s_16_4_1_U48_n_20,mac_muladd_8ns_8s_16s_16_4_1_U48_n_21,mac_muladd_8ns_8s_16s_16_4_1_U48_n_22,mac_muladd_8ns_8s_16s_16_4_1_U48_n_23,mac_muladd_8ns_8s_16s_16_4_1_U48_n_24,mac_muladd_8ns_8s_16s_16_4_1_U48_n_25,mac_muladd_8ns_8s_16s_16_4_1_U48_n_26,mac_muladd_8ns_8s_16s_16_4_1_U48_n_27,mac_muladd_8ns_8s_16s_16_4_1_U48_n_28,mac_muladd_8ns_8s_16s_16_4_1_U48_n_29,mac_muladd_8ns_8s_16s_16_4_1_U48_n_30,mac_muladd_8ns_8s_16s_16_4_1_U48_n_31,mac_muladd_8ns_8s_16s_16_4_1_U48_n_32,mac_muladd_8ns_8s_16s_16_4_1_U48_n_33,mac_muladd_8ns_8s_16s_16_4_1_U48_n_34,mac_muladd_8ns_8s_16s_16_4_1_U48_n_35,mac_muladd_8ns_8s_16s_16_4_1_U48_n_36,mac_muladd_8ns_8s_16s_16_4_1_U48_n_37,mac_muladd_8ns_8s_16s_16_4_1_U48_n_38,mac_muladd_8ns_8s_16s_16_4_1_U48_n_39,mac_muladd_8ns_8s_16s_16_4_1_U48_n_40,mac_muladd_8ns_8s_16s_16_4_1_U48_n_41,mac_muladd_8ns_8s_16s_16_4_1_U48_n_42,mac_muladd_8ns_8s_16s_16_4_1_U48_n_43,mac_muladd_8ns_8s_16s_16_4_1_U48_n_44,mac_muladd_8ns_8s_16s_16_4_1_U48_n_45,mac_muladd_8ns_8s_16s_16_4_1_U48_n_46,mac_muladd_8ns_8s_16s_16_4_1_U48_n_47,mac_muladd_8ns_8s_16s_16_4_1_U48_n_48,mac_muladd_8ns_8s_16s_16_4_1_U48_n_49,mac_muladd_8ns_8s_16s_16_4_1_U48_n_50}),
        .add_ln1258_2_fu_1524_p2__0(add_ln1258_2_fu_1524_p2__0),
        .ap_clk(ap_clk),
        .p_59_in(p_59_in),
        .p_reg_reg(p_reg_reg_9),
        .zext_ln1258_fu_1517_p1(zext_ln1258_fu_1517_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 mac_muladd_8ns_8ns_15ns_16_4_1_U50
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2877_p0}),
        .E(E),
        .P({mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17}),
        .S(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18),
        .ap_clk(ap_clk),
        .\b_reg_3211_pp0_iter4_reg_reg[0]__0 (mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_19),
        .p_59_in(p_59_in),
        .p_reg_reg({mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17}),
        .zext_ln1258_fu_1517_p1(zext_ln1258_fu_1517_p1[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 mac_muladd_8ns_8s_15ns_16_4_1_U49
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2877_p0}),
        .C(r_reg_3200),
        .D({mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18}),
        .E(E),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 mac_muladd_8ns_8s_16s_16_4_1_U48
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2877_p0}),
        .E(E),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U48_n_3,mac_muladd_8ns_8s_16s_16_4_1_U48_n_4,mac_muladd_8ns_8s_16s_16_4_1_U48_n_5,mac_muladd_8ns_8s_16s_16_4_1_U48_n_6,mac_muladd_8ns_8s_16s_16_4_1_U48_n_7,mac_muladd_8ns_8s_16s_16_4_1_U48_n_8,mac_muladd_8ns_8s_16s_16_4_1_U48_n_9,mac_muladd_8ns_8s_16s_16_4_1_U48_n_10,mac_muladd_8ns_8s_16s_16_4_1_U48_n_11,mac_muladd_8ns_8s_16s_16_4_1_U48_n_12,mac_muladd_8ns_8s_16s_16_4_1_U48_n_13,mac_muladd_8ns_8s_16s_16_4_1_U48_n_14,mac_muladd_8ns_8s_16s_16_4_1_U48_n_15,mac_muladd_8ns_8s_16s_16_4_1_U48_n_16,mac_muladd_8ns_8s_16s_16_4_1_U48_n_17,mac_muladd_8ns_8s_16s_16_4_1_U48_n_18,mac_muladd_8ns_8s_16s_16_4_1_U48_n_19,mac_muladd_8ns_8s_16s_16_4_1_U48_n_20,mac_muladd_8ns_8s_16s_16_4_1_U48_n_21,mac_muladd_8ns_8s_16s_16_4_1_U48_n_22,mac_muladd_8ns_8s_16s_16_4_1_U48_n_23,mac_muladd_8ns_8s_16s_16_4_1_U48_n_24,mac_muladd_8ns_8s_16s_16_4_1_U48_n_25,mac_muladd_8ns_8s_16s_16_4_1_U48_n_26,mac_muladd_8ns_8s_16s_16_4_1_U48_n_27,mac_muladd_8ns_8s_16s_16_4_1_U48_n_28,mac_muladd_8ns_8s_16s_16_4_1_U48_n_29,mac_muladd_8ns_8s_16s_16_4_1_U48_n_30,mac_muladd_8ns_8s_16s_16_4_1_U48_n_31,mac_muladd_8ns_8s_16s_16_4_1_U48_n_32,mac_muladd_8ns_8s_16s_16_4_1_U48_n_33,mac_muladd_8ns_8s_16s_16_4_1_U48_n_34,mac_muladd_8ns_8s_16s_16_4_1_U48_n_35,mac_muladd_8ns_8s_16s_16_4_1_U48_n_36,mac_muladd_8ns_8s_16s_16_4_1_U48_n_37,mac_muladd_8ns_8s_16s_16_4_1_U48_n_38,mac_muladd_8ns_8s_16s_16_4_1_U48_n_39,mac_muladd_8ns_8s_16s_16_4_1_U48_n_40,mac_muladd_8ns_8s_16s_16_4_1_U48_n_41,mac_muladd_8ns_8s_16s_16_4_1_U48_n_42,mac_muladd_8ns_8s_16s_16_4_1_U48_n_43,mac_muladd_8ns_8s_16s_16_4_1_U48_n_44,mac_muladd_8ns_8s_16s_16_4_1_U48_n_45,mac_muladd_8ns_8s_16s_16_4_1_U48_n_46,mac_muladd_8ns_8s_16s_16_4_1_U48_n_47,mac_muladd_8ns_8s_16s_16_4_1_U48_n_48,mac_muladd_8ns_8s_16s_16_4_1_U48_n_49,mac_muladd_8ns_8s_16s_16_4_1_U48_n_50}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 mul_8ns_6ns_13_1_1_U44
       (.D({mul_8ns_6ns_13_1_1_U44_n_3,mul_8ns_6ns_13_1_1_U44_n_4,mul_8ns_6ns_13_1_1_U44_n_5,mul_8ns_6ns_13_1_1_U44_n_6,mul_8ns_6ns_13_1_1_U44_n_7,mul_8ns_6ns_13_1_1_U44_n_8,mul_8ns_6ns_13_1_1_U44_n_9,mul_8ns_6ns_13_1_1_U44_n_10}),
        .P({mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17}),
        .S(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .\r_2_reg_3262_reg[7]_i_7_0 (mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_19),
        .r_reg_3200_pp0_iter4_reg(r_reg_3200_pp0_iter4_reg),
        .zext_ln1258_fu_1517_p1(zext_ln1258_fu_1517_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U54
       (.E(E),
        .Q({tpgBarSelYuv_y_U_n_11,tpgBarSelYuv_y_U_n_14}),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_3 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg_1),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg_2),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .out(out),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (grp_tpgPatternTartanColorBars_fu_1001_n_15),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (ap_enable_reg_pp0_iter11_reg_0),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (tpgBarSelYuv_v_U_n_6),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (grp_tpgPatternCrossHatch_fu_1032_n_4),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (\rampStart_load_reg_1217_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (tpgBarSelYuv_v_U_n_8),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .p_reg_reg(p_reg_reg_0),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_5),
        .p_reg_reg_10(p_reg_reg_11),
        .p_reg_reg_11(q0_reg_0),
        .p_reg_reg_12(ap_enable_reg_pp0_iter12_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_6),
        .p_reg_reg_5(p_reg_reg_7),
        .p_reg_reg_6(p_reg_reg_3),
        .p_reg_reg_7(p_reg_reg_8),
        .p_reg_reg_8(p_reg_reg_4),
        .p_reg_reg_9(p_reg_reg_10),
        .\q0_reg[0] (\q0_reg[0]_1 ),
        .\rampStart_load_reg_1217_reg[6] (\rampStart_load_reg_1217_reg[7] [1]));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(r_2_reg_3262_pp0_iter10_reg[0]),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_2 [0]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_3 
       (.I0(\hdata_new_0_fu_278_reg[7] [1]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [1]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I5(r_2_reg_3262_pp0_iter10_reg[1]),
        .O(\add_ln1488_reg_1251_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAA002000000020)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [1]),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I5(rSerie_V[22]),
        .O(\or_ln1592_reg_1256_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA002000000020)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_10 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [2]),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I5(rSerie_V[23]),
        .O(\or_ln1592_reg_1256_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_7 
       (.I0(\hdata_new_0_fu_278_reg[7] [2]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [2]),
        .O(\add_ln1488_reg_1251_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .O(\rampVal_3_loc_0_fu_302_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_13 
       (.I0(\hdata_new_0_fu_278_reg[7] [3]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [3]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .I1(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .O(\rampStart_load_reg_1217_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAA002000000020)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_8 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [3]),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I5(rSerie_V[24]),
        .O(\or_ln1592_reg_1256_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAA002000000020)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [4]),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I5(rSerie_V[25]),
        .O(\or_ln1592_reg_1256_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_4 
       (.I0(\hdata_loc_0_fu_274_reg[0] ),
        .I1(\hdata_new_0_fu_278_reg[7] [5]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [5]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I5(r_2_reg_3262_pp0_iter10_reg[5]),
        .O(\add_ln1488_reg_1251_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_9 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [5]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_266_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_12 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_16_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I2(rampStart_load_reg_1217[1]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ),
        .I4(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_16 
       (.I0(rampStart_load_reg_1217[1]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0000030022222222)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7 
       (.I0(rSerie_V[27]),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 [6]),
        .I4(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I5(\hdata_loc_0_fu_274_reg[0]_0 [0]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8 
       (.I0(\hdata_new_0_fu_278_reg[7] [6]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [6]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11 
       (.I0(\hdata_new_0_fu_278_reg[7] [7]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [7]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h04FFFF0404040404)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I1(\rampVal_2_loc_0_fu_266_reg[7] [1]),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I3(rSerie_V[3]),
        .I4(rSerie_V[0]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .I1(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_2 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_3 ),
        .I5(or_ln1592_1_reg_1261),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I3(cmp2_i322_fu_630_p2),
        .O(\rampVal_3_loc_0_fu_302_reg[1] ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 
       (.I0(tmp_4_fu_2178_p3[1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[22]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(select_ln1584_fu_1911_p3[1]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_9 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [1]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .O(\rampStart_load_reg_1217_reg[2] ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_7 
       (.I0(tmp_4_fu_2178_p3[2]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[23]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(select_ln1584_fu_1911_p3[2]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[23]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_11 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [3]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I3(cmp2_i322_fu_630_p2),
        .O(\rampVal_3_loc_0_fu_302_reg[3] ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_7 
       (.I0(tmp_4_fu_2178_p3[3]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[24]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(select_ln1584_fu_1911_p3[3]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[24]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(\hdata_new_0_fu_278_reg[7] [4]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [4]),
        .I4(\hdata_loc_0_fu_274_reg[0] ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_2 
       (.I0(rampStart_load_reg_1217[0]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .O(\rampStart_load_reg_1217_reg[4] ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_5 
       (.I0(tmp_4_fu_2178_p3[4]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[25]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(select_ln1584_fu_1911_p3[4]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[25]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6 
       (.I0(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(cmp2_i322_fu_630_p2),
        .O(\rampStart_load_reg_1217_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9 
       (.I0(tmp_4_fu_2178_p3[5]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[26]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [0]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_13 
       (.I0(tmp_4_fu_2178_p3[6]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I2(gSerie_V[27]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I4(select_ln1584_fu_1911_p3[6]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\bSerie_V_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_2 
       (.I0(cmp2_i322_fu_630_p2),
        .I1(rampStart_load_reg_1217[1]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .O(\rampStart_load_reg_1217_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [6]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[6]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7 
       (.I0(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h000000002AAA0000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(ap_enable_reg_pp0_iter12_reg_1),
        .O(\ap_CS_fsm_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h0028AA28AA280028)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I1(gSerie_V[0]),
        .I2(gSerie_V[3]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I4(\bSerie_V_reg[0]__0_0 ),
        .I5(\bSerie_V_reg[3]__0_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004000444)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_21 
       (.I0(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I1(\rampVal_2_loc_0_fu_266_reg[7]_2 [7]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .I4(or_ln1592_1_reg_1261),
        .I5(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I1(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [7]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_10 
       (.I0(\hdata_new_0_fu_278_reg[7] [0]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [0]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .I4(cmp2_i322_fu_630_p2),
        .O(\add_ln1488_reg_1251_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_16 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_11 
       (.I0(\hdata_loc_0_fu_274_reg[0] ),
        .I1(\hdata_loc_0_fu_274_reg[7] [1]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_new_0_fu_278_reg[7] [1]),
        .O(\hdata_loc_0_fu_274_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_13 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .I1(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [1]),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I5(tmp_4_fu_2178_p3[1]),
        .O(\or_ln1592_2_reg_1266_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_10 
       (.I0(\hdata_loc_0_fu_274_reg[0] ),
        .I1(\hdata_new_0_fu_278_reg[7] [2]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [2]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\add_ln1488_reg_1251_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_17 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [2]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I3(cmp2_i322_fu_630_p2),
        .O(\rampVal_3_loc_0_fu_302_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_9 
       (.I0(\hdata_loc_0_fu_274_reg[0] ),
        .I1(\hdata_new_0_fu_278_reg[7] [3]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [3]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\add_ln1488_reg_1251_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_14 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(rampStart_load_reg_1217[0]),
        .I3(cmp2_i322_fu_630_p2),
        .O(\rampVal_3_loc_0_fu_302_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_17 
       (.I0(\hdata_new_0_fu_278_reg[7] [4]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_loc_0_fu_274_reg[7] [4]),
        .O(\add_ln1488_reg_1251_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_27 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [4]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_10 
       (.I0(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .O(\rampStart_load_reg_1217_reg[5] ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFF8F8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_15 
       (.I0(tmp_4_fu_2178_p3[5]),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_2 [5]),
        .I5(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\bSerie_V_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_17 
       (.I0(\hdata_loc_0_fu_274_reg[7] [5]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_new_0_fu_278_reg[7] [5]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ),
        .I1(tmp_4_fu_2178_p3[6]),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_2 [6]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8 
       (.I0(\hdata_loc_0_fu_274_reg[7] [6]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\hdata_new_0_fu_278_reg[7] [6]),
        .I3(\hdata_loc_0_fu_274_reg[0] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19 
       (.I0(\hdata_loc_0_fu_274_reg[0] ),
        .I1(\hdata_new_0_fu_278_reg[7] [7]),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\hdata_loc_0_fu_274_reg[7] [7]),
        .I4(cmp2_i322_fu_630_p2),
        .O(\add_ln1488_reg_1251_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_27 
       (.I0(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [7]),
        .O(\rampStart_load_reg_1217_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_33 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [7]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_266_reg[7] [1]));
  LUT3 #(
    .INIT(8'h8A)) 
    \phi_mul_fu_446[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(q0_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .O(phi_mul_fu_446));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_2 
       (.I0(phi_mul_fu_446_reg),
        .I1(\phi_mul_fu_446_reg[15]_2 ),
        .O(\phi_mul_fu_446_reg[15]_0 ));
  FDRE \phi_mul_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [3]),
        .Q(phi_mul_fu_446_reg),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  FDRE \phi_mul_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_41));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_1 
       (.I0(rSerie_V[3]),
        .I1(rSerie_V[0]),
        .O(xor_ln1544_fu_2034_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\rSerie_V_reg[1]_srl2_n_3 ),
        .Q(rSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(rSerie_V[3]),
        .Q(\rSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(rSerie_V[22]),
        .Q(rSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(rSerie_V[23]),
        .Q(rSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(rSerie_V[24]),
        .Q(rSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(rSerie_V[25]),
        .Q(rSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\rSerie_V_reg[26]_0 ),
        .Q(rSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(rSerie_V[27]),
        .Q(\rSerie_V_reg[26]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(xor_ln1544_fu_2034_p2),
        .Q(rSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie_V0),
        .D(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q(rSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000B4B4)) 
    \rSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie_V0),
        .CLK(ap_clk),
        .D(rSerie_V[21]),
        .Q(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[0]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[1]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[2]_srl4_n_3 ),
        .Q(\r_2_reg_3262_pp0_iter10_reg_reg[2]__0_0 ),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[3]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[4]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[5]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[6]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_2_reg_3262_pp0_iter9_reg_reg[7]_srl4_n_3 ),
        .Q(r_2_reg_3262_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[0]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[0] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[0]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[1]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[1] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[1]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[2]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[2] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[2]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[3]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[3] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[3]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[4] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[4]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[5]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[5] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[5]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[6] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \r_2_reg_3262_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\r_2_reg_3262_reg_n_3_[7] ),
        .Q(\r_2_reg_3262_pp0_iter9_reg_reg[7]_srl4_n_3 ));
  FDSE \r_2_reg_3262_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_10),
        .Q(\r_2_reg_3262_reg_n_3_[0] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_9),
        .Q(\r_2_reg_3262_reg_n_3_[1] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_8),
        .Q(\r_2_reg_3262_reg_n_3_[2] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_7),
        .Q(\r_2_reg_3262_reg_n_3_[3] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_6),
        .Q(\r_2_reg_3262_reg_n_3_[4] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_5),
        .Q(\r_2_reg_3262_reg_n_3_[5] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_4),
        .Q(\r_2_reg_3262_reg_n_3_[6] ),
        .S(1'b0));
  FDSE \r_2_reg_3262_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(mul_8ns_6ns_13_1_1_U44_n_3),
        .Q(\r_2_reg_3262_reg_n_3_[7] ),
        .S(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[0]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[1]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[2]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[3]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[4]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[5]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[6]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \r_reg_3200_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3200[7]),
        .Q(\r_reg_3200_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \r_reg_3200_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3200_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(r_reg_3200_pp0_iter4_reg[7]),
        .R(1'b0));
  FDSE \r_reg_3200_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[0]),
        .Q(r_reg_3200[0]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[1]),
        .Q(r_reg_3200[1]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[2]),
        .Q(r_reg_3200[2]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[3]),
        .Q(r_reg_3200[3]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[4]),
        .Q(r_reg_3200[4]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[5]),
        .Q(r_reg_3200[5]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(q2_reg[6]),
        .Q(r_reg_3200[6]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3200_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(tpgSinTableArray_9bit_U_n_42),
        .Q(r_reg_3200[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampStart_load_reg_1217_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampStart_load_reg_1217_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [2]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7] [1]),
        .O(\rampStart_load_reg_1217_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [3]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [2]),
        .I4(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I5(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampStart_load_reg_1217_reg[7]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(rampStart_load_reg_1217[0]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1217_reg[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_reg[5] ),
        .O(\rampStart_load_reg_1217_reg[7]_2 [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(rampStart_load_reg_1217[1]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I3(\rampVal_reg[7]_0 ),
        .O(\rampStart_load_reg_1217_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hD0D0D00000000000)) 
    \rampVal[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .I1(q0_reg_0),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I4(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I5(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter12_reg_3));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I3(\rampVal_reg[7]_0 ),
        .I4(\rampVal_loc_0_fu_298_reg[7] [6]),
        .O(\rampStart_load_reg_1217_reg[7]_2 [7]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_2_flag_0_reg_412[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\rampVal_2_flag_0_reg_412_reg[0]_0 ),
        .O(\rampVal_2_flag_1_fu_454_reg[0]_0 ));
  FDRE \rampVal_2_flag_1_fu_454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_454_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hBBB88B8B)) 
    \rampVal_2_loc_0_fu_266[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I3(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_2 [0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [1]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [2]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [2]),
        .O(\rampVal_2_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [3]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [4]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [5]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [6]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [6]),
        .O(\rampVal_2_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_3 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 [7]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_1 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [7]),
        .O(\rampVal_2_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_new_0_fu_270[0]_i_1 
       (.I0(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .I1(\rampVal_2_loc_0_fu_266_reg[7]_2 [0]),
        .O(\rampVal_2_loc_0_fu_266_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_2 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [0]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(select_ln1584_fu_1911_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_3 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [4]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_4 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [3]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_5 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [2]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_6 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [1]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [7]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_4 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [6]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_5 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_2 [5]),
        .I1(icmp_ln1584_reg_3164_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_5_n_3 ));
  CARRY4 \rampVal_2_new_0_fu_270_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_4 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_5 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln1584_fu_1911_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampVal_2_loc_0_fu_266_reg[7]_0 [4:1]),
        .S({\rampVal_2_new_0_fu_270[4]_i_3_n_3 ,\rampVal_2_new_0_fu_270[4]_i_4_n_3 ,\rampVal_2_new_0_fu_270[4]_i_5_n_3 ,\rampVal_2_new_0_fu_270[4]_i_6_n_3 }));
  CARRY4 \rampVal_2_new_0_fu_270_reg[7]_i_2 
       (.CI(\rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ),
        .CO({\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_CO_UNCONNECTED [3:2],\rampVal_2_new_0_fu_270_reg[7]_i_2_n_5 ,\rampVal_2_new_0_fu_270_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_O_UNCONNECTED [3],\rampVal_2_loc_0_fu_266_reg[7]_0 [7:5]}),
        .S({1'b0,\rampVal_2_new_0_fu_270[7]_i_3_n_3 ,\rampVal_2_new_0_fu_270[7]_i_4_n_3 ,\rampVal_2_new_0_fu_270[7]_i_5_n_3 }));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_3_flag_0_reg_388[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\rampVal_3_flag_0_reg_388_reg[0] ),
        .O(\rampVal_3_flag_1_fu_462_reg[0]_0 ));
  FDRE \rampVal_3_flag_1_fu_462_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_462_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \rampVal_3_loc_0_fu_302[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I3(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7] [0]),
        .O(\rampVal_1_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \rampVal_3_loc_0_fu_302[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[1] ),
        .I3(\rampStart_load_reg_1217_reg[0] ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .O(\rampVal_1_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_0_fu_302[1]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .O(\rampStart_load_reg_1217_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [2]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .O(\rampVal_1_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [3]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [4]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .O(\rampVal_1_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [5]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [6]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .O(\rampVal_1_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \rampVal_3_loc_0_fu_302[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I2(q0_reg_0),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(ap_NS_fsm15_out),
        .O(\ap_CS_fsm_reg[2]_6 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1217_reg[6]_0 [7]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [7]),
        .O(\rampVal_1_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_306[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [0]),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_306[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .I1(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [0]),
        .I3(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I4(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \rampVal_3_new_0_fu_306[2]_i_1 
       (.I0(\rampStart_load_reg_1217_reg[0] ),
        .I1(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_306[2]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .I1(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [0]),
        .O(\rampStart_load_reg_1217_reg[0] ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_306[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_new_0_fu_306[3]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .I1(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [0]),
        .I3(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I4(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .O(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_306[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I2(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(rampStart_load_reg_1217[0]),
        .O(\rampStart_load_reg_1217_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \rampVal_3_new_0_fu_306[4]_i_2 
       (.I0(\rampStart_load_reg_1217_reg[0] ),
        .I1(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .O(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_306[5]_i_1 
       (.I0(rampStart_load_reg_1217[0]),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_306[5]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .O(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_306[6]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .I2(\rampVal_3_new_0_fu_306[6]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(rampStart_load_reg_1217[1]),
        .O(\rampStart_load_reg_1217_reg[6]_0 [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_306[6]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .I2(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(rampStart_load_reg_1217[0]),
        .O(\rampVal_3_new_0_fu_306[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \rampVal_3_new_0_fu_306[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .I1(q0_reg_0),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter12_reg_4));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_306[7]_i_2 
       (.I0(rampStart_load_reg_1217[1]),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .I2(\rampVal_3_new_0_fu_306[7]_i_3_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [7]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .O(\rampStart_load_reg_1217_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_306[7]_i_3 
       (.I0(rampStart_load_reg_1217[0]),
        .I1(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .I4(\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0]_0 ),
        .I5(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .O(\rampVal_3_new_0_fu_306[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_298[0]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(zext_ln1032_cast_reg_3124_reg[0]),
        .I3(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I4(\rampVal_loc_0_fu_298[7]_i_3_n_3 ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampVal_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \rampVal_loc_0_fu_298[1]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8BBBFFFFB8880000)) 
    \rampVal_loc_0_fu_298[1]_i_2 
       (.I0(zext_ln1032_cast_reg_3124_reg[1]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I3(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I4(\rampVal_reg[0] ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[2]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[2]_i_2_n_3 ),
        .I3(\rampVal_reg[0] ),
        .I4(\rampVal_loc_0_fu_298_reg[7] [2]),
        .O(\rampVal_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rampVal_loc_0_fu_298[2]_i_2 
       (.I0(zext_ln1032_cast_reg_3124_reg[2]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I4(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I5(\rampVal_loc_0_fu_298_reg[7] [2]),
        .O(\rampVal_loc_0_fu_298[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \rampVal_loc_0_fu_298[3]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \rampVal_loc_0_fu_298[3]_i_2 
       (.I0(zext_ln1032_cast_reg_3124_reg[3]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_loc_0_fu_298_reg[3] ),
        .I3(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I4(\rampVal_reg[0] ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[3]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \rampVal_loc_0_fu_298[4]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \rampVal_loc_0_fu_298[4]_i_2 
       (.I0(zext_ln1032_cast_reg_3124_reg[4]),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(\rampVal_reg[4] ),
        .I3(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I4(\rampVal_reg[0] ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[4]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \rampVal_loc_0_fu_298[5]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[7] [5]));
  LUT6 #(
    .INIT(64'hCCCCF0AAAAAAAAAA)) 
    \rampVal_loc_0_fu_298[5]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [5]),
        .I1(zext_ln1032_cast_reg_3124_reg[5]),
        .I2(\rampVal_reg[5] ),
        .I3(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I4(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I5(\rampVal_reg[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[5]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \rampVal_loc_0_fu_298[6]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [6]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAAAA3CCCCCCCCCCC)) 
    \rampVal_loc_0_fu_298[6]_i_2 
       (.I0(zext_ln1032_cast_reg_3124_reg[6]),
        .I1(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I2(\rampVal_reg[7]_0 ),
        .I3(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I4(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I5(\rampVal_reg[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[6]));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \rampVal_loc_0_fu_298[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_3),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\rampVal_loc_0_fu_298_reg[6] ),
        .I3(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I4(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \rampVal_loc_0_fu_298[7]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[7]_i_3_n_3 ),
        .I3(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I4(\rampVal_loc_0_fu_298[7]_i_4_n_3 ),
        .I5(\rampVal_reg[0] ),
        .O(\rampVal_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal_loc_0_fu_298[7]_i_3 
       (.I0(\rampVal_reg[0] ),
        .I1(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .I2(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h55555555C333FFFF)) 
    \rampVal_loc_0_fu_298[7]_i_4 
       (.I0(zext_ln1032_cast_reg_3124_reg[7]),
        .I1(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I2(\rampVal_reg[7]_0 ),
        .I3(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I4(icmp_ln1027_reg_3158_pp0_iter9_reg),
        .I5(icmp_ln1050_reg_3196_pp0_iter9_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_4_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R redYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .q0(q0),
        .\q0_reg[7]_0 (\q0_reg[7]_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R tpgBarSelRgb_b_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 (ap_enable_reg_pp0_iter11_reg_0),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_0 (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\q0_reg[1]_0 (\q0_reg[1]_3 ),
        .\q0_reg[1]_1 (\q0_reg[1]_9 ),
        .\q0_reg[1]_2 (\q0_reg[1]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R tpgBarSelRgb_r_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1]_4 ),
        .\q0_reg[1]_1 (\q0_reg[1]_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.E(blkYuv_ce0),
        .Q(tpgBarSelYuv_u_U_n_4),
        .ap_clk(ap_clk),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 (\vHatch_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_2 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_3 (grp_tpgPatternTartanColorBars_fu_1001_n_14),
        .\q0_reg[7]_0 (\q0_reg[7]_8 ),
        .\q0_reg[7]_1 (\q0_reg[7]_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.E(blkYuv_ce0),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 (tpgBarSelYuv_v_U_n_6),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 ),
        .ap_clk(ap_clk),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_1 (tpgBarSelYuv_y_U_n_8),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (grp_tpgPatternCrossHatch_fu_1032_n_4),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 (p_reg_reg_2),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (p_reg_reg_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (\q0_reg[7]_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (grp_tpgPatternTartanColorBars_fu_1001_n_13),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0]_2 ),
        .\q0_reg[6]_0 (\q0_reg[6]_0 ),
        .\q0_reg[6]_1 (tpgBarSelYuv_v_U_n_8),
        .\q0_reg[6]_2 (tpgBarSelYuv_v_U_n_9),
        .\q0_reg[6]_3 (\q0_reg[6]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7]_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.E(blkYuv_ce0),
        .Q(tpgBarSelYuv_u_U_n_4),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (tpgBarSelYuv_y_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 (ap_enable_reg_pp0_iter11_reg_0),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (\q0_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (grp_tpgPatternTartanColorBars_fu_1001_n_8),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (grp_tpgPatternTartanColorBars_fu_1001_n_10),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 (\vHatch_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_3 (tpgBarSelYuv_v_U_n_9),
        .\q0_reg[5]_0 ({\q0_reg[5]_1 [2],tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11,\q0_reg[5]_1 [1:0],tpgBarSelYuv_y_U_n_14}),
        .\q0_reg[7]_0 (\q0_reg[7]_1 ),
        .\q0_reg[7]_1 (\q0_reg[7]_5 ),
        .\q0_reg[7]_2 (\q0_reg[7]_6 ),
        .\q0_reg[7]_3 (tpgBarSelYuv_y_U_n_8),
        .\q0_reg[7]_4 (q0_reg_0),
        .\q0_reg[7]_5 (ap_enable_reg_pp0_iter12_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R tpgSinTableArray_9bit_U
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2868_p0}),
        .ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,sel_0,tpgSinTableArray_9bit_address2[1],\x_fu_450_reg[0]_0 }),
        .B(tpgSinTableArray_9bit_address2[10:2]),
        .D({tpgSinTableArray_9bit_U_n_3,q0_reg}),
        .DOADO(q1_reg),
        .DOBDO(q2_reg),
        .SS(b_reg_3211),
        .ap_clk(ap_clk),
        .p_59_in(p_59_in),
        .q0_reg_0(tpgSinTableArray_9bit_U_n_42),
        .q0_reg_1(tpgSinTableArray_9bit_U_n_44),
        .q0_reg_2(q0_reg_1),
        .q0_reg_3(q0_reg_0),
        .q0_reg_4(ap_enable_reg_pp0_iter12_reg_0),
        .q1_reg_0({tpgSinTableArray_9bit_U_n_34,grp_fu_2877_p0}),
        .q1_reg_1(tpgSinTableArray_9bit_U_n_43),
        .q1_reg_2(tpgSinTableArray_9bit_U_n_45),
        .q1_reg_3({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}));
  FDRE \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ),
        .Q(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter7_reg_reg[0]_srl8 " *) 
  SRL16E \trunc_ln520_reg_3137_pp0_iter7_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\x_fu_450_reg[0]_0 ),
        .Q(\trunc_ln520_reg_3137_pp0_iter7_reg_reg[0]_srl8_n_3 ));
  FDRE \trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln520_reg_3137_pp0_iter7_reg_reg[0]_srl8_n_3 ),
        .Q(\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0_0 ),
        .Q(\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[0]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\xBar_V[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[0]_i_4 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .O(\xBar_V[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[0]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [2]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_1 [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\xBar_V[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xBar_V[0]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\xBar_V[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_V[0]_i_7 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_1 [1]),
        .O(\xBar_V[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_V[0]_i_8 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[0]),
        .O(\xBar_V[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xBar_V[10]_i_5 
       (.I0(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\xBar_V_loc_0_fu_290_reg[10] ),
        .O(\xBar_V[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[0]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(sub_ln232_fu_1416_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [0]),
        .O(\xBar_V_loc_0_fu_290[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V_loc_0_fu_290[10]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .O(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h50555C55)) 
    \xBar_V_loc_0_fu_290[10]_i_5 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [10]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xBar_V_reg[10]_0 [9]),
        .O(\xBar_V_loc_0_fu_290[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[1]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [1]),
        .O(\xBar_V_loc_0_fu_290[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[2]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [2]),
        .O(\xBar_V_loc_0_fu_290[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[3]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [3]),
        .O(\xBar_V_loc_0_fu_290[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[4]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [4]),
        .O(\xBar_V_loc_0_fu_290[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[5]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [5]),
        .O(\xBar_V_loc_0_fu_290[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[6]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [6]),
        .O(\xBar_V_loc_0_fu_290[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0020FF2F)) 
    \xBar_V_loc_0_fu_290[7]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(\xBar_V_reg[10]_0 [6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_1 [7]),
        .O(\xBar_V_loc_0_fu_290[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h50555C55)) 
    \xBar_V_loc_0_fu_290[8]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [8]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xBar_V_reg[10]_0 [7]),
        .O(\xBar_V_loc_0_fu_290[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h50555C55)) 
    \xBar_V_loc_0_fu_290[9]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_1 [9]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(\icmp_ln1027_reg_3158_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xBar_V_reg[10]_0 [8]),
        .O(\xBar_V_loc_0_fu_290[9]_i_3_n_3 ));
  CARRY4 \xBar_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\xBar_V_reg[0]_i_2_n_3 ,\xBar_V_reg[0]_i_2_n_4 ,\xBar_V_reg[0]_i_2_n_5 ,\xBar_V_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_V[0]_i_3_n_3 ,\xBar_V[0]_i_4_n_3 ,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1],\xBar_V_loc_0_fu_290_reg[10]_1 [0]}),
        .O({\NLW_xBar_V_reg[0]_i_2_O_UNCONNECTED [3:1],sub_ln232_fu_1416_p2}),
        .S({\xBar_V[0]_i_5_n_3 ,\xBar_V[0]_i_6_n_3 ,\xBar_V[0]_i_7_n_3 ,\xBar_V[0]_i_8_n_3 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_13 
       (.I0(x_2_reg_3129_pp0_iter9_reg[12]),
        .I1(\xCount_V_2_reg[9]_i_4_0 [11]),
        .I2(x_2_reg_3129_pp0_iter9_reg[13]),
        .I3(\xCount_V_2_reg[9]_i_4_0 [12]),
        .I4(\xCount_V_2_reg[9]_i_4_0 [13]),
        .I5(x_2_reg_3129_pp0_iter9_reg[14]),
        .O(\xCount_V_2[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_23 
       (.I0(x_2_reg_3129_pp0_iter9_reg[9]),
        .I1(\xCount_V_2_reg[9]_i_4_0 [8]),
        .I2(x_2_reg_3129_pp0_iter9_reg[10]),
        .I3(\xCount_V_2_reg[9]_i_4_0 [9]),
        .I4(\xCount_V_2_reg[9]_i_4_0 [10]),
        .I5(x_2_reg_3129_pp0_iter9_reg[11]),
        .O(\xCount_V_2[9]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_24 
       (.I0(x_2_reg_3129_pp0_iter9_reg[6]),
        .I1(\xCount_V_2_reg[9]_i_4_0 [5]),
        .I2(x_2_reg_3129_pp0_iter9_reg[7]),
        .I3(\xCount_V_2_reg[9]_i_4_0 [6]),
        .I4(\xCount_V_2_reg[9]_i_4_0 [7]),
        .I5(x_2_reg_3129_pp0_iter9_reg[8]),
        .O(\xCount_V_2[9]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_25 
       (.I0(x_2_reg_3129_pp0_iter9_reg[3]),
        .I1(\xCount_V_2_reg[9]_i_4_0 [2]),
        .I2(x_2_reg_3129_pp0_iter9_reg[4]),
        .I3(\xCount_V_2_reg[9]_i_4_0 [3]),
        .I4(\xCount_V_2_reg[9]_i_4_0 [4]),
        .I5(x_2_reg_3129_pp0_iter9_reg[5]),
        .O(\xCount_V_2[9]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \xCount_V_2[9]_i_26 
       (.I0(\x_fu_450_reg[15]_i_4 [0]),
        .I1(\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0]_0 ),
        .I2(x_2_reg_3129_pp0_iter9_reg[2]),
        .I3(\xCount_V_2_reg[9]_i_4_0 [1]),
        .I4(x_2_reg_3129_pp0_iter9_reg[1]),
        .I5(\xCount_V_2_reg[9]_i_4_0 [0]),
        .O(\xCount_V_2[9]_i_26_n_3 ));
  CARRY4 \xCount_V_2_reg[9]_i_11 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[9]_i_11_n_3 ,\xCount_V_2_reg[9]_i_11_n_4 ,\xCount_V_2_reg[9]_i_11_n_5 ,\xCount_V_2_reg[9]_i_11_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_23_n_3 ,\xCount_V_2[9]_i_24_n_3 ,\xCount_V_2[9]_i_25_n_3 ,\xCount_V_2[9]_i_26_n_3 }));
  CARRY4 \xCount_V_2_reg[9]_i_4 
       (.CI(\xCount_V_2_reg[9]_i_11_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_4_CO_UNCONNECTED [3:2],icmp_ln1428_fu_335_p2,\xCount_V_2_reg[9]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\xCount_V_2_reg[0] ,\xCount_V_2[9]_i_13_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[10]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[10]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[10]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[10]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[11]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[11]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[11]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[12]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[12]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(B[0]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[12]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[13]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[13]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(B[1]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[13]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[14]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[14]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(B[2]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[14]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[15]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[15]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[15]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[1]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[1]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[2]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[3]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[3]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[4]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[4]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[4]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[5]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[5]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[5]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[6]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[6]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[6]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[7]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[7]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[7]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[8]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[8]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[8]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter7_reg_reg[9]_srl8 " *) 
  SRL16E \x_2_reg_3129_pp0_iter7_reg_reg[9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[9]),
        .Q(\x_2_reg_3129_pp0_iter7_reg_reg[9]_srl8_n_3 ));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[10]_srl8_n_3 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[11]_srl8_n_3 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[12]_srl8_n_3 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[13]_srl8_n_3 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[14]_srl8_n_3 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[15]_srl8_n_3 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[1]_srl8_n_3 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[2]_srl8_n_3 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[3]_srl8_n_3 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[4]_srl8_n_3 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[5]_srl8_n_3 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[6]_srl8_n_3 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[7]_srl8_n_3 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[8]_srl8_n_3 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_2_reg_3129_pp0_iter7_reg_reg[9]_srl8_n_3 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(x_2_reg_3129_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(x_2_reg_3129_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(x_2_reg_3129_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(x_2_reg_3129_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(x_2_reg_3129_pp0_iter9_reg[14]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\x_2_reg_3129_pp0_iter9_reg_reg[15]_0 ),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(x_2_reg_3129_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(x_2_reg_3129_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(x_2_reg_3129_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(x_2_reg_3129_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(x_2_reg_3129_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(x_2_reg_3129_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(x_2_reg_3129_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(x_2_reg_3129_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \x_2_reg_3129_pp0_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(x_2_reg_3129_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \x_fu_450_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[0]),
        .Q(\x_fu_450_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[10]),
        .Q(\x_fu_450_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[11]),
        .Q(\x_fu_450_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[12]),
        .Q(\x_fu_450_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[13]),
        .Q(\x_fu_450_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[14]),
        .Q(\x_fu_450_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[15]),
        .Q(\x_fu_450_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[1]),
        .Q(\x_fu_450_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[2]),
        .Q(\x_fu_450_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[3]),
        .Q(\x_fu_450_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[4]),
        .Q(\x_fu_450_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[5]),
        .Q(\x_fu_450_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[6]),
        .Q(\x_fu_450_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[7]),
        .Q(\x_fu_450_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[8]),
        .Q(\x_fu_450_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \x_fu_450_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_3_fu_1135_p2[9]),
        .Q(\x_fu_450_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_127));
  FDRE \zext_ln1032_cast_reg_3124_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(rampStart_load_reg_1217[0]),
        .Q(zext_ln1032_cast_reg_3124_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(rampStart_load_reg_1217[1]),
        .Q(zext_ln1032_cast_reg_3124_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3124_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .Q(zext_ln1032_cast_reg_3124_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[10]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[11]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(rampStart_load_reg_1217[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[12]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[13]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(rampStart_load_reg_1217[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[14]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hFF08000000000000)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter5_reg_0),
        .I1(and_ln1292_reg_3188_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(\zonePlateVAddr[15]_i_3_n_3 ),
        .I4(\zonePlateVDelta_reg[0]_0 ),
        .I5(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(zonePlateVAddr0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[15]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr[15]_i_3 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .O(\zonePlateVAddr[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[8]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(icmp_ln1285_reg_3184_pp0_iter3_reg),
        .I3(add_ln1296_fu_1602_p2[9]),
        .O(\rampStart_load_reg_1217_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[0]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0]_0 ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[0]),
        .O(\zonePlateVAddr_reg[15] [0]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[0]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[0]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[0]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[0]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[10]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [2]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[10]),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[10]_i_2 
       (.I0(p_0[10]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[2]_0 ),
        .I5(add_ln1296_fu_1602_p2[10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[10]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[11]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [3]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[11]),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[11]_i_2 
       (.I0(p_0[11]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[3]_0 ),
        .I5(add_ln1296_fu_1602_p2[11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[11]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[12]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [4]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[12]),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[12]_i_2 
       (.I0(p_0[12]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(rampStart_load_reg_1217[0]),
        .I5(add_ln1296_fu_1602_p2[12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[12]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[13]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [5]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[13]),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[13]_i_2 
       (.I0(p_0[13]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[5]_0 ),
        .I5(add_ln1296_fu_1602_p2[13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[13]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[14]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [6]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[14]),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[14]_i_2 
       (.I0(p_0[14]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(rampStart_load_reg_1217[1]),
        .I5(add_ln1296_fu_1602_p2[14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_1 
       (.I0(q0_reg_0),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I4(ap_NS_fsm15_out),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [7]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[15]),
        .O(\zonePlateVAddr_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_3 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .O(\zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_4 
       (.I0(p_0[15]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[7]_0 ),
        .I5(add_ln1296_fu_1602_p2[15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[15]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[1]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[1] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[1]),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[1]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[1]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[1]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[2]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[2] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[2]),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[2]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[2]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[2]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[3]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[3] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[3]),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[3]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[3]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[3]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[3]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[4]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[4] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[4]),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[4]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[4]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[4]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[4]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[5]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[5] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[5]),
        .O(\zonePlateVAddr_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[5]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[5]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[5]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[5]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[6]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[6] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[6]),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[6]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[6]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[6]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[6]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[7]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[7]),
        .O(\zonePlateVAddr_reg[15] [7]));
  LUT5 #(
    .INIT(32'h8888DC8C)) 
    \zonePlateVAddr_loc_0_fu_286[7]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I1(p_0[7]),
        .I2(and_ln1292_reg_3188_pp0_iter4_reg),
        .I3(add_ln1296_fu_1602_p2[7]),
        .I4(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[7]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[8]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [0]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[8]),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[8]_i_2 
       (.I0(p_0[8]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[0]_0 ),
        .I5(add_ln1296_fu_1602_p2[8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[8]));
  LUT6 #(
    .INIT(64'hBFBFBFFF80808000)) 
    \zonePlateVAddr_loc_0_fu_286[9]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[15] [1]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .I3(\rampVal_loc_0_fu_298_reg[6] ),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[9]),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT6 #(
    .INIT(64'hBBBA8B8AB8BA888A)) 
    \zonePlateVAddr_loc_0_fu_286[9]_i_2 
       (.I0(p_0[9]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .I2(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(and_ln1292_reg_3188_pp0_iter4_reg),
        .I4(\zext_ln1032_cast_reg_3124_reg[1]_0 ),
        .I5(add_ln1296_fu_1602_p2[9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[9]));
  LUT3 #(
    .INIT(8'h40)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_3 
       (.I0(\icmp_ln1285_reg_3184_pp0_iter4_reg_reg_n_3_[0] ),
        .I1(and_ln1292_reg_3188_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_0),
        .O(\zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    E,
    \q0_reg[7]_1 ,
    ap_clk);
  output \q0_reg[7]_0 ;
  input [0:0]E;
  input \q0_reg[7]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
   (q0,
    E,
    \q0_reg[7]_0 ,
    ap_clk);
  output [0:0]q0;
  input [0:0]E;
  input \q0_reg[7]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire [0:0]q0;
  wire \q0_reg[7]_0 ;

  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 ),
        .Q(q0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R
   (D,
    DOBDO,
    DOADO,
    SS,
    A,
    q1_reg_0,
    q0_reg_0,
    q1_reg_1,
    q0_reg_1,
    q1_reg_2,
    ap_clk,
    ADDRARDADDR,
    B,
    q1_reg_3,
    p_59_in,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4);
  output [7:0]D;
  output [6:0]DOBDO;
  output [6:0]DOADO;
  output [0:0]SS;
  output [7:0]A;
  output [7:0]q1_reg_0;
  output q0_reg_0;
  output q1_reg_1;
  output q0_reg_1;
  output q1_reg_2;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [8:0]B;
  input [9:0]q1_reg_3;
  input p_59_in;
  input q0_reg_2;
  input q0_reg_3;
  input q0_reg_4;

  wire [7:0]A;
  wire [10:0]ADDRARDADDR;
  wire [8:0]B;
  wire [7:0]D;
  wire [6:0]DOADO;
  wire [6:0]DOBDO;
  wire [0:0]SS;
  wire ap_clk;
  wire p_59_in;
  wire [8:7]\^q0_reg ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire [8:7]\^q1_reg ;
  wire [7:0]q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire [9:0]q1_reg_3;
  wire [8:7]q2_reg;
  wire tpgSinTableArray_9bit_ce0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:1]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \b_reg_3211[6]_i_1 
       (.I0(p_59_in),
        .I1(\^q0_reg [8]),
        .I2(\^q0_reg [7]),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \b_reg_3211[7]_i_1 
       (.I0(\^q0_reg [8]),
        .I1(\^q0_reg [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \g_reg_3206[6]_i_1 
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(p_59_in),
        .O(q1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \g_reg_3206[7]_i_1 
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .O(q1_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__1
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__2
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .O(q1_reg_0[7]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__1
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__2
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[6]),
        .O(q1_reg_0[6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__1
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__2
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[5]),
        .O(q1_reg_0[5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[4]),
        .O(q1_reg_0[4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[3]),
        .O(q1_reg_0[3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[2]),
        .O(q1_reg_0[2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[1]),
        .O(q1_reg_0[1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[0]),
        .O(q1_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({B,ADDRARDADDR[1:0],1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],\^q0_reg [7],D[6:0]}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q2_reg[7],DOBDO}),
        .DOPADOP({NLW_q0_reg_DOPADOP_UNCONNECTED[1],\^q0_reg [8]}),
        .DOPBDOP({NLW_q0_reg_DOPBDOP_UNCONNECTED[1],q2_reg[8]}),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(tpgSinTableArray_9bit_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h8A)) 
    q0_reg_i_1
       (.I0(q0_reg_2),
        .I1(q0_reg_3),
        .I2(q0_reg_4),
        .O(tpgSinTableArray_9bit_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({q1_reg_3,ADDRARDADDR[0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],\^q1_reg [7],DOADO}),
        .DOBDO(NLW_q1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP({NLW_q1_reg_DOPADOP_UNCONNECTED[1],\^q1_reg [8]}),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \r_reg_3200[6]_i_1 
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(p_59_in),
        .O(q0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_reg_3200[7]_i_2 
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .O(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard
   (and_ln1560_1_reg_575_pp0_iter1_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \xCount_V_3_reg[9]_0 ,
    \xCount_V_3_reg[1]_0 ,
    \yCount_V_3_reg[9]_0 ,
    \and_ln1560_1_reg_575_pp0_iter1_reg_reg[0]_0 ,
    \rSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ,
    E,
    and_ln1560_1_fu_473_p2,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \yCount_V_3_reg[0]_0 ,
    \vBarSel_2_reg[0]_0 ,
    \yCount_V_3_reg[0]_1 ,
    Q,
    \xCount_V_3_reg[9]_1 ,
    \hBarSel_3_reg[0]_0 ,
    \xCount_V_3_reg[3]_0 ,
    DI,
    S,
    \xCount_V_3_reg[9]_2 ,
    \yCount_V_3_reg[9]_i_5 ,
    \yCount_V_3_reg[0]_2 ,
    \yCount_V_3_reg[9]_i_10 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    r_2_reg_3262_pp0_iter10_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 );
  output and_ln1560_1_reg_575_pp0_iter1_reg;
  output [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  output [9:0]\xCount_V_3_reg[9]_0 ;
  output [0:0]\xCount_V_3_reg[1]_0 ;
  output [4:0]\yCount_V_3_reg[9]_0 ;
  output \and_ln1560_1_reg_575_pp0_iter1_reg_reg[0]_0 ;
  output \rSerie_V_reg[21] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  input [0:0]E;
  input and_ln1560_1_fu_473_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \yCount_V_3_reg[0]_0 ;
  input \vBarSel_2_reg[0]_0 ;
  input \yCount_V_3_reg[0]_1 ;
  input [13:0]Q;
  input \xCount_V_3_reg[9]_1 ;
  input [0:0]\hBarSel_3_reg[0]_0 ;
  input [3:0]\xCount_V_3_reg[3]_0 ;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\xCount_V_3_reg[9]_2 ;
  input [2:0]\yCount_V_3_reg[9]_i_5 ;
  input [2:0]\yCount_V_3_reg[0]_2 ;
  input [4:0]\yCount_V_3_reg[9]_i_10 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input [1:0]r_2_reg_3262_pp0_iter10_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [13:0]Q;
  wire [3:0]S;
  wire [9:0]add_ln886_fu_346_p2;
  wire and_ln1560_1_fu_473_p2;
  wire and_ln1560_1_reg_575;
  wire and_ln1560_1_reg_575_pp0_iter1_reg;
  wire \and_ln1560_1_reg_575_pp0_iter1_reg_reg[0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire \hBarSel_3[0]_i_1_n_3 ;
  wire [0:0]\hBarSel_3_reg[0]_0 ;
  wire \hBarSel_3_reg_n_3_[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_3 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \rSerie_V_reg[21] ;
  wire [1:0]r_2_reg_3262_pp0_iter10_reg;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  wire tpgCheckerBoardArray_U_n_3;
  wire tpgCheckerBoardArray_U_n_4;
  wire tpgCheckerBoardArray_U_n_5;
  wire \vBarSel_2[0]_i_1_n_3 ;
  wire [0:0]vBarSel_2_reg;
  wire \vBarSel_2_reg[0]_0 ;
  wire [9:0]xCount_V_30_in;
  wire \xCount_V_3[3]_i_3_n_3 ;
  wire \xCount_V_3[3]_i_4_n_3 ;
  wire \xCount_V_3[3]_i_5_n_3 ;
  wire \xCount_V_3[3]_i_6_n_3 ;
  wire \xCount_V_3[9]_i_1_n_3 ;
  wire \xCount_V_3[9]_i_2_n_3 ;
  wire \xCount_V_3[9]_i_4_n_3 ;
  wire [0:0]\xCount_V_3_reg[1]_0 ;
  wire [3:0]\xCount_V_3_reg[3]_0 ;
  wire \xCount_V_3_reg[3]_i_1_n_3 ;
  wire \xCount_V_3_reg[3]_i_1_n_4 ;
  wire \xCount_V_3_reg[3]_i_1_n_5 ;
  wire \xCount_V_3_reg[3]_i_1_n_6 ;
  wire \xCount_V_3_reg[7]_i_1_n_3 ;
  wire \xCount_V_3_reg[7]_i_1_n_4 ;
  wire \xCount_V_3_reg[7]_i_1_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_6 ;
  wire [9:0]\xCount_V_3_reg[9]_0 ;
  wire \xCount_V_3_reg[9]_1 ;
  wire [0:0]\xCount_V_3_reg[9]_2 ;
  wire \xCount_V_3_reg[9]_i_3_n_6 ;
  wire \yCount_V_3[9]_i_1_n_3 ;
  wire \yCount_V_3[9]_i_2_n_3 ;
  wire \yCount_V_3[9]_i_6_n_3 ;
  wire [4:0]yCount_V_3_reg;
  wire \yCount_V_3_reg[0]_0 ;
  wire \yCount_V_3_reg[0]_1 ;
  wire [2:0]\yCount_V_3_reg[0]_2 ;
  wire [4:0]\yCount_V_3_reg[9]_0 ;
  wire [4:0]\yCount_V_3_reg[9]_i_10 ;
  wire [2:0]\yCount_V_3_reg[9]_i_5 ;
  wire [3:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;

  FDRE \and_ln1560_1_reg_575_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1560_1_reg_575),
        .Q(and_ln1560_1_reg_575_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1560_1_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1560_1_fu_473_p2),
        .Q(and_ln1560_1_reg_575),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF75000075758A00)) 
    \hBarSel_3[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[1] ),
        .I2(\q0_reg[1]_0 ),
        .I3(\yCount_V_3_reg[0]_0 ),
        .I4(\hBarSel_3_reg_n_3_[0] ),
        .I5(\hBarSel_3_reg[0]_0 ),
        .O(\hBarSel_3[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h4147)) 
    \hBarSel_3[0]_i_9 
       (.I0(\xCount_V_3_reg[9]_0 [1]),
        .I1(\xCount_V_3_reg[3]_0 [1]),
        .I2(\xCount_V_3_reg[3]_0 [0]),
        .I3(\xCount_V_3_reg[9]_0 [0]),
        .O(\xCount_V_3_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_3[0]_i_1_n_3 ),
        .Q(\hBarSel_3_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ),
        .I2(and_ln1560_1_reg_575_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_3 ),
        .O(\and_ln1560_1_reg_575_pp0_iter1_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_8 tpgBarSelRgb_b11_U
       (.ap_clk(ap_clk),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_1 (\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ),
        .\q0_reg[1]_0 (tpgCheckerBoardArray_U_n_5),
        .\rSerie_V_reg[21] (\rSerie_V_reg[21] ),
        .r_2_reg_3262_pp0_iter10_reg(r_2_reg_3262_pp0_iter10_reg),
        .\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.CO(tpgCheckerBoardArray_U_n_4),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .\q0_reg[0]_0 (tpgCheckerBoardArray_U_n_5),
        .\q0_reg[0]_1 (\yCount_V_3_reg[0]_0 ),
        .\q0_reg[0]_2 (\hBarSel_3_reg_n_3_[0] ),
        .\q0_reg[0]_3 (\hBarSel_3_reg[0]_0 ),
        .\q0_reg[0]_4 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .vBarSel_2_reg(vBarSel_2_reg),
        .\yCount_V_3_reg[0] (\yCount_V_3_reg[0]_1 ),
        .\yCount_V_3_reg[0]_0 ({\yCount_V_3_reg[9]_0 ,yCount_V_3_reg}),
        .\yCount_V_3_reg[0]_1 (\yCount_V_3_reg[0]_2 ),
        .\yCount_V_3_reg[9]_i_10_0 (\yCount_V_3_reg[9]_i_10 ),
        .\yCount_V_3_reg[9]_i_5_0 (\yCount_V_3_reg[9]_i_5 ),
        .\y_1_reg_1238_reg[9] (tpgCheckerBoardArray_U_n_3));
  LUT6 #(
    .INIT(64'hF0F0F0F0D200F0F0)) 
    \vBarSel_2[0]_i_1 
       (.I0(tpgCheckerBoardArray_U_n_4),
        .I1(\yCount_V_3_reg[0]_0 ),
        .I2(vBarSel_2_reg),
        .I3(tpgCheckerBoardArray_U_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\vBarSel_2_reg[0]_0 ),
        .O(\vBarSel_2[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2[0]_i_1_n_3 ),
        .Q(vBarSel_2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V_3[3]_i_3 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\xCount_V_3_reg[3]_0 [3]),
        .I2(\xCount_V_3_reg[3]_0 [0]),
        .I3(\xCount_V_3_reg[3]_0 [1]),
        .I4(\xCount_V_3_reg[3]_0 [2]),
        .I5(\xCount_V_3_reg[9]_0 [3]),
        .O(\xCount_V_3[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEEEB1114)) 
    \xCount_V_3[3]_i_4 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\xCount_V_3_reg[3]_0 [2]),
        .I2(\xCount_V_3_reg[3]_0 [1]),
        .I3(\xCount_V_3_reg[3]_0 [0]),
        .I4(\xCount_V_3_reg[9]_0 [2]),
        .O(\xCount_V_3[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[3]_i_5 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\xCount_V_3_reg[3]_0 [0]),
        .I2(\xCount_V_3_reg[3]_0 [1]),
        .I3(\xCount_V_3_reg[9]_0 [1]),
        .O(\xCount_V_3[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hD)) 
    \xCount_V_3[3]_i_6 
       (.I0(\xCount_V_3_reg[3]_0 [0]),
        .I1(\hBarSel_3_reg[0]_0 ),
        .O(\xCount_V_3[3]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h008A)) 
    \xCount_V_3[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[1] ),
        .I2(\q0_reg[1]_0 ),
        .I3(\yCount_V_3_reg[0]_0 ),
        .O(\xCount_V_3[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[1] ),
        .I2(\q0_reg[1]_0 ),
        .O(\xCount_V_3[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_V_3[9]_i_4 
       (.I0(\xCount_V_3_reg[9]_0 [9]),
        .I1(\xCount_V_3_reg[9]_1 ),
        .I2(\hBarSel_3_reg[0]_0 ),
        .O(\xCount_V_3[9]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[0]),
        .Q(\xCount_V_3_reg[9]_0 [0]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[1]),
        .Q(\xCount_V_3_reg[9]_0 [1]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[2]),
        .Q(\xCount_V_3_reg[9]_0 [2]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[3]),
        .Q(\xCount_V_3_reg[9]_0 [3]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_3_reg[3]_i_1_n_3 ,\xCount_V_3_reg[3]_i_1_n_4 ,\xCount_V_3_reg[3]_i_1_n_5 ,\xCount_V_3_reg[3]_i_1_n_6 }),
        .CYINIT(\xCount_V_3_reg[9]_0 [0]),
        .DI({\xCount_V_3_reg[9]_0 [3:1],DI}),
        .O(xCount_V_30_in[3:0]),
        .S({\xCount_V_3[3]_i_3_n_3 ,\xCount_V_3[3]_i_4_n_3 ,\xCount_V_3[3]_i_5_n_3 ,\xCount_V_3[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[4]),
        .Q(\xCount_V_3_reg[9]_0 [4]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[5]),
        .Q(\xCount_V_3_reg[9]_0 [5]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[6]),
        .Q(\xCount_V_3_reg[9]_0 [6]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[7]),
        .Q(\xCount_V_3_reg[9]_0 [7]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[7]_i_1 
       (.CI(\xCount_V_3_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_3_reg[7]_i_1_n_3 ,\xCount_V_3_reg[7]_i_1_n_4 ,\xCount_V_3_reg[7]_i_1_n_5 ,\xCount_V_3_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\xCount_V_3_reg[9]_0 [7:4]),
        .O(xCount_V_30_in[7:4]),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[8]),
        .Q(\xCount_V_3_reg[9]_0 [8]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V_3[9]_i_2_n_3 ),
        .D(xCount_V_30_in[9]),
        .Q(\xCount_V_3_reg[9]_0 [9]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_3_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_V_3_reg[9]_0 [8]}),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V_30_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V_3[9]_i_4_n_3 ,\xCount_V_3_reg[9]_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .O(add_ln886_fu_346_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .I1(yCount_V_3_reg[1]),
        .O(add_ln886_fu_346_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_3[2]_i_1 
       (.I0(yCount_V_3_reg[2]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[1]),
        .O(add_ln886_fu_346_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_3[3]_i_1 
       (.I0(yCount_V_3_reg[3]),
        .I1(yCount_V_3_reg[1]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[2]),
        .O(add_ln886_fu_346_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_3[4]_i_1 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .O(add_ln886_fu_346_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_3[5]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [0]),
        .I1(yCount_V_3_reg[3]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[0]),
        .I4(yCount_V_3_reg[2]),
        .I5(yCount_V_3_reg[4]),
        .O(add_ln886_fu_346_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V_3[6]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [1]),
        .I1(\yCount_V_3[9]_i_6_n_3 ),
        .O(add_ln886_fu_346_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \yCount_V_3[7]_i_1 
       (.I0(\yCount_V_3[9]_i_6_n_3 ),
        .I1(\yCount_V_3_reg[9]_0 [1]),
        .I2(\yCount_V_3_reg[9]_0 [2]),
        .O(add_ln886_fu_346_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \yCount_V_3[8]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [3]),
        .I1(\yCount_V_3[9]_i_6_n_3 ),
        .I2(\yCount_V_3_reg[9]_0 [1]),
        .I3(\yCount_V_3_reg[9]_0 [2]),
        .O(add_ln886_fu_346_p2[8]));
  LUT6 #(
    .INIT(64'h00D000D0D0D000D0)) 
    \yCount_V_3[9]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\q0_reg[1] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(tpgCheckerBoardArray_U_n_3),
        .I4(tpgCheckerBoardArray_U_n_4),
        .I5(\yCount_V_3_reg[0]_0 ),
        .O(\yCount_V_3[9]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00004044)) 
    \yCount_V_3[9]_i_2 
       (.I0(tpgCheckerBoardArray_U_n_4),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\q0_reg[1] ),
        .I3(\q0_reg[1]_0 ),
        .I4(\yCount_V_3_reg[0]_0 ),
        .O(\yCount_V_3[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \yCount_V_3[9]_i_3 
       (.I0(\yCount_V_3_reg[9]_0 [4]),
        .I1(\yCount_V_3_reg[9]_0 [2]),
        .I2(\yCount_V_3_reg[9]_0 [1]),
        .I3(\yCount_V_3[9]_i_6_n_3 ),
        .I4(\yCount_V_3_reg[9]_0 [3]),
        .O(add_ln886_fu_346_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_3[9]_i_6 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .I5(\yCount_V_3_reg[9]_0 [0]),
        .O(\yCount_V_3[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[0]),
        .Q(yCount_V_3_reg[0]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[1]),
        .Q(yCount_V_3_reg[1]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[2]),
        .Q(yCount_V_3_reg[2]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[3]),
        .Q(yCount_V_3_reg[3]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[4]),
        .Q(yCount_V_3_reg[4]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[5]),
        .Q(\yCount_V_3_reg[9]_0 [0]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[6]),
        .Q(\yCount_V_3_reg[9]_0 [1]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[7]),
        .Q(\yCount_V_3_reg[9]_0 [2]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[8]),
        .Q(\yCount_V_3_reg[9]_0 [3]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_V_3[9]_i_2_n_3 ),
        .D(add_ln886_fu_346_p2[9]),
        .Q(\yCount_V_3_reg[9]_0 [4]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    Q,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_3 ,
    E,
    \q0_reg[7]_1 ,
    ap_clk);
  output \q0_reg[7]_0 ;
  output [0:0]Q;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_3 ;
  input [0:0]E;
  input [1:0]\q0_reg[7]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_3 ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\q0_reg[7]_1 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ),
        .I1(\q0_reg_n_3_[7] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_3 ),
        .O(\q0_reg[7]_0 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 [1]),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R_3
   (Q,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;

  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[7]_0 ,
    E,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[6]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_1 ,
    hBarSel_4_loc_0_fu_294);
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[6]_2 ;
  output [1:0]\q0_reg[7]_0 ;
  input [0:0]E;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[6]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_1 ;
  input [2:0]hBarSel_4_loc_0_fu_294;

  wire [0:0]E;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  wire ap_clk;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0[7]_i_1__0__0_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire [1:0]\q0_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 
       (.I0(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ));
  LUT5 #(
    .INIT(32'hF0004444)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_12 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[7]_0 [0]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 ),
        .O(\q0_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_5 
       (.I0(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_1 ),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I1(\q0_reg[6]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .O(\q0_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__0__0 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[7]_i_1__0__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0_n_3 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__0__0_n_3 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R_4
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[6]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] ,
    \q0_reg[7]_2 ,
    E,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ,
    and_ln1379_1_reg_557_pp0_iter1_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ,
    Q,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ,
    D);
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[7]_0 ;
  output [1:0]\q0_reg[7]_1 ;
  output \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] ;
  output \q0_reg[7]_2 ;
  input [0:0]E;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ;
  input and_ln1379_1_reg_557_pp0_iter1_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ;
  input [1:0]Q;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln1379_1_reg_557_pp0_iter1_reg;
  wire \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] ;
  wire ap_clk;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;

  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13 
       (.I0(\q0_reg[0]_0 ),
        .I1(and_ln1379_1_reg_557_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_9 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_10 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .I2(\q0_reg[6]_0 ),
        .I3(and_ln1379_1_reg_557_pp0_iter1_reg),
        .I4(\q0_reg[7]_1 [0]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_21 
       (.I0(\q0_reg[6]_0 ),
        .I1(and_ln1379_1_reg_557_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_9 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ),
        .I2(and_ln1379_1_reg_557_pp0_iter1_reg),
        .I3(\q0_reg[6]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ),
        .O(\and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25 
       (.I0(\q0_reg[7]_1 [1]),
        .I1(and_ln1379_1_reg_557_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 ),
        .O(\q0_reg[7]_2 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_2 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_2 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[7]_1 [1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    E,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[5]_0 ,
    ap_clk,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_3 ,
    ap_enable_reg_pp0_iter10,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    cmp2_i322_fu_630_p2,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 ,
    Q,
    hBarSel_4_loc_0_fu_294);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[7]_3 ;
  output [5:0]\q0_reg[5]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_3 ;
  input ap_enable_reg_pp0_iter10;
  input \q0_reg[7]_4 ;
  input \q0_reg[7]_5 ;
  input cmp2_i322_fu_630_p2;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 ;
  input [0:0]Q;
  input [2:0]hBarSel_4_loc_0_fu_294;

  wire [0:0]E;
  wire [0:0]Q;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire cmp2_i322_fu_630_p2;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_3 ;
  wire \q0[0]_i_1__0_n_3 ;
  wire \q0[1]_i_1__0_n_3 ;
  wire \q0[2]_i_1__1_n_3 ;
  wire \q0[3]_i_1_n_3 ;
  wire \q0[4]_i_1_n_3 ;
  wire \q0[5]_i_1__0_n_3 ;
  wire \q0[7]_i_1__0_n_3 ;
  wire [5:0]\q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 
       (.I0(\q0_reg[7]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .O(\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 
       (.I0(\q0_reg[7]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_3 ),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000A3000000A000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 ),
        .I5(Q),
        .O(\q0_reg[7]_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_8 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 ),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10_0 ),
        .O(\q0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[1]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\q0_reg[7]_4 ),
        .I2(\q0_reg[7]_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__1 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[2]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[5]_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[7]_i_1__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__0_n_3 ),
        .Q(\q0_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__0_n_3 ),
        .Q(\q0_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__1_n_3 ),
        .Q(\q0_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1_n_3 ),
        .Q(\q0_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1_n_3 ),
        .Q(\q0_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__0_n_3 ),
        .Q(\q0_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__0_n_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R_5
   (\q0_reg[7]_0 ,
    E,
    \q0_reg[0]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[7]_1 ,
    ap_clk,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ,
    rampStart_load_reg_1217,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_3 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    D);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output \q0_reg[0]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output [2:0]\q0_reg[3]_0 ;
  input \q0_reg[7]_1 ;
  input ap_clk;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  input [0:0]rampStart_load_reg_1217;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_3 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_13_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_3 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [2:0]\q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_3_[0] ;
  wire \q0_reg_n_3_[4] ;
  wire \q0_reg_n_3_[5] ;
  wire [0:0]rampStart_load_reg_1217;

  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_10 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ),
        .I3(\q0_reg_n_3_[0] ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_13 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ),
        .I3(\q0_reg_n_3_[4] ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .O(\q0_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 
       (.I0(rampStart_load_reg_1217),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_2 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_13 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ),
        .I2(\q0_reg_n_3_[5] ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ),
        .O(\q0_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[5]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R
   (\y_1_reg_1238_reg[9] ,
    CO,
    \q0_reg[0]_0 ,
    ap_clk,
    vBarSel_2_reg,
    \q0_reg[0]_1 ,
    \yCount_V_3_reg[0] ,
    Q,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \yCount_V_3_reg[0]_0 ,
    \yCount_V_3_reg[9]_i_5_0 ,
    \yCount_V_3_reg[0]_1 ,
    \yCount_V_3_reg[9]_i_10_0 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \q0_reg[0]_4 );
  output \y_1_reg_1238_reg[9] ;
  output [0:0]CO;
  output \q0_reg[0]_0 ;
  input ap_clk;
  input [0:0]vBarSel_2_reg;
  input \q0_reg[0]_1 ;
  input \yCount_V_3_reg[0] ;
  input [13:0]Q;
  input \q0_reg[0]_2 ;
  input [0:0]\q0_reg[0]_3 ;
  input [9:0]\yCount_V_3_reg[0]_0 ;
  input [2:0]\yCount_V_3_reg[9]_i_5_0 ;
  input [2:0]\yCount_V_3_reg[0]_1 ;
  input [4:0]\yCount_V_3_reg[9]_i_10_0 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  input \q0_reg[0]_4 ;

  wire [0:0]CO;
  wire [13:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire g0_b0_n_3;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire [4:0]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]vBarSel_2_reg;
  wire \yCount_V_3[9]_i_14_n_3 ;
  wire \yCount_V_3[9]_i_19_n_3 ;
  wire \yCount_V_3[9]_i_23_n_3 ;
  wire \yCount_V_3[9]_i_24_n_3 ;
  wire \yCount_V_3[9]_i_25_n_3 ;
  wire \yCount_V_3[9]_i_26_n_3 ;
  wire \yCount_V_3[9]_i_7_n_3 ;
  wire \yCount_V_3[9]_i_9_n_3 ;
  wire \yCount_V_3_reg[0] ;
  wire [9:0]\yCount_V_3_reg[0]_0 ;
  wire [2:0]\yCount_V_3_reg[0]_1 ;
  wire [4:0]\yCount_V_3_reg[9]_i_10_0 ;
  wire \yCount_V_3_reg[9]_i_10_n_3 ;
  wire \yCount_V_3_reg[9]_i_10_n_4 ;
  wire \yCount_V_3_reg[9]_i_10_n_5 ;
  wire \yCount_V_3_reg[9]_i_10_n_6 ;
  wire \yCount_V_3_reg[9]_i_15_n_3 ;
  wire \yCount_V_3_reg[9]_i_15_n_4 ;
  wire \yCount_V_3_reg[9]_i_15_n_5 ;
  wire \yCount_V_3_reg[9]_i_15_n_6 ;
  wire [2:0]\yCount_V_3_reg[9]_i_5_0 ;
  wire \yCount_V_3_reg[9]_i_5_n_5 ;
  wire \yCount_V_3_reg[9]_i_5_n_6 ;
  wire \y_1_reg_1238_reg[9] ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_yCount_V_3_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h6FFF6F6F60006060)) 
    g0_b0
       (.I0(tpgCheckerBoardArray_address0[0]),
        .I1(tpgCheckerBoardArray_address0[4]),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[1] ),
        .I4(\q0_reg[1]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(g0_b0_n_3));
  LUT3 #(
    .INIT(8'h82)) 
    g0_b0_i_1
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .O(tpgCheckerBoardArray_address0[0]));
  LUT4 #(
    .INIT(16'h8288)) 
    g0_b0_i_2
       (.I0(\y_1_reg_1238_reg[9] ),
        .I1(vBarSel_2_reg),
        .I2(\q0_reg[0]_1 ),
        .I3(CO),
        .O(tpgCheckerBoardArray_address0[4]));
  LUT5 #(
    .INIT(32'h7F774044)) 
    \q0[1]_i_1__4 
       (.I0(tpgCheckerBoardArray_q0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q0_reg[1] ),
        .I3(\q0_reg[1]_0 ),
        .I4(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .O(\q0_reg[0]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g0_b0_n_3),
        .Q(tpgCheckerBoardArray_q0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_3[9]_i_14 
       (.I0(Q[12]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(Q[0]),
        .O(\yCount_V_3[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \yCount_V_3[9]_i_19 
       (.I0(\yCount_V_3_reg[0]_0 [4]),
        .I1(\yCount_V_3_reg[9]_i_10_0 [3]),
        .I2(\yCount_V_3_reg[9]_i_10_0 [1]),
        .I3(\yCount_V_3_reg[9]_i_10_0 [0]),
        .I4(\yCount_V_3_reg[9]_i_10_0 [2]),
        .I5(\yCount_V_3_reg[9]_i_10_0 [4]),
        .O(\yCount_V_3[9]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \yCount_V_3[9]_i_23 
       (.I0(\yCount_V_3_reg[0]_0 [3]),
        .I1(\yCount_V_3_reg[9]_i_10_0 [2]),
        .I2(\yCount_V_3_reg[9]_i_10_0 [0]),
        .I3(\yCount_V_3_reg[9]_i_10_0 [1]),
        .I4(\yCount_V_3_reg[9]_i_10_0 [3]),
        .O(\yCount_V_3[9]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'hA956)) 
    \yCount_V_3[9]_i_24 
       (.I0(\yCount_V_3_reg[0]_0 [2]),
        .I1(\yCount_V_3_reg[9]_i_10_0 [1]),
        .I2(\yCount_V_3_reg[9]_i_10_0 [0]),
        .I3(\yCount_V_3_reg[9]_i_10_0 [2]),
        .O(\yCount_V_3[9]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_25 
       (.I0(\yCount_V_3_reg[0]_0 [1]),
        .I1(\yCount_V_3_reg[9]_i_10_0 [0]),
        .I2(\yCount_V_3_reg[9]_i_10_0 [1]),
        .O(\yCount_V_3[9]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[9]_i_26 
       (.I0(\yCount_V_3_reg[0]_0 [0]),
        .I1(\yCount_V_3_reg[9]_i_10_0 [0]),
        .O(\yCount_V_3[9]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_4 
       (.I0(\q0_reg[0]_1 ),
        .I1(\yCount_V_3[9]_i_7_n_3 ),
        .I2(\yCount_V_3_reg[0] ),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\yCount_V_3[9]_i_9_n_3 ),
        .O(\y_1_reg_1238_reg[9] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_7 
       (.I0(Q[10]),
        .I1(Q[13]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\yCount_V_3[9]_i_14_n_3 ),
        .O(\yCount_V_3[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_3[9]_i_9 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[11]),
        .I3(Q[6]),
        .O(\yCount_V_3[9]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_10 
       (.CI(\yCount_V_3_reg[9]_i_15_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_10_n_3 ,\yCount_V_3_reg[9]_i_10_n_4 ,\yCount_V_3_reg[9]_i_10_n_5 ,\yCount_V_3_reg[9]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI(\yCount_V_3_reg[0]_0 [7:4]),
        .O(\NLW_yCount_V_3_reg[9]_i_10_O_UNCONNECTED [3:0]),
        .S({\yCount_V_3_reg[9]_i_5_0 ,\yCount_V_3[9]_i_19_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_15 
       (.CI(1'b0),
        .CO({\yCount_V_3_reg[9]_i_15_n_3 ,\yCount_V_3_reg[9]_i_15_n_4 ,\yCount_V_3_reg[9]_i_15_n_5 ,\yCount_V_3_reg[9]_i_15_n_6 }),
        .CYINIT(1'b1),
        .DI(\yCount_V_3_reg[0]_0 [3:0]),
        .O(\NLW_yCount_V_3_reg[9]_i_15_O_UNCONNECTED [3:0]),
        .S({\yCount_V_3[9]_i_23_n_3 ,\yCount_V_3[9]_i_24_n_3 ,\yCount_V_3[9]_i_25_n_3 ,\yCount_V_3[9]_i_26_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_5 
       (.CI(\yCount_V_3_reg[9]_i_10_n_3 ),
        .CO({\NLW_yCount_V_3_reg[9]_i_5_CO_UNCONNECTED [3],CO,\yCount_V_3_reg[9]_i_5_n_5 ,\yCount_V_3_reg[9]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,\yCount_V_3_reg[0]_0 [9:8]}),
        .O(\NLW_yCount_V_3_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\yCount_V_3_reg[0]_1 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch
   (ap_ce_reg,
    \vHatch_reg[0]_0 ,
    \vHatch_reg[0]_1 ,
    \vHatch_reg[0]_2 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ,
    \vHatch_reg[0]_3 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ,
    E,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    CO,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    Q,
    \icmp_ln1404_1_reg_533_reg[0]_0 ,
    \xCount_V_2_reg[0]_0 ,
    trunc_ln_fu_157_p4,
    add_ln1398_fu_187_p2,
    \yCount_V_2_reg[0]_2 ,
    \vHatch[0]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    r_2_reg_3262_pp0_iter10_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 );
  output ap_ce_reg;
  output \vHatch_reg[0]_0 ;
  output \vHatch_reg[0]_1 ;
  output \vHatch_reg[0]_2 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  output \vHatch_reg[0]_3 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]CO;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input [14:0]Q;
  input \icmp_ln1404_1_reg_533_reg[0]_0 ;
  input \xCount_V_2_reg[0]_0 ;
  input [9:0]trunc_ln_fu_157_p4;
  input [9:0]add_ln1398_fu_187_p2;
  input [0:0]\yCount_V_2_reg[0]_2 ;
  input [15:0]\vHatch[0]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input [1:0]r_2_reg_3262_pp0_iter10_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [14:0]Q;
  wire [9:0]add_ln1398_fu_187_p2;
  wire [9:0]add_ln886_fu_275_p2;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire grp_reg_ap_uint_10_s_fu_173_n_4;
  wire grp_reg_ap_uint_10_s_fu_173_n_5;
  wire icmp_ln1065_fu_263_p2;
  wire icmp_ln1404_1_fu_211_p2;
  wire \icmp_ln1404_1_reg_533[0]_i_2_n_3 ;
  wire \icmp_ln1404_1_reg_533[0]_i_3_n_3 ;
  wire \icmp_ln1404_1_reg_533[0]_i_4_n_3 ;
  wire \icmp_ln1404_1_reg_533_reg[0]_0 ;
  wire \icmp_ln1404_1_reg_533_reg_n_3_[0] ;
  wire icmp_ln1428_reg_552;
  wire \icmp_ln1428_reg_552[0]_i_1_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_36_n_3 ;
  wire [1:0]r_2_reg_3262_pp0_iter10_reg;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  wire [9:0]trunc_ln_fu_157_p4;
  wire vHatch;
  wire vHatch0;
  wire \vHatch[0]_i_10_n_3 ;
  wire \vHatch[0]_i_11_n_3 ;
  wire \vHatch[0]_i_12_n_3 ;
  wire \vHatch[0]_i_13_n_3 ;
  wire \vHatch[0]_i_19_n_3 ;
  wire \vHatch[0]_i_20_n_3 ;
  wire \vHatch[0]_i_21_n_3 ;
  wire \vHatch[0]_i_23_n_3 ;
  wire \vHatch[0]_i_2_n_3 ;
  wire \vHatch[0]_i_3_n_3 ;
  wire \vHatch[0]_i_4_n_3 ;
  wire [15:0]\vHatch[0]_i_5_0 ;
  wire \vHatch[0]_i_5_n_3 ;
  wire \vHatch[0]_i_8_n_3 ;
  wire \vHatch[0]_i_9_n_3 ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire \vHatch_reg[0]_2 ;
  wire \vHatch_reg[0]_3 ;
  wire \vHatch_reg[0]_i_6_n_4 ;
  wire \vHatch_reg[0]_i_6_n_5 ;
  wire \vHatch_reg[0]_i_6_n_6 ;
  wire [9:0]xCount_V_2;
  wire [9:0]xCount_V_21_in;
  wire \xCount_V_2[7]_i_10_n_3 ;
  wire \xCount_V_2[7]_i_11_n_3 ;
  wire \xCount_V_2[9]_i_5_n_3 ;
  wire \xCount_V_2[9]_i_6_n_3 ;
  wire \xCount_V_2_reg[0]_0 ;
  wire \yCount_V_2[9]_i_2_n_3 ;
  wire [9:0]yCount_V_2_reg;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire [0:0]\yCount_V_2_reg[0]_2 ;
  wire [3:0]\NLW_vHatch_reg[0]_i_6_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_173
       (.CO(CO),
        .D(xCount_V_21_in),
        .E(ap_ce_reg),
        .Q(xCount_V_2),
        .SR(grp_reg_ap_uint_10_s_fu_173_n_4),
        .ap_ce_reg_reg_0(E),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln1404_1_fu_211_p2(icmp_ln1404_1_fu_211_p2),
        .\icmp_ln1404_1_reg_533_reg[0] (grp_reg_ap_uint_10_s_fu_173_n_5),
        .icmp_ln1428_reg_552(icmp_ln1428_reg_552),
        .\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_0 (\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_36_n_3 ),
        .r_2_reg_3262_pp0_iter10_reg(r_2_reg_3262_pp0_iter10_reg),
        .\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ),
        .trunc_ln_fu_157_p4(trunc_ln_fu_157_p4),
        .vHatch(vHatch),
        .\vHatch_reg[0] (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0]_1 ),
        .\vHatch_reg[0]_1 (\vHatch_reg[0]_2 ),
        .\vHatch_reg[0]_2 (\vHatch_reg[0]_3 ),
        .\xCount_V_2[7]_i_4_0 (\xCount_V_2[7]_i_10_n_3 ),
        .\xCount_V_2[7]_i_5_0 (\xCount_V_2[7]_i_11_n_3 ),
        .\xCount_V_2_reg[0] (\xCount_V_2[9]_i_5_n_3 ),
        .\xCount_V_2_reg[0]_0 (\xCount_V_2[9]_i_6_n_3 ),
        .\xCount_V_2_reg[0]_1 (\xCount_V_2_reg[0]_0 ),
        .\xCount_V_2_reg[0]_2 (\icmp_ln1404_1_reg_533_reg_n_3_[0] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1404_1_reg_533[0]_i_1 
       (.I0(\icmp_ln1404_1_reg_533[0]_i_2_n_3 ),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[4]),
        .I5(\icmp_ln1404_1_reg_533[0]_i_3_n_3 ),
        .O(icmp_ln1404_1_fu_211_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_1_reg_533[0]_i_2 
       (.I0(Q[14]),
        .I1(\icmp_ln1404_1_reg_533_reg[0]_0 ),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\icmp_ln1404_1_reg_533[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1404_1_reg_533[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\icmp_ln1404_1_reg_533[0]_i_4_n_3 ),
        .O(\icmp_ln1404_1_reg_533[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_1_reg_533[0]_i_4 
       (.I0(Q[12]),
        .I1(Q[2]),
        .I2(Q[13]),
        .I3(Q[0]),
        .O(\icmp_ln1404_1_reg_533[0]_i_4_n_3 ));
  FDRE \icmp_ln1404_1_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1404_1_fu_211_p2),
        .Q(\icmp_ln1404_1_reg_533_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \icmp_ln1428_reg_552[0]_i_1 
       (.I0(CO),
        .I1(\yCount_V_2_reg[0]_0 ),
        .I2(\yCount_V_2_reg[0]_1 ),
        .I3(icmp_ln1404_1_fu_211_p2),
        .I4(icmp_ln1428_reg_552),
        .O(\icmp_ln1428_reg_552[0]_i_1_n_3 ));
  FDRE \icmp_ln1428_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1428_reg_552[0]_i_1_n_3 ),
        .Q(icmp_ln1428_reg_552),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_36 
       (.I0(icmp_ln1428_reg_552),
        .I1(\icmp_ln1404_1_reg_533_reg_n_3_[0] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'h00008088)) 
    \vHatch[0]_i_1 
       (.I0(icmp_ln1404_1_fu_211_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\yCount_V_2_reg[0]_0 ),
        .I3(\yCount_V_2_reg[0]_1 ),
        .I4(\vHatch[0]_i_3_n_3 ),
        .O(vHatch0));
  LUT6 #(
    .INIT(64'hAAAAAAA855555556)) 
    \vHatch[0]_i_10 
       (.I0(add_ln1398_fu_187_p2[9]),
        .I1(add_ln1398_fu_187_p2[7]),
        .I2(\vHatch[0]_i_19_n_3 ),
        .I3(add_ln1398_fu_187_p2[6]),
        .I4(add_ln1398_fu_187_p2[8]),
        .I5(yCount_V_2_reg[9]),
        .O(\vHatch[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAA95556)) 
    \vHatch[0]_i_11 
       (.I0(add_ln1398_fu_187_p2[8]),
        .I1(add_ln1398_fu_187_p2[6]),
        .I2(\vHatch[0]_i_19_n_3 ),
        .I3(add_ln1398_fu_187_p2[7]),
        .I4(yCount_V_2_reg[8]),
        .I5(\vHatch[0]_i_20_n_3 ),
        .O(\vHatch[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \vHatch[0]_i_12 
       (.I0(add_ln1398_fu_187_p2[5]),
        .I1(yCount_V_2_reg[5]),
        .I2(yCount_V_2_reg[4]),
        .I3(\vHatch[0]_i_21_n_3 ),
        .I4(add_ln1398_fu_187_p2[4]),
        .I5(\vHatch[0]_i_23_n_3 ),
        .O(\vHatch[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000422490090000)) 
    \vHatch[0]_i_13 
       (.I0(yCount_V_2_reg[1]),
        .I1(add_ln1398_fu_187_p2[1]),
        .I2(yCount_V_2_reg[2]),
        .I3(add_ln1398_fu_187_p2[2]),
        .I4(add_ln1398_fu_187_p2[0]),
        .I5(yCount_V_2_reg[0]),
        .O(\vHatch[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_19 
       (.I0(add_ln1398_fu_187_p2[5]),
        .I1(add_ln1398_fu_187_p2[3]),
        .I2(add_ln1398_fu_187_p2[0]),
        .I3(add_ln1398_fu_187_p2[1]),
        .I4(add_ln1398_fu_187_p2[2]),
        .I5(add_ln1398_fu_187_p2[4]),
        .O(\vHatch[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h80880000)) 
    \vHatch[0]_i_2 
       (.I0(icmp_ln1404_1_fu_211_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\yCount_V_2_reg[0]_0 ),
        .I3(\yCount_V_2_reg[0]_1 ),
        .I4(\vHatch[0]_i_3_n_3 ),
        .O(\vHatch[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h7BBDDEE7)) 
    \vHatch[0]_i_20 
       (.I0(yCount_V_2_reg[6]),
        .I1(add_ln1398_fu_187_p2[7]),
        .I2(\vHatch[0]_i_19_n_3 ),
        .I3(add_ln1398_fu_187_p2[6]),
        .I4(yCount_V_2_reg[7]),
        .O(\vHatch[0]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vHatch[0]_i_21 
       (.I0(add_ln1398_fu_187_p2[3]),
        .I1(add_ln1398_fu_187_p2[0]),
        .I2(add_ln1398_fu_187_p2[1]),
        .I3(add_ln1398_fu_187_p2[2]),
        .O(\vHatch[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \vHatch[0]_i_23 
       (.I0(yCount_V_2_reg[3]),
        .I1(add_ln1398_fu_187_p2[2]),
        .I2(add_ln1398_fu_187_p2[1]),
        .I3(add_ln1398_fu_187_p2[0]),
        .I4(add_ln1398_fu_187_p2[3]),
        .O(\vHatch[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h000B)) 
    \vHatch[0]_i_3 
       (.I0(\vHatch[0]_i_4_n_3 ),
        .I1(\vHatch[0]_i_5_n_3 ),
        .I2(icmp_ln1065_fu_263_p2),
        .I3(\yCount_V_2_reg[0]_2 ),
        .O(\vHatch[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vHatch[0]_i_4 
       (.I0(\vHatch[0]_i_5_0 [3]),
        .I1(\vHatch[0]_i_5_0 [9]),
        .I2(\vHatch[0]_i_5_0 [1]),
        .I3(\vHatch[0]_i_5_0 [13]),
        .I4(\vHatch[0]_i_8_n_3 ),
        .O(\vHatch[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \vHatch[0]_i_5 
       (.I0(\vHatch[0]_i_5_0 [2]),
        .I1(\vHatch[0]_i_5_0 [8]),
        .I2(\vHatch[0]_i_5_0 [5]),
        .I3(\vHatch[0]_i_5_0 [11]),
        .I4(\vHatch[0]_i_9_n_3 ),
        .O(\vHatch[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vHatch[0]_i_8 
       (.I0(\vHatch[0]_i_5_0 [6]),
        .I1(\vHatch[0]_i_5_0 [4]),
        .I2(\vHatch[0]_i_5_0 [14]),
        .I3(\vHatch[0]_i_5_0 [0]),
        .O(\vHatch[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vHatch[0]_i_9 
       (.I0(\vHatch[0]_i_5_0 [12]),
        .I1(\vHatch[0]_i_5_0 [10]),
        .I2(\vHatch[0]_i_5_0 [15]),
        .I3(\vHatch[0]_i_5_0 [7]),
        .O(\vHatch[0]_i_9_n_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(1'b0),
        .Q(vHatch),
        .S(vHatch0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vHatch_reg[0]_i_6 
       (.CI(1'b0),
        .CO({icmp_ln1065_fu_263_p2,\vHatch_reg[0]_i_6_n_4 ,\vHatch_reg[0]_i_6_n_5 ,\vHatch_reg[0]_i_6_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vHatch_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\vHatch[0]_i_10_n_3 ,\vHatch[0]_i_11_n_3 ,\vHatch[0]_i_12_n_3 ,\vHatch[0]_i_13_n_3 }));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \xCount_V_2[7]_i_10 
       (.I0(trunc_ln_fu_157_p4[5]),
        .I1(trunc_ln_fu_157_p4[3]),
        .I2(trunc_ln_fu_157_p4[0]),
        .I3(trunc_ln_fu_157_p4[1]),
        .I4(trunc_ln_fu_157_p4[2]),
        .I5(trunc_ln_fu_157_p4[4]),
        .O(\xCount_V_2[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h55555556)) 
    \xCount_V_2[7]_i_11 
       (.I0(trunc_ln_fu_157_p4[4]),
        .I1(trunc_ln_fu_157_p4[2]),
        .I2(trunc_ln_fu_157_p4[1]),
        .I3(trunc_ln_fu_157_p4[0]),
        .I4(trunc_ln_fu_157_p4[3]),
        .O(\xCount_V_2[7]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V_2[9]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\yCount_V_2_reg[0]_0 ),
        .I2(\yCount_V_2_reg[0]_1 ),
        .O(\xCount_V_2[9]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    \xCount_V_2[9]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1428_reg_552),
        .I2(\icmp_ln1404_1_reg_533_reg_n_3_[0] ),
        .I3(\yCount_V_2_reg[0]_0 ),
        .I4(\yCount_V_2_reg[0]_1 ),
        .O(\xCount_V_2[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[0]),
        .Q(xCount_V_2[0]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[1]),
        .Q(xCount_V_2[1]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[2]),
        .Q(xCount_V_2[2]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[3]),
        .Q(xCount_V_2[3]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[4]),
        .Q(xCount_V_2[4]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[5]),
        .Q(xCount_V_2[5]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[6]),
        .Q(xCount_V_2[6]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[7]),
        .Q(xCount_V_2[7]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[8]),
        .Q(xCount_V_2[8]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_173_n_5),
        .D(xCount_V_21_in[9]),
        .Q(xCount_V_2[9]),
        .R(grp_reg_ap_uint_10_s_fu_173_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .O(add_ln886_fu_275_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .O(add_ln886_fu_275_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[2]_i_1 
       (.I0(yCount_V_2_reg[2]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[0]),
        .O(add_ln886_fu_275_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[3]_i_1 
       (.I0(yCount_V_2_reg[3]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[2]),
        .O(add_ln886_fu_275_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[4]_i_1 
       (.I0(yCount_V_2_reg[4]),
        .I1(yCount_V_2_reg[3]),
        .I2(yCount_V_2_reg[2]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[0]),
        .O(add_ln886_fu_275_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_2[5]_i_1 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[4]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[3]),
        .O(add_ln886_fu_275_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(yCount_V_2_reg[6]),
        .I1(\yCount_V_2[9]_i_2_n_3 ),
        .O(add_ln886_fu_275_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[7]_i_1 
       (.I0(yCount_V_2_reg[7]),
        .I1(yCount_V_2_reg[6]),
        .I2(\yCount_V_2[9]_i_2_n_3 ),
        .O(add_ln886_fu_275_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[8]_i_1 
       (.I0(yCount_V_2_reg[8]),
        .I1(yCount_V_2_reg[7]),
        .I2(\yCount_V_2[9]_i_2_n_3 ),
        .I3(yCount_V_2_reg[6]),
        .O(add_ln886_fu_275_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[9]_i_1 
       (.I0(yCount_V_2_reg[9]),
        .I1(yCount_V_2_reg[6]),
        .I2(\yCount_V_2[9]_i_2_n_3 ),
        .I3(yCount_V_2_reg[7]),
        .I4(yCount_V_2_reg[8]),
        .O(add_ln886_fu_275_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_2 
       (.I0(yCount_V_2_reg[5]),
        .I1(yCount_V_2_reg[4]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[1]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[3]),
        .O(\yCount_V_2[9]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[0]),
        .Q(yCount_V_2_reg[0]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[1]),
        .Q(yCount_V_2_reg[1]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[2]),
        .Q(yCount_V_2_reg[2]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[3]),
        .Q(yCount_V_2_reg[3]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[4]),
        .Q(yCount_V_2_reg[4]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[5]),
        .Q(yCount_V_2_reg[5]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[6]),
        .Q(yCount_V_2_reg[6]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[7]),
        .Q(yCount_V_2_reg[7]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[8]),
        .Q(yCount_V_2_reg[8]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln886_fu_275_p2[9]),
        .Q(yCount_V_2_reg[9]),
        .R(vHatch0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare
   (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ,
    \q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[3] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ,
    \q0_reg[1]_1 ,
    \and_ln1756_reg_746_pp0_iter1_reg_reg[0]_0 ,
    \q0_reg[5] ,
    ap_enable_reg_pp0_iter12_reg,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_2 ,
    \rampStart_load_reg_1217_reg[7] ,
    \q0_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[3]_0 ,
    ap_clk,
    E,
    p_5_in,
    and_ln1756_3_fu_549_p2,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \xCount_V_1_reg[1]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \yCount_V_1_reg[0]_0 ,
    Q,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    in,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 );
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[3] ;
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  output [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  output [3:0]\q0_reg[1]_1 ;
  output \and_ln1756_reg_746_pp0_iter1_reg_reg[0]_0 ;
  output \q0_reg[5] ;
  output ap_enable_reg_pp0_iter12_reg;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_2 ;
  output [0:0]\rampStart_load_reg_1217_reg[7] ;
  output \q0_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output [0:0]\q0_reg[3]_0 ;
  input ap_clk;
  input [0:0]E;
  input p_5_in;
  input and_ln1756_3_fu_549_p2;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \xCount_V_1_reg[1]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \yCount_V_1_reg[0]_0 ;
  input [13:0]Q;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input [7:0]in;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;

  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_27;
  wire DPtpgBarArray_U_n_28;
  wire DPtpgBarArray_U_n_29;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_30;
  wire DPtpgBarArray_U_n_31;
  wire DPtpgBarArray_U_n_32;
  wire DPtpgBarArray_U_n_33;
  wire DPtpgBarArray_U_n_4;
  wire DPtpgBarArray_U_n_8;
  wire DPtpgBarArray_U_n_9;
  wire [2:0]DPtpgBarArray_q0;
  wire DPtpgBarSelRgb_CEA_b_U_n_3;
  wire DPtpgBarSelRgb_CEA_r_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_4;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_y_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_3;
  wire DPtpgBarSelYuv_709_v_U_n_4;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_7;
  wire DPtpgBarSelYuv_709_v_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_9;
  wire DPtpgBarSelYuv_709_y_U_n_11;
  wire DPtpgBarSelYuv_709_y_U_n_15;
  wire DPtpgBarSelYuv_709_y_U_n_16;
  wire DPtpgBarSelYuv_709_y_U_n_18;
  wire DPtpgBarSelYuv_709_y_U_n_4;
  wire DPtpgBarSelYuv_709_y_U_n_5;
  wire DPtpgBarSelYuv_709_y_U_n_6;
  wire [0:0]E;
  wire [13:0]Q;
  wire [5:0]add_ln886_fu_368_p2;
  wire and_ln1756_3_fu_549_p2;
  wire and_ln1756_3_reg_774;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_2 ;
  wire and_ln1756_reg_746;
  wire and_ln1756_reg_746_pp0_iter1_reg;
  wire \and_ln1756_reg_746_pp0_iter1_reg_reg[0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire \hBarSel_1[0]_i_1_n_3 ;
  wire \hBarSel_1[1]_i_1_n_3 ;
  wire \hBarSel_1[2]_i_1_n_3 ;
  wire \hBarSel_1_reg_n_3_[0] ;
  wire \hBarSel_1_reg_n_3_[1] ;
  wire \hBarSel_1_reg_n_3_[2] ;
  wire [7:0]in;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  wire [5:0]p_1_in;
  wire p_5_in;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire [3:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\rampStart_load_reg_1217_reg[7] ;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_1_n_3 ;
  wire [0:0]xCount_V_1;
  wire \xCount_V_1[5]_i_2_n_3 ;
  wire \xCount_V_1[6]_i_1_n_3 ;
  wire \xCount_V_1[7]_i_1_n_3 ;
  wire \xCount_V_1[8]_i_1_n_3 ;
  wire \xCount_V_1[8]_i_3_n_3 ;
  wire \xCount_V_1_reg[1]_0 ;
  wire \xCount_V_1_reg_n_3_[0] ;
  wire \xCount_V_1_reg_n_3_[1] ;
  wire \xCount_V_1_reg_n_3_[2] ;
  wire \xCount_V_1_reg_n_3_[3] ;
  wire \xCount_V_1_reg_n_3_[4] ;
  wire \xCount_V_1_reg_n_3_[5] ;
  wire \xCount_V_1_reg_n_3_[6] ;
  wire \xCount_V_1_reg_n_3_[7] ;
  wire \xCount_V_1_reg_n_3_[8] ;
  wire yCount_V_1;
  wire \yCount_V_1[5]_i_1_n_3 ;
  wire [5:0]yCount_V_1_reg;
  wire \yCount_V_1_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D(DPtpgBarArray_U_n_8),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .Q({\xCount_V_1_reg_n_3_[5] ,\xCount_V_1_reg_n_3_[4] ,\xCount_V_1_reg_n_3_[3] ,\xCount_V_1_reg_n_3_[2] ,\xCount_V_1_reg_n_3_[1] ,\xCount_V_1_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter12_reg_0(DPtpgBarArray_U_n_25),
        .\hBarSel_1_reg[0] (\xCount_V_1_reg_n_3_[6] ),
        .\hBarSel_1_reg[0]_0 (\xCount_V_1_reg_n_3_[7] ),
        .\hBarSel_1_reg[0]_1 (\xCount_V_1_reg_n_3_[8] ),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_13),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_18),
        .\q0_reg[0]_2 (DPtpgBarArray_U_n_21),
        .\q0_reg[0]_3 ({DPtpgBarArray_U_n_26,DPtpgBarArray_U_n_27,DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29,DPtpgBarArray_U_n_30}),
        .\q0_reg[0]_4 (\q0_reg[0] ),
        .\q0_reg[0]_5 (\q0_reg[0]_0 ),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_4),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_12),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_16),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_17),
        .\q0_reg[1]_4 (DPtpgBarArray_U_n_19),
        .\q0_reg[1]_5 (DPtpgBarArray_U_n_20),
        .\q0_reg[1]_6 ({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .\q0_reg[1]_7 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[2]_0 ({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_31),
        .\q0_reg[2]_2 ({DPtpgBarArray_U_n_32,DPtpgBarArray_U_n_33}),
        .\q0_reg[2]_3 (\hBarSel_1_reg_n_3_[1] ),
        .\q0_reg[2]_4 (\xCount_V_1_reg[1]_0 ),
        .\q0_reg[2]_5 (\hBarSel_1_reg_n_3_[0] ),
        .\q0_reg[2]_6 (\hBarSel_1_reg_n_3_[2] ),
        .vBarSel_1(vBarSel_1),
        .\xCount_V_1_reg[5] (DPtpgBarArray_U_n_9),
        .\xCount_V_1_reg[6] (DPtpgBarArray_U_n_3),
        .\yCount_V_1[5]_i_4_0 (Q),
        .\yCount_V_1_reg[0] (yCount_V_1_reg),
        .\yCount_V_1_reg[0]_0 (\yCount_V_1_reg[0]_0 ),
        .\yCount_V_1_reg[4] (DPtpgBarArray_U_n_11),
        .\y_1_reg_1238_reg[2] (DPtpgBarArray_U_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R DPtpgBarSelRgb_CEA_b_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[0]),
        .Q(DPtpgBarSelYuv_709_v_U_n_8),
        .ap_clk(ap_clk),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_1 (DPtpgBarSelYuv_601_v_U_n_3),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 (\q0_reg[1]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_2 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\q0_reg[4]_1 (\q0_reg[4] ),
        .\q0_reg[4]_2 (DPtpgBarSelYuv_709_y_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R DPtpgBarSelRgb_CEA_g_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[2]),
        .and_ln1756_reg_746_pp0_iter1_reg(and_ln1756_reg_746_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .in(in[5]),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 (DPtpgBarSelYuv_709_y_U_n_11),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_2 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_1 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_2 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_3 (DPtpgBarSelYuv_709_v_U_n_7),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_y_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R DPtpgBarSelRgb_CEA_r_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[1]),
        .ap_clk(ap_clk),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\q0_reg[4]_1 (DPtpgBarSelYuv_709_y_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_6 DPtpgBarSelRgb_VESA_b_U
       (.Q(DPtpgBarSelYuv_709_v_U_n_9),
        .ap_clk(ap_clk),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_1 (DPtpgBarSelYuv_709_v_U_n_3),
        .\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 (\q0_reg[3] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 (DPtpgBarSelYuv_709_v_U_n_5),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 ({\q0_reg[1]_1 [3],\q0_reg[1]_1 [1:0]}),
        .\q0_reg[1]_2 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_7 DPtpgBarSelRgb_VESA_r_U
       (.Q({DPtpgBarSelYuv_709_y_U_n_15,DPtpgBarSelYuv_709_y_U_n_16,DPtpgBarSelYuv_709_y_U_n_18}),
        .ap_clk(ap_clk),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[1:0]),
        .in(in[2:1]),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_1 (DPtpgBarSelYuv_601_y_U_n_4),
        .\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 (DPtpgBarSelYuv_709_y_U_n_5),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_1 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_3 ),
        .\q0_reg[1]_2 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .Q({DPtpgBarSelYuv_601_u_U_n_4,DPtpgBarSelYuv_601_u_U_n_5}),
        .ap_clk(ap_clk),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_25),
        .\q0_reg[3]_2 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[3]_3 (DPtpgBarArray_U_n_12),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_u_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.Q(DPtpgBarSelYuv_601_u_U_n_4),
        .and_ln1756_reg_746_pp0_iter1_reg(and_ln1756_reg_746_pp0_iter1_reg),
        .\and_ln1756_reg_746_pp0_iter1_reg_reg[0] (\and_ln1756_reg_746_pp0_iter1_reg_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 (DPtpgBarSelYuv_709_u_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 (DPtpgBarSelYuv_709_v_U_n_4),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_0 (\q0_reg[1]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_25),
        .\q0_reg[3]_3 (DPtpgBarArray_U_n_13),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[4]_1 (DPtpgBarArray_U_n_4),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[5]_1 (\q0_reg[1]_1 [2]),
        .\q0_reg[5]_2 (\q0_reg[5] ),
        .\q0_reg[5]_3 (DPtpgBarArray_U_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.D({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .Q(DPtpgBarSelYuv_601_y_U_n_4),
        .ap_clk(ap_clk),
        .in(in[0]),
        .\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_0 (\q0_reg[1] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_2 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\q0_reg[0]_0 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[1]_0 (\q0_reg[1]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.D(DPtpgBarArray_U_n_8),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .Q(DPtpgBarSelYuv_709_u_U_n_4),
        .ap_clk(ap_clk),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\q0_reg[3]_1 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_20),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_u_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D({DPtpgBarArray_U_n_32,DPtpgBarArray_U_n_33}),
        .Q({DPtpgBarSelYuv_709_v_U_n_8,DPtpgBarSelYuv_709_v_U_n_9}),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (DPtpgBarSelYuv_709_v_U_n_6),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_2 ),
        .and_ln1756_reg_746_pp0_iter1_reg(and_ln1756_reg_746_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .in(in[7:6]),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 (\q0_reg[3] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 (\q0_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 (DPtpgBarSelYuv_601_u_U_n_5),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 (DPtpgBarSelYuv_709_y_U_n_6),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_1 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_2 (\q0_reg[1]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_21),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_v_U_n_7),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_4),
        .\q0_reg[6]_1 (DPtpgBarSelYuv_709_y_U_n_4),
        .\q0_reg[6]_2 (DPtpgBarArray_U_n_25),
        .\q0_reg[6]_3 (DPtpgBarArray_U_n_17),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_16),
        .\rampStart_load_reg_1217_reg[7] (\rampStart_load_reg_1217_reg[7] ),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_26,DPtpgBarArray_U_n_27,DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29,DPtpgBarArray_U_n_30}),
        .Q(DPtpgBarSelYuv_709_u_U_n_4),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 ),
        .and_ln1756_reg_746_pp0_iter1_reg(and_ln1756_reg_746_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(DPtpgBarSelYuv_709_y_U_n_4),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[2]),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(grp_tpgPatternDPColorSquare_fu_927_ap_return_1),
        .in(in[4:3]),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_1 (\q0_reg[1]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_2 (\q0_reg[1] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_2 (DPtpgBarSelYuv_709_v_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 (DPtpgBarSelYuv_601_u_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_2 (DPtpgBarSelYuv_709_v_U_n_6),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 (DPtpgBarSelYuv_601_v_U_n_4),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 (DPtpgBarSelYuv_709_v_U_n_4),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 (DPtpgBarSelYuv_709_u_U_n_5),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_709_y_U_n_5),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_19),
        .\q0_reg[6]_0 ({DPtpgBarSelYuv_709_y_U_n_15,DPtpgBarSelYuv_709_y_U_n_16,\q0_reg[3]_0 ,DPtpgBarSelYuv_709_y_U_n_18}),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (DPtpgBarSelYuv_709_y_U_n_6),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\q0_reg[7]_3 (\q0_reg[7]_1 ),
        .\q0_reg[7]_4 (DPtpgBarSelYuv_709_y_U_n_11),
        .\q0_reg[7]_5 (DPtpgBarArray_U_n_31));
  FDRE \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1756_3_reg_774),
        .Q(\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \and_ln1756_3_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1756_3_fu_549_p2),
        .Q(and_ln1756_3_reg_774),
        .R(1'b0));
  FDRE \and_ln1756_reg_746_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1756_reg_746),
        .Q(and_ln1756_reg_746_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1756_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_5_in),
        .Q(and_ln1756_reg_746),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000059AAAAAA)) 
    \hBarSel_1[0]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .I1(\q0_reg[0] ),
        .I2(\q0_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(DPtpgBarArray_U_n_3),
        .I5(xCount_V_1),
        .O(\hBarSel_1[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \hBarSel_1[1]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[1] ),
        .I1(DPtpgBarArray_U_n_3),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter12_reg),
        .I4(\hBarSel_1_reg_n_3_[0] ),
        .I5(xCount_V_1),
        .O(\hBarSel_1[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \hBarSel_1[2]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[2] ),
        .I1(DPtpgBarArray_U_n_3),
        .I2(\xCount_V_1[5]_i_2_n_3 ),
        .I3(\hBarSel_1_reg_n_3_[0] ),
        .I4(\hBarSel_1_reg_n_3_[1] ),
        .I5(xCount_V_1),
        .O(\hBarSel_1[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[0]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[1]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[2]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA6AAA6AAA600A6AA)) 
    \vBarSel_1[0]_i_1 
       (.I0(vBarSel_1),
        .I1(xCount_V_1),
        .I2(DPtpgBarArray_U_n_11),
        .I3(DPtpgBarArray_U_n_10),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter12_reg),
        .O(\vBarSel_1[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_1[0]_i_1_n_3 ),
        .Q(vBarSel_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_1[0]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[1]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_V_1[2]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_V_1[3]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[3] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[2] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_V_1[4]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[4] ),
        .I1(\xCount_V_1_reg_n_3_[2] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[1] ),
        .I4(\xCount_V_1_reg_n_3_[3] ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h00D0)) 
    \xCount_V_1[5]_i_1 
       (.I0(\q0_reg[0] ),
        .I1(\q0_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\xCount_V_1_reg[1]_0 ),
        .O(xCount_V_1));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V_1[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0] ),
        .O(\xCount_V_1[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xCount_V_1[5]_i_3 
       (.I0(\xCount_V_1_reg_n_3_[5] ),
        .I1(\xCount_V_1_reg_n_3_[3] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .I3(\xCount_V_1_reg_n_3_[0] ),
        .I4(\xCount_V_1_reg_n_3_[2] ),
        .I5(\xCount_V_1_reg_n_3_[4] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h99980000AAAAAAAA)) 
    \xCount_V_1[6]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[6] ),
        .I1(DPtpgBarArray_U_n_9),
        .I2(\xCount_V_1_reg_n_3_[7] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA9A80000AAAAAAAA)) 
    \xCount_V_1[7]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[7] ),
        .I1(DPtpgBarArray_U_n_9),
        .I2(\xCount_V_1_reg_n_3_[6] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAA80000AAAAAAAA)) 
    \xCount_V_1[8]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[8] ),
        .I1(\xCount_V_1_reg_n_3_[7] ),
        .I2(\xCount_V_1_reg_n_3_[6] ),
        .I3(DPtpgBarArray_U_n_9),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[8]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \xCount_V_1[8]_i_3 
       (.I0(\xCount_V_1_reg[1]_0 ),
        .I1(DPtpgBarArray_U_n_3),
        .O(\xCount_V_1[8]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[0]),
        .Q(\xCount_V_1_reg_n_3_[0] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[1]),
        .Q(\xCount_V_1_reg_n_3_[1] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[2]),
        .Q(\xCount_V_1_reg_n_3_[2] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[3]),
        .Q(\xCount_V_1_reg_n_3_[3] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[4]),
        .Q(\xCount_V_1_reg_n_3_[4] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[5]),
        .Q(\xCount_V_1_reg_n_3_[5] ),
        .R(xCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[6]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[7]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[8]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln886_fu_368_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .I1(yCount_V_1_reg[1]),
        .O(add_ln886_fu_368_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .O(add_ln886_fu_368_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .O(add_ln886_fu_368_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .O(add_ln886_fu_368_p2[4]));
  LUT6 #(
    .INIT(64'h00D000D0FFFF00D0)) 
    \yCount_V_1[5]_i_1 
       (.I0(\q0_reg[0] ),
        .I1(\q0_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(DPtpgBarArray_U_n_10),
        .I4(xCount_V_1),
        .I5(DPtpgBarArray_U_n_11),
        .O(\yCount_V_1[5]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \yCount_V_1[5]_i_2 
       (.I0(xCount_V_1),
        .I1(DPtpgBarArray_U_n_11),
        .O(yCount_V_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[2]),
        .I5(yCount_V_1_reg[4]),
        .O(add_ln886_fu_368_p2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[2]),
        .Q(yCount_V_1_reg[2]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[3]),
        .Q(yCount_V_1_reg[3]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[4]),
        .Q(yCount_V_1_reg[4]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_368_p2[5]),
        .Q(yCount_V_1_reg[5]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R
   (\xCount_V_1_reg[6] ,
    \q0_reg[1]_0 ,
    DPtpgBarArray_q0,
    D,
    \xCount_V_1_reg[5] ,
    \y_1_reg_1238_reg[2] ,
    \yCount_V_1_reg[4] ,
    \q0_reg[1]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[0]_1 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[0]_2 ,
    ap_enable_reg_pp0_iter12_reg,
    \q0_reg[1]_6 ,
    ap_enable_reg_pp0_iter12_reg_0,
    \q0_reg[0]_3 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    \q0_reg[2]_6 ,
    \hBarSel_1_reg[0] ,
    \hBarSel_1_reg[0]_0 ,
    \hBarSel_1_reg[0]_1 ,
    Q,
    vBarSel_1,
    \yCount_V_1_reg[0] ,
    \yCount_V_1_reg[0]_0 ,
    \yCount_V_1[5]_i_4_0 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[1]_7 ,
    ap_clk);
  output \xCount_V_1_reg[6] ;
  output \q0_reg[1]_0 ;
  output [2:0]DPtpgBarArray_q0;
  output [0:0]D;
  output \xCount_V_1_reg[5] ;
  output \y_1_reg_1238_reg[2] ;
  output \yCount_V_1_reg[4] ;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_0 ;
  output [1:0]\q0_reg[2]_0 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[1]_5 ;
  output \q0_reg[0]_2 ;
  output ap_enable_reg_pp0_iter12_reg;
  output [1:0]\q0_reg[1]_6 ;
  output ap_enable_reg_pp0_iter12_reg_0;
  output [4:0]\q0_reg[0]_3 ;
  output \q0_reg[2]_1 ;
  output [1:0]\q0_reg[2]_2 ;
  input \q0_reg[2]_3 ;
  input \q0_reg[2]_4 ;
  input \q0_reg[2]_5 ;
  input \q0_reg[2]_6 ;
  input \hBarSel_1_reg[0] ;
  input \hBarSel_1_reg[0]_0 ;
  input \hBarSel_1_reg[0]_1 ;
  input [5:0]Q;
  input vBarSel_1;
  input [5:0]\yCount_V_1_reg[0] ;
  input \yCount_V_1_reg[0]_0 ;
  input [13:0]\yCount_V_1[5]_i_4_0 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[1]_7 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire \hBarSel_1_reg[0] ;
  wire \hBarSel_1_reg[0]_0 ;
  wire \hBarSel_1_reg[0]_1 ;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1__0_n_3 ;
  wire \q0[2]_i_2_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [4:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [1:0]\q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire [1:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [1:0]\q0_reg[2]_2 ;
  wire \q0_reg[2]_3 ;
  wire \q0_reg[2]_4 ;
  wire \q0_reg[2]_5 ;
  wire \q0_reg[2]_6 ;
  wire vBarSel_1;
  wire \xCount_V_1_reg[5] ;
  wire \xCount_V_1_reg[6] ;
  wire [13:0]\yCount_V_1[5]_i_4_0 ;
  wire \yCount_V_1[5]_i_6_n_3 ;
  wire \yCount_V_1[5]_i_8_n_3 ;
  wire \yCount_V_1[5]_i_9_n_3 ;
  wire [5:0]\yCount_V_1_reg[0] ;
  wire \yCount_V_1_reg[0]_0 ;
  wire \yCount_V_1_reg[4] ;
  wire \y_1_reg_1238_reg[2] ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \hBarSel_1[2]_i_2 
       (.I0(\xCount_V_1_reg[5] ),
        .I1(\hBarSel_1_reg[0] ),
        .I2(\hBarSel_1_reg[0]_0 ),
        .I3(\hBarSel_1_reg[0]_1 ),
        .O(\xCount_V_1_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[0]_i_1 
       (.I0(DPtpgBarArray_address0[0]),
        .I1(\q0_reg[1]_7 ),
        .I2(\q0_reg[0]_5 ),
        .I3(\q0_reg[0]_4 ),
        .I4(DPtpgBarArray_q0[0]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_6 [0]));
  LUT6 #(
    .INIT(64'hFFFFA6FF0000A600)) 
    \q0[1]_i_1 
       (.I0(DPtpgBarArray_address0[1]),
        .I1(DPtpgBarArray_address0[3]),
        .I2(DPtpgBarArray_address0[0]),
        .I3(\q0_reg[1]_7 ),
        .I4(ap_enable_reg_pp0_iter12_reg),
        .I5(DPtpgBarArray_q0[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__3 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h60C0)) 
    \q0[1]_i_2__0 
       (.I0(\q0_reg[2]_5 ),
        .I1(\q0_reg[2]_3 ),
        .I2(\q0_reg[2]_4 ),
        .I3(\xCount_V_1_reg[6] ),
        .O(DPtpgBarArray_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \q0[1]_i_3 
       (.I0(\q0_reg[2]_5 ),
        .I1(\q0_reg[2]_4 ),
        .I2(\xCount_V_1_reg[6] ),
        .O(DPtpgBarArray_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFF6CFF00006C00)) 
    \q0[2]_i_1__0 
       (.I0(\q0[2]_i_2_n_3 ),
        .I1(DPtpgBarArray_address0[2]),
        .I2(DPtpgBarArray_address0[3]),
        .I3(\q0_reg[1]_7 ),
        .I4(ap_enable_reg_pp0_iter12_reg),
        .I5(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDF7F)) 
    \q0[2]_i_2 
       (.I0(\q0_reg[2]_3 ),
        .I1(\xCount_V_1_reg[6] ),
        .I2(\q0_reg[2]_4 ),
        .I3(\q0_reg[2]_5 ),
        .O(\q0[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6A00AA00)) 
    \q0[2]_i_3 
       (.I0(\q0_reg[2]_6 ),
        .I1(\q0_reg[2]_3 ),
        .I2(\q0_reg[2]_5 ),
        .I3(\q0_reg[2]_4 ),
        .I4(\xCount_V_1_reg[6] ),
        .O(DPtpgBarArray_address0[2]));
  LUT4 #(
    .INIT(16'h8882)) 
    \q0[2]_i_4 
       (.I0(\y_1_reg_1238_reg[2] ),
        .I1(vBarSel_1),
        .I2(\yCount_V_1_reg[4] ),
        .I3(\q0_reg[2]_4 ),
        .O(DPtpgBarArray_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[2]_i_5 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_5 ),
        .O(ap_enable_reg_pp0_iter12_reg));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[3]_i_1__3 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_5 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DPtpgBarArray_q0[2]),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__4 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__3 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__4 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1__7 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__1 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__1 
       (.I0(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_2 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1_n_3 ),
        .Q(DPtpgBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[1]_i_1_n_3 ),
        .Q(DPtpgBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[2]_i_1__0_n_3 ),
        .Q(DPtpgBarArray_q0[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_1[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\xCount_V_1_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_1[5]_i_4 
       (.I0(\q0_reg[2]_4 ),
        .I1(\yCount_V_1[5]_i_6_n_3 ),
        .I2(\yCount_V_1_reg[0]_0 ),
        .I3(\yCount_V_1[5]_i_4_0 [2]),
        .I4(\yCount_V_1[5]_i_4_0 [10]),
        .I5(\yCount_V_1[5]_i_8_n_3 ),
        .O(\y_1_reg_1238_reg[2] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_1[5]_i_5 
       (.I0(\yCount_V_1_reg[0] [4]),
        .I1(\yCount_V_1_reg[0] [2]),
        .I2(\yCount_V_1_reg[0] [0]),
        .I3(\yCount_V_1_reg[0] [1]),
        .I4(\yCount_V_1_reg[0] [3]),
        .I5(\yCount_V_1_reg[0] [5]),
        .O(\yCount_V_1_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_1[5]_i_6 
       (.I0(\yCount_V_1[5]_i_4_0 [5]),
        .I1(\yCount_V_1[5]_i_4_0 [9]),
        .I2(\yCount_V_1[5]_i_4_0 [8]),
        .I3(\yCount_V_1[5]_i_4_0 [12]),
        .I4(\yCount_V_1[5]_i_9_n_3 ),
        .O(\yCount_V_1[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_8 
       (.I0(\yCount_V_1[5]_i_4_0 [1]),
        .I1(\yCount_V_1[5]_i_4_0 [0]),
        .I2(\yCount_V_1[5]_i_4_0 [13]),
        .I3(\yCount_V_1[5]_i_4_0 [6]),
        .O(\yCount_V_1[5]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_9 
       (.I0(\yCount_V_1[5]_i_4_0 [11]),
        .I1(\yCount_V_1[5]_i_4_0 [7]),
        .I2(\yCount_V_1[5]_i_4_0 [4]),
        .I3(\yCount_V_1[5]_i_4_0 [3]),
        .O(\yCount_V_1[5]_i_9_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    DPtpgBarArray_q0,
    ap_clk,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ,
    Q,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_2 );
  output \q0_reg[4]_0 ;
  output \q0_reg[4]_1 ;
  input \q0_reg[4]_2 ;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  input [0:0]Q;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_2 ;

  wire [0:0]DPtpgBarArray_q0;
  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_24_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_24_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .I2(Q),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_2 ),
        .O(\q0_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_24 
       (.I0(\q0_reg[4]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_24_n_3 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[4]_2 ),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
   (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \q0_reg[4]_0 ,
    DPtpgBarArray_q0,
    ap_clk,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_0 ,
    and_ln1756_reg_746_pp0_iter1_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ,
    in,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_2 );
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  input \q0_reg[4]_0 ;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_0 ;
  input and_ln1756_reg_746_pp0_iter1_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  input [0:0]in;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_2 ;

  wire [0:0]DPtpgBarArray_q0;
  wire and_ln1756_reg_746_pp0_iter1_reg;
  wire ap_clk;
  wire [0:0]in;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg_n_3_[4] ;

  LUT6 #(
    .INIT(64'hFFAAFFCF00AA00C0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_0 ),
        .I2(and_ln1756_reg_746_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ),
        .I4(in),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_2 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[4]_0 ),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    DPtpgBarArray_q0,
    ap_clk,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_0 );
  output \q0_reg[4]_0 ;
  input \q0_reg[4]_1 ;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_0 ;

  wire [0:0]DPtpgBarArray_q0;
  wire ap_clk;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg_n_3_[4] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_12 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_0 ),
        .O(\q0_reg[4]_0 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[4]_1 ),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    E,
    \q0_reg[1]_2 ,
    ap_clk,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 ,
    cmp2_i322_fu_630_p2,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_0 );
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  input [0:0]E;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 ;
  input cmp2_i322_fu_630_p2;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_0 ;

  wire [0:0]E;
  wire ap_clk;
  wire cmp2_i322_fu_630_p2;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;

  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 ),
        .I2(cmp2_i322_fu_630_p2),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_0 ),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_1
   (\q0_reg[1]_0 ,
    E,
    \q0_reg[1]_1 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_6
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    ap_clk,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ,
    Q,
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_1 );
  output \q0_reg[1]_0 ;
  output [2:0]\q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input ap_clk;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ;
  input [0:0]Q;
  input \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 ;
  wire \q0_reg[1]_0 ;
  wire [2:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_1 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ),
        .O(\q0_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF0C)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_10 
       (.I0(\q0_reg[1]_0 ),
        .I1(Q),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ),
        .O(\q0_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_34 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_0 ),
        .O(\q0_reg[1]_1 [2]));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[1]_2 ),
        .D(\q0_reg[1]_3 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_8
   (grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \rSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ,
    \q0_reg[1]_0 ,
    ap_clk,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    r_2_reg_3262_pp0_iter10_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_1 );
  output [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  output \rSerie_V_reg[21] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  input \q0_reg[1]_0 ;
  input ap_clk;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input [1:0]r_2_reg_3262_pp0_iter10_reg;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_1 ;

  wire ap_clk;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire \q0_reg[1]_0 ;
  wire \rSerie_V_reg[21] ;
  wire [1:0]r_2_reg_3262_pp0_iter10_reg;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;

  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_3 ),
        .O(\rSerie_V_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .I2(r_2_reg_3262_pp0_iter10_reg[0]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .O(\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_0 ),
        .I1(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ),
        .I4(r_2_reg_3262_pp0_iter10_reg[1]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .O(\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_0 ),
        .Q(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    E,
    \q0_reg[1]_1 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_2
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    E,
    \q0_reg[1]_2 ,
    ap_clk,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 );
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  input [0:0]E;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ;

  wire [0:0]E;
  wire ap_clk;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;

  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .I3(\q0_reg[1]_0 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_7
   (\q0_reg[1]_0 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    ap_clk,
    Q,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ,
    in,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_1 );
  output \q0_reg[1]_0 ;
  output [1:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  output \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input ap_clk;
  input [2:0]Q;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ;
  input [1:0]in;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_1 ;

  wire [2:0]Q;
  wire ap_clk;
  wire [1:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [1:0]in;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;

  LUT6 #(
    .INIT(64'hAAF8AAF8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_7 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_1 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ),
        .I4(Q[0]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[0]));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_11 
       (.I0(in[0]),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_0 ),
        .I3(\q0_reg[1]_0 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ));
  LUT6 #(
    .INIT(64'hFFAFCFCF00A0C0C0)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 
       (.I0(\q0_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_1 ),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_return_0[1]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_6 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 ),
        .I2(Q[2]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_0 ),
        .I4(in[1]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_1 ),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[1]_2 ),
        .D(\q0_reg[1]_3 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    ap_clk,
    D,
    DPtpgBarArray_q0);
  output \q0_reg[3]_0 ;
  output [1:0]Q;
  output \q0_reg[7]_0 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input \q0_reg[3]_3 ;
  input ap_clk;
  input [1:0]D;
  input [2:0]DPtpgBarArray_q0;

  wire [1:0]D;
  wire [2:0]DPtpgBarArray_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire \q0_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .I3(DPtpgBarArray_q0[0]),
        .I4(\q0_reg[3]_2 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_2 ),
        .D(\q0_reg[3]_3 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_2 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_2 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[5]_1 ,
    \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ,
    \q0_reg[5]_2 ,
    \q0_reg[3]_1 ,
    \q0_reg[4]_1 ,
    ap_clk,
    \q0_reg[5]_3 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_0 ,
    and_ln1756_reg_746_pp0_iter1_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ,
    Q);
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[3]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  output \q0_reg[5]_2 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[5]_3 ;
  input \q0_reg[3]_2 ;
  input \q0_reg[3]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_0 ;
  input and_ln1756_reg_746_pp0_iter1_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ;
  input [0:0]Q;

  wire [0:0]Q;
  wire and_ln1756_reg_746_pp0_iter1_reg;
  wire \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  wire ap_clk;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;

  LUT5 #(
    .INIT(32'hCF01CE00)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_13 
       (.I0(and_ln1756_reg_746_pp0_iter1_reg),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ),
        .I3(\q0_reg[3]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ),
        .O(\and_ln1756_reg_746_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FB000BF0F80008)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_19 
       (.I0(\q0_reg[5]_0 ),
        .I1(and_ln1756_reg_746_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_1 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ),
        .I5(Q),
        .O(\q0_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hFCAE0CAE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_18 
       (.I0(\q0_reg[5]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_14_0 ),
        .O(\q0_reg[5]_1 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_1 ),
        .D(\q0_reg[3]_3 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_2 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_1 ),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_1 ),
        .D(\q0_reg[5]_3 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    Q,
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_1 ,
    in,
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_2 ,
    \q0_reg[0]_0 ,
    D,
    ap_clk);
  output \q0_reg[1]_0 ;
  output [0:0]Q;
  input \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_1 ;
  input [0:0]in;
  input \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_2 ;
  input \q0_reg[0]_0 ;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]in;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_2 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg_n_3_[1] ;

  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_7 
       (.I0(\q0_reg_n_3_[1] ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_0 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_1 ),
        .I4(in),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_2 ),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(D[0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(D[1]),
        .Q(\q0_reg_n_3_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    ap_clk,
    D,
    DPtpgBarArray_q0);
  output \q0_reg[3]_0 ;
  output [0:0]Q;
  output \q0_reg[7]_0 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input ap_clk;
  input [0:0]D;
  input [2:0]DPtpgBarArray_q0;

  wire [0:0]D;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .I3(DPtpgBarArray_q0[0]),
        .I4(\q0_reg[3]_1 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_1 ),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[3]_1 ),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    \q0_reg[4]_0 ,
    Q,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ,
    \rampStart_load_reg_1217_reg[7] ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ,
    \q0_reg[6]_1 ,
    \q0_reg[1]_1 ,
    ap_clk,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ,
    and_ln1756_reg_746_pp0_iter1_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    in,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_2 ,
    D);
  output \q0_reg[1]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output \q0_reg[4]_0 ;
  output [1:0]Q;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\rampStart_load_reg_1217_reg[7] ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  input \q0_reg[6]_1 ;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ;
  input and_ln1756_reg_746_pp0_iter1_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_0 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input [1:0]in;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_2 ;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  wire and_ln1756_reg_746_pp0_iter1_reg;
  wire ap_clk;
  wire [1:0]in;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\rampStart_load_reg_1217_reg[7] ;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;

  LUT6 #(
    .INIT(64'hBBBABB8A88BA888A)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I2(and_ln1756_reg_746_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ),
        .O(\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_14 
       (.I0(Q[0]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_13_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_15 
       (.I0(Q[1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 ),
        .O(\q0_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_18 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ),
        .I2(\q0_reg[6]_0 ),
        .O(\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4744474447444777)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .I2(in[0]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hCF01CE00)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17 
       (.I0(and_ln1756_reg_746_pp0_iter1_reg),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_2 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ),
        .O(\rampStart_load_reg_1217_reg[7] ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_5 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_6 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_7 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_8 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h4447474777474747)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_14 
       (.I0(in[1]),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_0 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF008BFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_14_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 ),
        .O(\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_1 ),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_1 ),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(\q0_reg[6]_2 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_1 ),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \q0_reg[2]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    \q0_reg[7]_4 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_5 ,
    ap_clk,
    \q0_reg[2]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ,
    Q,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_2 ,
    and_ln1756_reg_746_pp0_iter1_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ,
    in,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_2 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    D);
  output \q0_reg[7]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output \q0_reg[2]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[7]_3 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output \q0_reg[7]_4 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  output [3:0]\q0_reg[6]_0 ;
  input \q0_reg[7]_5 ;
  input ap_clk;
  input \q0_reg[2]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ;
  input [0:0]Q;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_2 ;
  input and_ln1756_reg_746_pp0_iter1_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ;
  input [1:0]in;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_2 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]Q;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire and_ln1756_reg_746_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire [1:0]in;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [3:0]\q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg_n_3_[5] ;

  LUT6 #(
    .INIT(64'hFFFC0C0CFFAEAEAE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_7 
       (.I0(\q0_reg_n_3_[5] ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_1 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_2 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_return_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_12 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_return_1));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_10 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I2(\q0_reg[2]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFE3302CCFE0002)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11 
       (.I0(\q0_reg[2]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .I2(and_ln1756_reg_746_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_2 ),
        .I5(\q0_reg[7]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ),
        .I4(in[0]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ));
  LUT5 #(
    .INIT(32'h31013000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_14 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 ),
        .O(\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_2 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 ),
        .I4(in[1]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I2(Q),
        .O(\q0_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0000888800008F88)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ),
        .O(\q0_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0000888800008F88)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_17 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000888800008F88)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 
       (.I0(\q0_reg[7]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2_0 ),
        .O(\q0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[6]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(D[0]),
        .Q(\q0_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(D[1]),
        .Q(\q0_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(D[2]),
        .Q(\q0_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(D[3]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(D[4]),
        .Q(\q0_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg),
        .D(\q0_reg[7]_5 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars
   (\q0_reg[1] ,
    \q0_reg[7] ,
    \q0_reg[1]_0 ,
    \q0_reg[0] ,
    \q0_reg[6] ,
    \q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0]_0 ,
    \q0_reg[7]_2 ,
    \q0_reg[0]_1 ,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[1]_1 ,
    \q0_reg[3] ,
    E,
    and_ln1379_1_fu_459_p2,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    D,
    \xCount_V_reg[9]_0 ,
    Q,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ,
    rampStart_load_reg_1217,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ,
    \vBarSel_reg[0]_0 );
  output \q0_reg[1] ;
  output \q0_reg[7] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0] ;
  output \q0_reg[6] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output [1:0]\q0_reg[7]_1 ;
  output \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0]_0 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[4] ;
  output \q0_reg[5] ;
  output \q0_reg[1]_1 ;
  output [2:0]\q0_reg[3] ;
  input [0:0]E;
  input and_ln1379_1_fu_459_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \q0_reg[2] ;
  input \q0_reg[2]_0 ;
  input [14:0]D;
  input \xCount_V_reg[9]_0 ;
  input [15:0]Q;
  input [9:0]trunc_ln1_fu_229_p4;
  input [9:0]add_ln1329_fu_245_p2;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  input [0:0]rampStart_load_reg_1217;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ;
  input \vBarSel_reg[0]_0 ;

  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [9:0]add_ln1329_fu_245_p2;
  wire [9:0]add_ln886_fu_334_p2;
  wire and_ln1379_1_fu_459_p2;
  wire and_ln1379_1_reg_557;
  wire and_ln1379_1_reg_557_pp0_iter1_reg;
  wire \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire \hBarSel[0]_i_1_n_3 ;
  wire \hBarSel[1]_i_1_n_3 ;
  wire \hBarSel[2]_i_1_n_3 ;
  wire \hBarSel_reg_n_3_[0] ;
  wire \hBarSel_reg_n_3_[1] ;
  wire \hBarSel_reg_n_3_[2] ;
  wire icmp_ln1073_1_fu_379_p2;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire [2:0]\q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]rampStart_load_reg_1217;
  wire tpgBarSelYuv_u18_U_n_3;
  wire tpgBarSelYuv_u18_U_n_4;
  wire tpgBarSelYuv_y22_U_n_4;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_17;
  wire tpgTartanBarArray_U_n_18;
  wire tpgTartanBarArray_U_n_19;
  wire tpgTartanBarArray_U_n_20;
  wire tpgTartanBarArray_U_n_21;
  wire tpgTartanBarArray_U_n_22;
  wire tpgTartanBarArray_U_n_23;
  wire tpgTartanBarArray_U_n_24;
  wire tpgTartanBarArray_U_n_3;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire vBarSel;
  wire \vBarSel[0]_i_1_n_3 ;
  wire \vBarSel[1]_i_1_n_3 ;
  wire \vBarSel[2]_i_1_n_3 ;
  wire \vBarSel[2]_i_3_n_3 ;
  wire \vBarSel_reg[0]_0 ;
  wire \vBarSel_reg_n_3_[0] ;
  wire \vBarSel_reg_n_3_[1] ;
  wire \vBarSel_reg_n_3_[2] ;
  wire [9:0]xCount_V;
  wire [9:0]xCount_V0_in;
  wire \xCount_V[3]_i_2_n_3 ;
  wire \xCount_V[3]_i_3_n_3 ;
  wire \xCount_V[3]_i_4_n_3 ;
  wire \xCount_V[3]_i_5_n_3 ;
  wire \xCount_V[3]_i_6_n_3 ;
  wire \xCount_V[7]_i_2_n_3 ;
  wire \xCount_V[7]_i_3_n_3 ;
  wire \xCount_V[7]_i_4_n_3 ;
  wire \xCount_V[7]_i_5_n_3 ;
  wire \xCount_V[7]_i_6_n_3 ;
  wire \xCount_V[9]_i_1_n_3 ;
  wire \xCount_V[9]_i_2_n_3 ;
  wire \xCount_V[9]_i_5_n_3 ;
  wire \xCount_V[9]_i_6_n_3 ;
  wire \xCount_V_reg[3]_i_1_n_3 ;
  wire \xCount_V_reg[3]_i_1_n_4 ;
  wire \xCount_V_reg[3]_i_1_n_5 ;
  wire \xCount_V_reg[3]_i_1_n_6 ;
  wire \xCount_V_reg[7]_i_1_n_3 ;
  wire \xCount_V_reg[7]_i_1_n_4 ;
  wire \xCount_V_reg[7]_i_1_n_5 ;
  wire \xCount_V_reg[7]_i_1_n_6 ;
  wire \xCount_V_reg[9]_0 ;
  wire \xCount_V_reg[9]_i_3_n_6 ;
  wire yCount_V;
  wire \yCount_V[9]_i_1_n_3 ;
  wire \yCount_V[9]_i_4_n_3 ;
  wire [9:0]yCount_V_reg;
  wire [3:1]\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED ;

  FDRE \and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1379_1_reg_557),
        .Q(and_ln1379_1_reg_557_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1379_1_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1379_1_fu_459_p2),
        .Q(and_ln1379_1_reg_557),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000AAAA59AA)) 
    \hBarSel[0]_i_1 
       (.I0(\hBarSel_reg_n_3_[0] ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[2] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(icmp_ln1073_1_fu_379_p2),
        .I5(\xCount_V[9]_i_1_n_3 ),
        .O(\hBarSel[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA9AAAAA)) 
    \hBarSel[1]_i_1 
       (.I0(\hBarSel_reg_n_3_[1] ),
        .I1(icmp_ln1073_1_fu_379_p2),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\vBarSel_reg[0]_0 ),
        .I4(\hBarSel_reg_n_3_[0] ),
        .I5(\xCount_V[9]_i_1_n_3 ),
        .O(\hBarSel[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \hBarSel[2]_i_1 
       (.I0(\hBarSel_reg_n_3_[2] ),
        .I1(icmp_ln1073_1_fu_379_p2),
        .I2(\xCount_V[9]_i_2_n_3 ),
        .I3(\hBarSel_reg_n_3_[0] ),
        .I4(\hBarSel_reg_n_3_[1] ),
        .I5(\xCount_V[9]_i_1_n_3 ),
        .O(\hBarSel[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[0]_i_1_n_3 ),
        .Q(\hBarSel_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[1]_i_1_n_3 ),
        .Q(\hBarSel_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[2]_i_1_n_3 ),
        .Q(\hBarSel_reg_n_3_[2] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_1 tpgBarSelRgb_b12_U
       (.E(tpgBarSelYuv_y22_U_n_4),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (tpgTartanBarArray_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_2 tpgBarSelRgb_r16_U
       (.E(tpgBarSelYuv_y22_U_n_4),
        .ap_clk(ap_clk),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_3 ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_2 (tpgTartanBarArray_U_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R_3 tpgBarSelYuv_u18_U
       (.D({tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_u18_U_n_3,tpgBarSelYuv_u18_U_n_4}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R_4 tpgBarSelYuv_v20_U
       (.D({tpgTartanBarArray_U_n_23,tpgTartanBarArray_U_n_24}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_u18_U_n_3,tpgBarSelYuv_u18_U_n_4}),
        .and_ln1379_1_reg_557_pp0_iter1_reg(and_ln1379_1_reg_557_pp0_iter1_reg),
        .\and_ln1379_1_reg_557_pp0_iter1_reg_reg[0] (\and_ln1379_1_reg_557_pp0_iter1_reg_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_0 (\q0_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (tpgTartanBarArray_U_n_15),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (tpgTartanBarArray_U_n_14),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R_5 tpgBarSelYuv_y22_U
       (.D({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17,tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19,tpgTartanBarArray_U_n_20,tpgTartanBarArray_U_n_21}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 (\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_2 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_9 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 (\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_2 (\q0_reg[1]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_3 (\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 ),
        .\q0_reg[0]_0 (\q0_reg[0]_1 ),
        .\q0_reg[0]_1 (\q0_reg[2] ),
        .\q0_reg[0]_2 (\q0_reg[2]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (tpgTartanBarArray_U_n_22),
        .rampStart_load_reg_1217(rampStart_load_reg_1217));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.CO(icmp_ln1073_1_fu_379_p2),
        .D(D),
        .Q(Q),
        .add_ln1329_fu_245_p2(add_ln1329_fu_245_p2),
        .ap_clk(ap_clk),
        .g0_b0__0_0(\hBarSel_reg_n_3_[0] ),
        .g0_b0__0_1(\hBarSel_reg_n_3_[1] ),
        .g0_b0__0_2(\hBarSel_reg_n_3_[2] ),
        .g0_b0__0_3(\vBarSel_reg_n_3_[0] ),
        .g0_b0__0_4(\vBarSel_reg_n_3_[1] ),
        .g0_b0__0_5(\vBarSel_reg_n_3_[2] ),
        .\hBarSel_reg[2]_i_2_0 (xCount_V),
        .\int_width_reg[12] (tpgTartanBarArray_U_n_9),
        .\int_width_reg[8] (tpgTartanBarArray_U_n_7),
        .\int_width_reg[8]_0 (tpgTartanBarArray_U_n_8),
        .\q0_reg[0]_0 (tpgTartanBarArray_U_n_11),
        .\q0_reg[0]_1 (tpgTartanBarArray_U_n_15),
        .\q0_reg[1]_0 (tpgTartanBarArray_U_n_10),
        .\q0_reg[1]_1 ({tpgTartanBarArray_U_n_23,tpgTartanBarArray_U_n_24}),
        .\q0_reg[2]_0 ({tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13}),
        .\q0_reg[2]_1 (tpgTartanBarArray_U_n_14),
        .\q0_reg[2]_2 ({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17,tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19,tpgTartanBarArray_U_n_20,tpgTartanBarArray_U_n_21}),
        .\q0_reg[2]_3 (tpgTartanBarArray_U_n_22),
        .\q0_reg[2]_4 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[2]_5 (\q0_reg[2] ),
        .\q0_reg[2]_6 (\q0_reg[2]_0 ),
        .trunc_ln1_fu_229_p4(trunc_ln1_fu_229_p4),
        .\xCount_V_reg[9] (\xCount_V_reg[9]_0 ),
        .\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 (tpgTartanBarArray_U_n_3),
        .\yCount_V_reg[0] (yCount_V_reg),
        .\yCount_V_reg[9] (tpgTartanBarArray_U_n_5),
        .\y_1_reg_1238_reg[1] (tpgTartanBarArray_U_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA60AAAA)) 
    \vBarSel[0]_i_1 
       (.I0(\vBarSel_reg_n_3_[0] ),
        .I1(tpgTartanBarArray_U_n_5),
        .I2(tpgTartanBarArray_U_n_6),
        .I3(\vBarSel_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(tpgTartanBarArray_U_n_3),
        .O(\vBarSel[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6A00AAAA)) 
    \vBarSel[1]_i_1 
       (.I0(\vBarSel_reg_n_3_[1] ),
        .I1(tpgTartanBarArray_U_n_5),
        .I2(\vBarSel_reg_n_3_[0] ),
        .I3(tpgTartanBarArray_U_n_6),
        .I4(\xCount_V[9]_i_2_n_3 ),
        .I5(tpgTartanBarArray_U_n_3),
        .O(\vBarSel[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \vBarSel[2]_i_1 
       (.I0(\vBarSel_reg_n_3_[2] ),
        .I1(vBarSel),
        .I2(\vBarSel_reg_n_3_[0] ),
        .I3(\vBarSel_reg_n_3_[1] ),
        .I4(\vBarSel[2]_i_3_n_3 ),
        .O(\vBarSel[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00008A0000000000)) 
    \vBarSel[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[2] ),
        .I2(\q0_reg[2]_0 ),
        .I3(tpgTartanBarArray_U_n_6),
        .I4(tpgTartanBarArray_U_n_3),
        .I5(tpgTartanBarArray_U_n_5),
        .O(vBarSel));
  LUT2 #(
    .INIT(4'h2)) 
    \vBarSel[2]_i_3 
       (.I0(\xCount_V[9]_i_1_n_3 ),
        .I1(tpgTartanBarArray_U_n_6),
        .O(\vBarSel[2]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[0]_i_1_n_3 ),
        .Q(\vBarSel_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[1]_i_1_n_3 ),
        .Q(\vBarSel_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[2]_i_1_n_3 ),
        .Q(\vBarSel_reg_n_3_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_2 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .O(\xCount_V[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V[3]_i_3 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[3]),
        .I2(trunc_ln1_fu_229_p4[2]),
        .I3(trunc_ln1_fu_229_p4[0]),
        .I4(trunc_ln1_fu_229_p4[1]),
        .I5(xCount_V[3]),
        .O(\xCount_V[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[3]_i_4 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[1]),
        .I2(trunc_ln1_fu_229_p4[0]),
        .I3(trunc_ln1_fu_229_p4[2]),
        .I4(xCount_V[2]),
        .O(\xCount_V[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[3]_i_5 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[1]),
        .I2(trunc_ln1_fu_229_p4[0]),
        .I3(xCount_V[1]),
        .O(\xCount_V[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \xCount_V[3]_i_6 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[0]),
        .O(\xCount_V[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEEEB1114)) 
    \xCount_V[7]_i_2 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[7]),
        .I2(trunc_ln1_fu_229_p4[6]),
        .I3(tpgTartanBarArray_U_n_8),
        .I4(xCount_V[7]),
        .O(\xCount_V[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_3 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(tpgTartanBarArray_U_n_8),
        .I2(trunc_ln1_fu_229_p4[6]),
        .I3(xCount_V[6]),
        .O(\xCount_V[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_4 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[5]),
        .I2(\xCount_V[7]_i_6_n_3 ),
        .I3(xCount_V[5]),
        .O(\xCount_V[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_5 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(tpgTartanBarArray_U_n_7),
        .I2(trunc_ln1_fu_229_p4[4]),
        .I3(xCount_V[4]),
        .O(\xCount_V[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V[7]_i_6 
       (.I0(trunc_ln1_fu_229_p4[3]),
        .I1(trunc_ln1_fu_229_p4[1]),
        .I2(trunc_ln1_fu_229_p4[0]),
        .I3(trunc_ln1_fu_229_p4[2]),
        .I4(trunc_ln1_fu_229_p4[4]),
        .O(\xCount_V[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \xCount_V[9]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(tpgTartanBarArray_U_n_3),
        .O(\xCount_V[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[2] ),
        .I2(\q0_reg[2]_0 ),
        .O(\xCount_V[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFE1001E)) 
    \xCount_V[9]_i_5 
       (.I0(trunc_ln1_fu_229_p4[8]),
        .I1(tpgTartanBarArray_U_n_9),
        .I2(trunc_ln1_fu_229_p4[9]),
        .I3(icmp_ln1073_1_fu_379_p2),
        .I4(xCount_V[9]),
        .O(\xCount_V[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEAAAB00015554)) 
    \xCount_V[9]_i_6 
       (.I0(icmp_ln1073_1_fu_379_p2),
        .I1(trunc_ln1_fu_229_p4[7]),
        .I2(tpgTartanBarArray_U_n_8),
        .I3(trunc_ln1_fu_229_p4[6]),
        .I4(trunc_ln1_fu_229_p4[8]),
        .I5(xCount_V[8]),
        .O(\xCount_V[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[0]),
        .Q(xCount_V[0]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[1]),
        .Q(xCount_V[1]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[2]),
        .Q(xCount_V[2]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[3]),
        .Q(xCount_V[3]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_reg[3]_i_1_n_3 ,\xCount_V_reg[3]_i_1_n_4 ,\xCount_V_reg[3]_i_1_n_5 ,\xCount_V_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_V[0]),
        .DI({xCount_V[3:1],\xCount_V[3]_i_2_n_3 }),
        .O(xCount_V0_in[3:0]),
        .S({\xCount_V[3]_i_3_n_3 ,\xCount_V[3]_i_4_n_3 ,\xCount_V[3]_i_5_n_3 ,\xCount_V[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[4]),
        .Q(xCount_V[4]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[5]),
        .Q(xCount_V[5]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[6]),
        .Q(xCount_V[6]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[7]),
        .Q(xCount_V[7]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[7]_i_1 
       (.CI(\xCount_V_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_reg[7]_i_1_n_3 ,\xCount_V_reg[7]_i_1_n_4 ,\xCount_V_reg[7]_i_1_n_5 ,\xCount_V_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_V[7:4]),
        .O(xCount_V0_in[7:4]),
        .S({\xCount_V[7]_i_2_n_3 ,\xCount_V[7]_i_3_n_3 ,\xCount_V[7]_i_4_n_3 ,\xCount_V[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[8]),
        .Q(xCount_V[8]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[9]),
        .Q(xCount_V[9]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[9]_i_3 
       (.CI(\xCount_V_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_V[8]}),
        .O({\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V0_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V[9]_i_5_n_3 ,\xCount_V[9]_i_6_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(yCount_V_reg[0]),
        .O(add_ln886_fu_334_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(yCount_V_reg[0]),
        .I1(yCount_V_reg[1]),
        .O(add_ln886_fu_334_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V[2]_i_1 
       (.I0(yCount_V_reg[1]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[2]),
        .O(add_ln886_fu_334_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V[3]_i_1 
       (.I0(yCount_V_reg[2]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[3]),
        .O(add_ln886_fu_334_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V[4]_i_1 
       (.I0(yCount_V_reg[3]),
        .I1(yCount_V_reg[1]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[2]),
        .I4(yCount_V_reg[4]),
        .O(add_ln886_fu_334_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V[5]_i_1 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(add_ln886_fu_334_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V[6]_i_1 
       (.I0(\yCount_V[9]_i_4_n_3 ),
        .I1(yCount_V_reg[6]),
        .O(add_ln886_fu_334_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V[7]_i_1 
       (.I0(yCount_V_reg[6]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[7]),
        .O(add_ln886_fu_334_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V[8]_i_1 
       (.I0(yCount_V_reg[7]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[6]),
        .I3(yCount_V_reg[8]),
        .O(add_ln886_fu_334_p2[8]));
  LUT6 #(
    .INIT(64'hAEAAAAAAAEAAAEAA)) 
    \yCount_V[9]_i_1 
       (.I0(\vBarSel[2]_i_3_n_3 ),
        .I1(tpgTartanBarArray_U_n_5),
        .I2(tpgTartanBarArray_U_n_3),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\q0_reg[2] ),
        .I5(\q0_reg[2]_0 ),
        .O(\yCount_V[9]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \yCount_V[9]_i_2 
       (.I0(\xCount_V[9]_i_1_n_3 ),
        .I1(tpgTartanBarArray_U_n_5),
        .O(yCount_V));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V[9]_i_3 
       (.I0(yCount_V_reg[8]),
        .I1(yCount_V_reg[6]),
        .I2(\yCount_V[9]_i_4_n_3 ),
        .I3(yCount_V_reg[7]),
        .I4(yCount_V_reg[9]),
        .O(add_ln886_fu_334_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V[9]_i_4 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(\yCount_V[9]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[0]),
        .Q(yCount_V_reg[0]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[1]),
        .Q(yCount_V_reg[1]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[2]),
        .Q(yCount_V_reg[2]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[3]),
        .Q(yCount_V_reg[3]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[4]),
        .Q(yCount_V_reg[4]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[5]),
        .Q(yCount_V_reg[5]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[6]),
        .Q(yCount_V_reg[6]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[7]),
        .Q(yCount_V_reg[7]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[8]),
        .Q(yCount_V_reg[8]),
        .R(\yCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_334_p2[9]),
        .Q(yCount_V_reg[9]),
        .R(\yCount_V[9]_i_1_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R
   (\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ,
    CO,
    \yCount_V_reg[9] ,
    \y_1_reg_1238_reg[1] ,
    \int_width_reg[8] ,
    \int_width_reg[8]_0 ,
    \int_width_reg[12] ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \q0_reg[1]_1 ,
    g0_b0__0_0,
    g0_b0__0_1,
    g0_b0__0_2,
    g0_b0__0_3,
    g0_b0__0_4,
    g0_b0__0_5,
    D,
    \xCount_V_reg[9] ,
    Q,
    \hBarSel_reg[2]_i_2_0 ,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \yCount_V_reg[0] ,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    \q0_reg[2]_6 ,
    ap_clk);
  output \x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ;
  output [0:0]CO;
  output [0:0]\yCount_V_reg[9] ;
  output \y_1_reg_1238_reg[1] ;
  output \int_width_reg[8] ;
  output \int_width_reg[8]_0 ;
  output \int_width_reg[12] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output [1:0]\q0_reg[2]_0 ;
  output \q0_reg[2]_1 ;
  output \q0_reg[0]_1 ;
  output [5:0]\q0_reg[2]_2 ;
  output \q0_reg[2]_3 ;
  output [1:0]\q0_reg[1]_1 ;
  input g0_b0__0_0;
  input g0_b0__0_1;
  input g0_b0__0_2;
  input g0_b0__0_3;
  input g0_b0__0_4;
  input g0_b0__0_5;
  input [14:0]D;
  input \xCount_V_reg[9] ;
  input [15:0]Q;
  input [9:0]\hBarSel_reg[2]_i_2_0 ;
  input [9:0]trunc_ln1_fu_229_p4;
  input [9:0]add_ln1329_fu_245_p2;
  input [9:0]\yCount_V_reg[0] ;
  input \q0_reg[2]_4 ;
  input \q0_reg[2]_5 ;
  input \q0_reg[2]_6 ;
  input ap_clk;

  wire [0:0]CO;
  wire [14:0]D;
  wire [15:0]Q;
  wire [9:0]add_ln1329_fu_245_p2;
  wire ap_clk;
  wire g0_b0__0_0;
  wire g0_b0__0_1;
  wire g0_b0__0_2;
  wire g0_b0__0_3;
  wire g0_b0__0_4;
  wire g0_b0__0_5;
  wire \hBarSel[2]_i_10_n_3 ;
  wire \hBarSel[2]_i_11_n_3 ;
  wire \hBarSel[2]_i_12_n_3 ;
  wire \hBarSel[2]_i_13_n_3 ;
  wire \hBarSel[2]_i_4_n_3 ;
  wire \hBarSel[2]_i_5_n_3 ;
  wire \hBarSel[2]_i_6_n_3 ;
  wire \hBarSel[2]_i_7_n_3 ;
  wire \hBarSel[2]_i_8_n_3 ;
  wire \hBarSel[2]_i_9_n_3 ;
  wire [9:0]\hBarSel_reg[2]_i_2_0 ;
  wire \hBarSel_reg[2]_i_3_n_3 ;
  wire \hBarSel_reg[2]_i_3_n_4 ;
  wire \hBarSel_reg[2]_i_3_n_5 ;
  wire \hBarSel_reg[2]_i_3_n_6 ;
  wire \int_width_reg[12] ;
  wire \int_width_reg[8] ;
  wire \int_width_reg[8]_0 ;
  wire [2:0]p_0_out;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1]_0 ;
  wire [1:0]\q0_reg[1]_1 ;
  wire [1:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [5:0]\q0_reg[2]_2 ;
  wire \q0_reg[2]_3 ;
  wire \q0_reg[2]_4 ;
  wire \q0_reg[2]_5 ;
  wire \q0_reg[2]_6 ;
  wire [5:0]sel;
  wire [2:0]tpgTartanBarArray_q0;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire \vBarSel[1]_i_11_n_3 ;
  wire \vBarSel[1]_i_12_n_3 ;
  wire \vBarSel[1]_i_13_n_3 ;
  wire \vBarSel[1]_i_14_n_3 ;
  wire \vBarSel[1]_i_16_n_3 ;
  wire \vBarSel[1]_i_18_n_3 ;
  wire \vBarSel[1]_i_19_n_3 ;
  wire \vBarSel[1]_i_20_n_3 ;
  wire \vBarSel[1]_i_21_n_3 ;
  wire \vBarSel[1]_i_22_n_3 ;
  wire \vBarSel[1]_i_23_n_3 ;
  wire \vBarSel[1]_i_5_n_3 ;
  wire \vBarSel[1]_i_6_n_3 ;
  wire \vBarSel[1]_i_7_n_3 ;
  wire \vBarSel[1]_i_8_n_3 ;
  wire \vBarSel[1]_i_9_n_3 ;
  wire \vBarSel_reg[1]_i_10_n_3 ;
  wire \vBarSel_reg[1]_i_10_n_4 ;
  wire \vBarSel_reg[1]_i_10_n_5 ;
  wire \vBarSel_reg[1]_i_10_n_6 ;
  wire \vBarSel_reg[1]_i_2_n_5 ;
  wire \vBarSel_reg[1]_i_2_n_6 ;
  wire \vBarSel_reg[1]_i_4_n_3 ;
  wire \vBarSel_reg[1]_i_4_n_4 ;
  wire \vBarSel_reg[1]_i_4_n_5 ;
  wire \vBarSel_reg[1]_i_4_n_6 ;
  wire \xCount_V[9]_i_13_n_3 ;
  wire \xCount_V[9]_i_7_n_3 ;
  wire \xCount_V[9]_i_8_n_3 ;
  wire \xCount_V_reg[9] ;
  wire \x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ;
  wire [9:0]\yCount_V_reg[0] ;
  wire [0:0]\yCount_V_reg[9] ;
  wire \y_1_reg_1238_reg[1] ;
  wire [3:1]\NLW_hBarSel_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_vBarSel_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT3 #(
    .INIT(8'h82)) 
    g0_b0__0_i_1
       (.I0(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .I1(g0_b0__0_0),
        .I2(CO),
        .O(sel[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    g0_b0__0_i_2
       (.I0(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .I1(g0_b0__0_0),
        .I2(CO),
        .I3(g0_b0__0_1),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    g0_b0__0_i_3
       (.I0(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .I1(g0_b0__0_1),
        .I2(CO),
        .I3(g0_b0__0_0),
        .I4(g0_b0__0_2),
        .O(sel[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA6A0)) 
    g0_b0__0_i_4
       (.I0(g0_b0__0_3),
        .I1(\yCount_V_reg[9] ),
        .I2(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .I3(\y_1_reg_1238_reg[1] ),
        .O(sel[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hCCCC2888)) 
    g0_b0__0_i_5
       (.I0(\y_1_reg_1238_reg[1] ),
        .I1(g0_b0__0_4),
        .I2(g0_b0__0_3),
        .I3(\yCount_V_reg[9] ),
        .I4(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .O(sel[4]));
  LUT6 #(
    .INIT(64'hAEEEEEEE40000000)) 
    g0_b0__0_i_6
       (.I0(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ),
        .I1(\y_1_reg_1238_reg[1] ),
        .I2(g0_b0__0_4),
        .I3(g0_b0__0_3),
        .I4(\yCount_V_reg[9] ),
        .I5(g0_b0__0_5),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel[2]_i_10 
       (.I0(\hBarSel_reg[2]_i_2_0 [6]),
        .I1(trunc_ln1_fu_229_p4[7]),
        .I2(\hBarSel_reg[2]_i_2_0 [7]),
        .I3(trunc_ln1_fu_229_p4[6]),
        .I4(\int_width_reg[8]_0 ),
        .O(\hBarSel[2]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel[2]_i_11 
       (.I0(\hBarSel_reg[2]_i_2_0 [4]),
        .I1(trunc_ln1_fu_229_p4[5]),
        .I2(\hBarSel_reg[2]_i_2_0 [5]),
        .I3(trunc_ln1_fu_229_p4[4]),
        .I4(\int_width_reg[8] ),
        .O(\hBarSel[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel[2]_i_12 
       (.I0(\hBarSel_reg[2]_i_2_0 [2]),
        .I1(trunc_ln1_fu_229_p4[3]),
        .I2(\hBarSel_reg[2]_i_2_0 [3]),
        .I3(trunc_ln1_fu_229_p4[2]),
        .I4(trunc_ln1_fu_229_p4[0]),
        .I5(trunc_ln1_fu_229_p4[1]),
        .O(\hBarSel[2]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \hBarSel[2]_i_13 
       (.I0(\hBarSel_reg[2]_i_2_0 [0]),
        .I1(trunc_ln1_fu_229_p4[0]),
        .I2(\hBarSel_reg[2]_i_2_0 [1]),
        .I3(trunc_ln1_fu_229_p4[1]),
        .O(\hBarSel[2]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h22B22127)) 
    \hBarSel[2]_i_4 
       (.I0(trunc_ln1_fu_229_p4[9]),
        .I1(\hBarSel_reg[2]_i_2_0 [9]),
        .I2(trunc_ln1_fu_229_p4[8]),
        .I3(\hBarSel_reg[2]_i_2_0 [8]),
        .I4(\int_width_reg[12] ),
        .O(\hBarSel[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h86101086)) 
    \hBarSel[2]_i_5 
       (.I0(\int_width_reg[12] ),
        .I1(trunc_ln1_fu_229_p4[8]),
        .I2(\hBarSel_reg[2]_i_2_0 [8]),
        .I3(\hBarSel_reg[2]_i_2_0 [9]),
        .I4(trunc_ln1_fu_229_p4[9]),
        .O(\hBarSel[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel[2]_i_6 
       (.I0(trunc_ln1_fu_229_p4[6]),
        .I1(\int_width_reg[8]_0 ),
        .I2(trunc_ln1_fu_229_p4[7]),
        .I3(\hBarSel_reg[2]_i_2_0 [6]),
        .I4(\hBarSel_reg[2]_i_2_0 [7]),
        .O(\hBarSel[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel[2]_i_7 
       (.I0(trunc_ln1_fu_229_p4[4]),
        .I1(\int_width_reg[8] ),
        .I2(trunc_ln1_fu_229_p4[5]),
        .I3(\hBarSel_reg[2]_i_2_0 [4]),
        .I4(\hBarSel_reg[2]_i_2_0 [5]),
        .O(\hBarSel[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel[2]_i_8 
       (.I0(trunc_ln1_fu_229_p4[2]),
        .I1(trunc_ln1_fu_229_p4[0]),
        .I2(trunc_ln1_fu_229_p4[1]),
        .I3(trunc_ln1_fu_229_p4[3]),
        .I4(\hBarSel_reg[2]_i_2_0 [2]),
        .I5(\hBarSel_reg[2]_i_2_0 [3]),
        .O(\hBarSel[2]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h01B5)) 
    \hBarSel[2]_i_9 
       (.I0(trunc_ln1_fu_229_p4[0]),
        .I1(\hBarSel_reg[2]_i_2_0 [0]),
        .I2(trunc_ln1_fu_229_p4[1]),
        .I3(\hBarSel_reg[2]_i_2_0 [1]),
        .O(\hBarSel[2]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_reg[2]_i_2 
       (.CI(\hBarSel_reg[2]_i_3_n_3 ),
        .CO({\NLW_hBarSel_reg[2]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hBarSel[2]_i_4_n_3 }),
        .O(\NLW_hBarSel_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel[2]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\hBarSel_reg[2]_i_3_n_3 ,\hBarSel_reg[2]_i_3_n_4 ,\hBarSel_reg[2]_i_3_n_5 ,\hBarSel_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\hBarSel[2]_i_6_n_3 ,\hBarSel[2]_i_7_n_3 ,\hBarSel[2]_i_8_n_3 ,\hBarSel[2]_i_9_n_3 }),
        .O(\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\hBarSel[2]_i_10_n_3 ,\hBarSel[2]_i_11_n_3 ,\hBarSel[2]_i_12_n_3 ,\hBarSel[2]_i_13_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[0]_i_1 
       (.I0(p_0_out[0]),
        .I1(\q0_reg[2]_4 ),
        .I2(\q0_reg[2]_5 ),
        .I3(\q0_reg[2]_6 ),
        .I4(tpgTartanBarArray_q0[0]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1__2 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(\q0_reg[2]_4 ),
        .I2(\q0_reg[2]_5 ),
        .I3(\q0_reg[2]_6 ),
        .I4(tpgTartanBarArray_q0[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__5 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__6 
       (.I0(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__7 
       (.I0(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(\q0_reg[2]_4 ),
        .I2(\q0_reg[2]_5 ),
        .I3(\q0_reg[2]_6 ),
        .I4(tpgTartanBarArray_q0[2]),
        .O(\q0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__0 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__5 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[2]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__6 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__3 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__0__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__3 
       (.I0(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__4 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__5 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_0 [1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[1]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[2]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[1]_i_11 
       (.I0(\yCount_V_reg[0] [7]),
        .I1(add_ln1329_fu_245_p2[7]),
        .I2(\vBarSel[1]_i_16_n_3 ),
        .I3(add_ln1329_fu_245_p2[6]),
        .O(\vBarSel[1]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_12 
       (.I0(\yCount_V_reg[0] [6]),
        .I1(add_ln1329_fu_245_p2[6]),
        .I2(\vBarSel[1]_i_16_n_3 ),
        .O(\vBarSel[1]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_13 
       (.I0(\yCount_V_reg[0] [5]),
        .I1(add_ln1329_fu_245_p2[5]),
        .I2(\vBarSel[1]_i_23_n_3 ),
        .O(\vBarSel[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[1]_i_14 
       (.I0(\yCount_V_reg[0] [4]),
        .I1(add_ln1329_fu_245_p2[4]),
        .I2(add_ln1329_fu_245_p2[2]),
        .I3(add_ln1329_fu_245_p2[0]),
        .I4(add_ln1329_fu_245_p2[1]),
        .I5(add_ln1329_fu_245_p2[3]),
        .O(\vBarSel[1]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vBarSel[1]_i_16 
       (.I0(add_ln1329_fu_245_p2[4]),
        .I1(add_ln1329_fu_245_p2[2]),
        .I2(add_ln1329_fu_245_p2[0]),
        .I3(add_ln1329_fu_245_p2[1]),
        .I4(add_ln1329_fu_245_p2[3]),
        .I5(add_ln1329_fu_245_p2[5]),
        .O(\vBarSel[1]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vBarSel[1]_i_18 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\vBarSel[1]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[1]_i_19 
       (.I0(\yCount_V_reg[0] [3]),
        .I1(add_ln1329_fu_245_p2[3]),
        .I2(add_ln1329_fu_245_p2[1]),
        .I3(add_ln1329_fu_245_p2[0]),
        .I4(add_ln1329_fu_245_p2[2]),
        .O(\vBarSel[1]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[1]_i_20 
       (.I0(\yCount_V_reg[0] [2]),
        .I1(add_ln1329_fu_245_p2[2]),
        .I2(add_ln1329_fu_245_p2[0]),
        .I3(add_ln1329_fu_245_p2[1]),
        .O(\vBarSel[1]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_21 
       (.I0(\yCount_V_reg[0] [1]),
        .I1(add_ln1329_fu_245_p2[1]),
        .I2(add_ln1329_fu_245_p2[0]),
        .O(\vBarSel[1]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vBarSel[1]_i_22 
       (.I0(\yCount_V_reg[0] [0]),
        .I1(add_ln1329_fu_245_p2[0]),
        .O(\vBarSel[1]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vBarSel[1]_i_23 
       (.I0(add_ln1329_fu_245_p2[3]),
        .I1(add_ln1329_fu_245_p2[1]),
        .I2(add_ln1329_fu_245_p2[0]),
        .I3(add_ln1329_fu_245_p2[2]),
        .I4(add_ln1329_fu_245_p2[4]),
        .O(\vBarSel[1]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vBarSel[1]_i_3 
       (.I0(\vBarSel[1]_i_8_n_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\vBarSel[1]_i_9_n_3 ),
        .O(\y_1_reg_1238_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vBarSel[1]_i_5 
       (.I0(add_ln1329_fu_245_p2[8]),
        .I1(add_ln1329_fu_245_p2[6]),
        .I2(\vBarSel[1]_i_16_n_3 ),
        .I3(add_ln1329_fu_245_p2[7]),
        .I4(add_ln1329_fu_245_p2[9]),
        .O(\vBarSel[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[1]_i_6 
       (.I0(\yCount_V_reg[0] [9]),
        .I1(add_ln1329_fu_245_p2[9]),
        .I2(add_ln1329_fu_245_p2[7]),
        .I3(\vBarSel[1]_i_16_n_3 ),
        .I4(add_ln1329_fu_245_p2[6]),
        .I5(add_ln1329_fu_245_p2[8]),
        .O(\vBarSel[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[1]_i_7 
       (.I0(\yCount_V_reg[0] [8]),
        .I1(add_ln1329_fu_245_p2[8]),
        .I2(add_ln1329_fu_245_p2[6]),
        .I3(\vBarSel[1]_i_16_n_3 ),
        .I4(add_ln1329_fu_245_p2[7]),
        .O(\vBarSel[1]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vBarSel[1]_i_8 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\vBarSel[1]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vBarSel[1]_i_9 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\vBarSel[1]_i_18_n_3 ),
        .O(\vBarSel[1]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_10 
       (.CI(1'b0),
        .CO({\vBarSel_reg[1]_i_10_n_3 ,\vBarSel_reg[1]_i_10_n_4 ,\vBarSel_reg[1]_i_10_n_5 ,\vBarSel_reg[1]_i_10_n_6 }),
        .CYINIT(1'b1),
        .DI(\yCount_V_reg[0] [3:0]),
        .O(\NLW_vBarSel_reg[1]_i_10_O_UNCONNECTED [3:0]),
        .S({\vBarSel[1]_i_19_n_3 ,\vBarSel[1]_i_20_n_3 ,\vBarSel[1]_i_21_n_3 ,\vBarSel[1]_i_22_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_2 
       (.CI(\vBarSel_reg[1]_i_4_n_3 ),
        .CO({\NLW_vBarSel_reg[1]_i_2_CO_UNCONNECTED [3],\yCount_V_reg[9] ,\vBarSel_reg[1]_i_2_n_5 ,\vBarSel_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,\yCount_V_reg[0] [9:8]}),
        .O(\NLW_vBarSel_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\vBarSel[1]_i_5_n_3 ,\vBarSel[1]_i_6_n_3 ,\vBarSel[1]_i_7_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_4 
       (.CI(\vBarSel_reg[1]_i_10_n_3 ),
        .CO({\vBarSel_reg[1]_i_4_n_3 ,\vBarSel_reg[1]_i_4_n_4 ,\vBarSel_reg[1]_i_4_n_5 ,\vBarSel_reg[1]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(\yCount_V_reg[0] [7:4]),
        .O(\NLW_vBarSel_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\vBarSel[1]_i_11_n_3 ,\vBarSel[1]_i_12_n_3 ,\vBarSel[1]_i_13_n_3 ,\vBarSel[1]_i_14_n_3 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V[7]_i_7 
       (.I0(trunc_ln1_fu_229_p4[2]),
        .I1(trunc_ln1_fu_229_p4[0]),
        .I2(trunc_ln1_fu_229_p4[1]),
        .I3(trunc_ln1_fu_229_p4[3]),
        .O(\int_width_reg[8] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V[9]_i_10 
       (.I0(trunc_ln1_fu_229_p4[6]),
        .I1(\int_width_reg[8]_0 ),
        .I2(trunc_ln1_fu_229_p4[7]),
        .O(\int_width_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V[9]_i_12 
       (.I0(trunc_ln1_fu_229_p4[4]),
        .I1(trunc_ln1_fu_229_p4[2]),
        .I2(trunc_ln1_fu_229_p4[0]),
        .I3(trunc_ln1_fu_229_p4[1]),
        .I4(trunc_ln1_fu_229_p4[3]),
        .I5(trunc_ln1_fu_229_p4[5]),
        .O(\int_width_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V[9]_i_13 
       (.I0(D[12]),
        .I1(D[11]),
        .I2(D[14]),
        .I3(D[13]),
        .O(\xCount_V[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V[9]_i_4 
       (.I0(\xCount_V[9]_i_7_n_3 ),
        .I1(D[0]),
        .I2(\xCount_V_reg[9] ),
        .I3(D[2]),
        .I4(D[1]),
        .I5(\xCount_V[9]_i_8_n_3 ),
        .O(\x_2_reg_3129_pp0_iter8_reg_reg[1]__0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V[9]_i_7 
       (.I0(D[4]),
        .I1(D[3]),
        .I2(D[6]),
        .I3(D[5]),
        .O(\xCount_V[9]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V[9]_i_8 
       (.I0(D[9]),
        .I1(D[10]),
        .I2(D[7]),
        .I3(D[8]),
        .I4(\xCount_V[9]_i_13_n_3 ),
        .O(\xCount_V[9]_i_8_n_3 ));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input fid_in;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_142;
  wire CTRL_s_axi_U_n_143;
  wire CTRL_s_axi_U_n_144;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_155;
  wire CTRL_s_axi_U_n_156;
  wire CTRL_s_axi_U_n_165;
  wire CTRL_s_axi_U_n_171;
  wire CTRL_s_axi_U_n_172;
  wire CTRL_s_axi_U_n_173;
  wire CTRL_s_axi_U_n_174;
  wire CTRL_s_axi_U_n_175;
  wire CTRL_s_axi_U_n_176;
  wire CTRL_s_axi_U_n_177;
  wire CTRL_s_axi_U_n_180;
  wire CTRL_s_axi_U_n_181;
  wire CTRL_s_axi_U_n_182;
  wire CTRL_s_axi_U_n_183;
  wire CTRL_s_axi_U_n_184;
  wire CTRL_s_axi_U_n_185;
  wire CTRL_s_axi_U_n_186;
  wire CTRL_s_axi_U_n_187;
  wire CTRL_s_axi_U_n_188;
  wire CTRL_s_axi_U_n_189;
  wire CTRL_s_axi_U_n_190;
  wire CTRL_s_axi_U_n_191;
  wire CTRL_s_axi_U_n_192;
  wire CTRL_s_axi_U_n_193;
  wire CTRL_s_axi_U_n_194;
  wire CTRL_s_axi_U_n_195;
  wire CTRL_s_axi_U_n_198;
  wire CTRL_s_axi_U_n_199;
  wire CTRL_s_axi_U_n_200;
  wire CTRL_s_axi_U_n_201;
  wire CTRL_s_axi_U_n_202;
  wire CTRL_s_axi_U_n_203;
  wire CTRL_s_axi_U_n_204;
  wire CTRL_s_axi_U_n_205;
  wire CTRL_s_axi_U_n_206;
  wire CTRL_s_axi_U_n_207;
  wire CTRL_s_axi_U_n_208;
  wire CTRL_s_axi_U_n_209;
  wire CTRL_s_axi_U_n_210;
  wire CTRL_s_axi_U_n_211;
  wire CTRL_s_axi_U_n_212;
  wire CTRL_s_axi_U_n_213;
  wire CTRL_s_axi_U_n_214;
  wire CTRL_s_axi_U_n_215;
  wire CTRL_s_axi_U_n_216;
  wire CTRL_s_axi_U_n_217;
  wire CTRL_s_axi_U_n_218;
  wire CTRL_s_axi_U_n_219;
  wire CTRL_s_axi_U_n_220;
  wire CTRL_s_axi_U_n_221;
  wire CTRL_s_axi_U_n_222;
  wire CTRL_s_axi_U_n_223;
  wire CTRL_s_axi_U_n_224;
  wire CTRL_s_axi_U_n_225;
  wire CTRL_s_axi_U_n_243;
  wire CTRL_s_axi_U_n_244;
  wire CTRL_s_axi_U_n_245;
  wire CTRL_s_axi_U_n_246;
  wire CTRL_s_axi_U_n_248;
  wire CTRL_s_axi_U_n_249;
  wire CTRL_s_axi_U_n_250;
  wire CTRL_s_axi_U_n_251;
  wire CTRL_s_axi_U_n_252;
  wire CTRL_s_axi_U_n_253;
  wire CTRL_s_axi_U_n_254;
  wire CTRL_s_axi_U_n_255;
  wire CTRL_s_axi_U_n_256;
  wire CTRL_s_axi_U_n_257;
  wire CTRL_s_axi_U_n_258;
  wire CTRL_s_axi_U_n_259;
  wire CTRL_s_axi_U_n_263;
  wire CTRL_s_axi_U_n_264;
  wire CTRL_s_axi_U_n_265;
  wire CTRL_s_axi_U_n_270;
  wire CTRL_s_axi_U_n_271;
  wire CTRL_s_axi_U_n_272;
  wire CTRL_s_axi_U_n_273;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_344;
  wire CTRL_s_axi_U_n_345;
  wire CTRL_s_axi_U_n_346;
  wire CTRL_s_axi_U_n_347;
  wire CTRL_s_axi_U_n_348;
  wire CTRL_s_axi_U_n_349;
  wire CTRL_s_axi_U_n_350;
  wire CTRL_s_axi_U_n_351;
  wire CTRL_s_axi_U_n_352;
  wire CTRL_s_axi_U_n_353;
  wire CTRL_s_axi_U_n_354;
  wire CTRL_s_axi_U_n_355;
  wire CTRL_s_axi_U_n_356;
  wire CTRL_s_axi_U_n_357;
  wire CTRL_s_axi_U_n_358;
  wire CTRL_s_axi_U_n_359;
  wire CTRL_s_axi_U_n_360;
  wire CTRL_s_axi_U_n_361;
  wire CTRL_s_axi_U_n_362;
  wire CTRL_s_axi_U_n_363;
  wire CTRL_s_axi_U_n_364;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_9;
  wire CTRL_s_axi_U_n_91;
  wire \MultiPixStream2AXIvideo_U0/cmp19248_fu_207_p2__20 ;
  wire [9:3]\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151/j_fu_104_reg ;
  wire \MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_110 ;
  wire [15:0]ZplateHorContDelta;
  wire [15:15]ZplateHorContStart;
  wire [15:15]ZplateVerContDelta;
  wire [15:0]ZplateVerContStart;
  wire [31:0]add_ln457_fu_521_p2;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [1:0]bckgndId;
  wire [1:1]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_304;
  wire count_new_0_reg_3040;
  wire \count_new_0_reg_304[31]_i_10_n_3 ;
  wire \count_new_0_reg_304[31]_i_11_n_3 ;
  wire \count_new_0_reg_304[31]_i_12_n_3 ;
  wire \count_new_0_reg_304[31]_i_13_n_3 ;
  wire \count_new_0_reg_304[31]_i_14_n_3 ;
  wire \count_new_0_reg_304[31]_i_5_n_3 ;
  wire \count_new_0_reg_304[31]_i_6_n_3 ;
  wire \count_new_0_reg_304[31]_i_7_n_3 ;
  wire \count_new_0_reg_304_reg[12]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[12]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[12]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[12]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[16]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[16]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[16]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[16]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[20]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[20]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[20]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[20]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[24]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[24]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[24]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[24]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[28]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[28]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[28]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[28]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[31]_i_3_n_5 ;
  wire \count_new_0_reg_304_reg[31]_i_3_n_6 ;
  wire \count_new_0_reg_304_reg[4]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[4]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[4]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[4]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg[8]_i_1_n_3 ;
  wire \count_new_0_reg_304_reg[8]_i_1_n_4 ;
  wire \count_new_0_reg_304_reg[8]_i_1_n_5 ;
  wire \count_new_0_reg_304_reg[8]_i_1_n_6 ;
  wire \count_new_0_reg_304_reg_n_3_[0] ;
  wire \count_new_0_reg_304_reg_n_3_[10] ;
  wire \count_new_0_reg_304_reg_n_3_[11] ;
  wire \count_new_0_reg_304_reg_n_3_[12] ;
  wire \count_new_0_reg_304_reg_n_3_[13] ;
  wire \count_new_0_reg_304_reg_n_3_[14] ;
  wire \count_new_0_reg_304_reg_n_3_[15] ;
  wire \count_new_0_reg_304_reg_n_3_[16] ;
  wire \count_new_0_reg_304_reg_n_3_[17] ;
  wire \count_new_0_reg_304_reg_n_3_[18] ;
  wire \count_new_0_reg_304_reg_n_3_[19] ;
  wire \count_new_0_reg_304_reg_n_3_[1] ;
  wire \count_new_0_reg_304_reg_n_3_[20] ;
  wire \count_new_0_reg_304_reg_n_3_[21] ;
  wire \count_new_0_reg_304_reg_n_3_[22] ;
  wire \count_new_0_reg_304_reg_n_3_[23] ;
  wire \count_new_0_reg_304_reg_n_3_[24] ;
  wire \count_new_0_reg_304_reg_n_3_[25] ;
  wire \count_new_0_reg_304_reg_n_3_[26] ;
  wire \count_new_0_reg_304_reg_n_3_[27] ;
  wire \count_new_0_reg_304_reg_n_3_[28] ;
  wire \count_new_0_reg_304_reg_n_3_[29] ;
  wire \count_new_0_reg_304_reg_n_3_[2] ;
  wire \count_new_0_reg_304_reg_n_3_[30] ;
  wire \count_new_0_reg_304_reg_n_3_[31] ;
  wire \count_new_0_reg_304_reg_n_3_[3] ;
  wire \count_new_0_reg_304_reg_n_3_[4] ;
  wire \count_new_0_reg_304_reg_n_3_[5] ;
  wire \count_new_0_reg_304_reg_n_3_[6] ;
  wire \count_new_0_reg_304_reg_n_3_[7] ;
  wire \count_new_0_reg_304_reg_n_3_[8] ;
  wire \count_new_0_reg_304_reg_n_3_[9] ;
  wire [23:0]data_in;
  wire fid;
  wire fid_in;
  wire grp_reg_unsigned_short_s_fu_505_n_5;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  wire grp_v_tpgHlsDataFlow_fu_315_n_107;
  wire grp_v_tpgHlsDataFlow_fu_315_n_108;
  wire grp_v_tpgHlsDataFlow_fu_315_n_11;
  wire grp_v_tpgHlsDataFlow_fu_315_n_113;
  wire grp_v_tpgHlsDataFlow_fu_315_n_118;
  wire grp_v_tpgHlsDataFlow_fu_315_n_119;
  wire grp_v_tpgHlsDataFlow_fu_315_n_12;
  wire grp_v_tpgHlsDataFlow_fu_315_n_120;
  wire grp_v_tpgHlsDataFlow_fu_315_n_131;
  wire grp_v_tpgHlsDataFlow_fu_315_n_138;
  wire grp_v_tpgHlsDataFlow_fu_315_n_14;
  wire grp_v_tpgHlsDataFlow_fu_315_n_15;
  wire grp_v_tpgHlsDataFlow_fu_315_n_155;
  wire grp_v_tpgHlsDataFlow_fu_315_n_156;
  wire grp_v_tpgHlsDataFlow_fu_315_n_157;
  wire grp_v_tpgHlsDataFlow_fu_315_n_160;
  wire grp_v_tpgHlsDataFlow_fu_315_n_161;
  wire grp_v_tpgHlsDataFlow_fu_315_n_162;
  wire grp_v_tpgHlsDataFlow_fu_315_n_163;
  wire grp_v_tpgHlsDataFlow_fu_315_n_164;
  wire grp_v_tpgHlsDataFlow_fu_315_n_165;
  wire grp_v_tpgHlsDataFlow_fu_315_n_166;
  wire grp_v_tpgHlsDataFlow_fu_315_n_167;
  wire grp_v_tpgHlsDataFlow_fu_315_n_168;
  wire grp_v_tpgHlsDataFlow_fu_315_n_169;
  wire grp_v_tpgHlsDataFlow_fu_315_n_170;
  wire grp_v_tpgHlsDataFlow_fu_315_n_171;
  wire grp_v_tpgHlsDataFlow_fu_315_n_172;
  wire grp_v_tpgHlsDataFlow_fu_315_n_173;
  wire grp_v_tpgHlsDataFlow_fu_315_n_174;
  wire grp_v_tpgHlsDataFlow_fu_315_n_175;
  wire grp_v_tpgHlsDataFlow_fu_315_n_176;
  wire grp_v_tpgHlsDataFlow_fu_315_n_177;
  wire grp_v_tpgHlsDataFlow_fu_315_n_178;
  wire grp_v_tpgHlsDataFlow_fu_315_n_179;
  wire grp_v_tpgHlsDataFlow_fu_315_n_180;
  wire grp_v_tpgHlsDataFlow_fu_315_n_181;
  wire grp_v_tpgHlsDataFlow_fu_315_n_182;
  wire grp_v_tpgHlsDataFlow_fu_315_n_183;
  wire grp_v_tpgHlsDataFlow_fu_315_n_184;
  wire grp_v_tpgHlsDataFlow_fu_315_n_185;
  wire grp_v_tpgHlsDataFlow_fu_315_n_194;
  wire grp_v_tpgHlsDataFlow_fu_315_n_195;
  wire grp_v_tpgHlsDataFlow_fu_315_n_196;
  wire grp_v_tpgHlsDataFlow_fu_315_n_197;
  wire grp_v_tpgHlsDataFlow_fu_315_n_198;
  wire grp_v_tpgHlsDataFlow_fu_315_n_199;
  wire grp_v_tpgHlsDataFlow_fu_315_n_200;
  wire grp_v_tpgHlsDataFlow_fu_315_n_201;
  wire grp_v_tpgHlsDataFlow_fu_315_n_202;
  wire grp_v_tpgHlsDataFlow_fu_315_n_203;
  wire grp_v_tpgHlsDataFlow_fu_315_n_204;
  wire grp_v_tpgHlsDataFlow_fu_315_n_206;
  wire grp_v_tpgHlsDataFlow_fu_315_n_207;
  wire grp_v_tpgHlsDataFlow_fu_315_n_208;
  wire grp_v_tpgHlsDataFlow_fu_315_n_215;
  wire grp_v_tpgHlsDataFlow_fu_315_n_216;
  wire grp_v_tpgHlsDataFlow_fu_315_n_217;
  wire grp_v_tpgHlsDataFlow_fu_315_n_218;
  wire grp_v_tpgHlsDataFlow_fu_315_n_219;
  wire grp_v_tpgHlsDataFlow_fu_315_n_220;
  wire grp_v_tpgHlsDataFlow_fu_315_n_221;
  wire grp_v_tpgHlsDataFlow_fu_315_n_222;
  wire grp_v_tpgHlsDataFlow_fu_315_n_223;
  wire grp_v_tpgHlsDataFlow_fu_315_n_224;
  wire grp_v_tpgHlsDataFlow_fu_315_n_225;
  wire grp_v_tpgHlsDataFlow_fu_315_n_226;
  wire grp_v_tpgHlsDataFlow_fu_315_n_227;
  wire grp_v_tpgHlsDataFlow_fu_315_n_228;
  wire grp_v_tpgHlsDataFlow_fu_315_n_229;
  wire grp_v_tpgHlsDataFlow_fu_315_n_230;
  wire grp_v_tpgHlsDataFlow_fu_315_n_231;
  wire grp_v_tpgHlsDataFlow_fu_315_n_232;
  wire grp_v_tpgHlsDataFlow_fu_315_n_233;
  wire grp_v_tpgHlsDataFlow_fu_315_n_234;
  wire grp_v_tpgHlsDataFlow_fu_315_n_235;
  wire grp_v_tpgHlsDataFlow_fu_315_n_236;
  wire grp_v_tpgHlsDataFlow_fu_315_n_237;
  wire grp_v_tpgHlsDataFlow_fu_315_n_238;
  wire grp_v_tpgHlsDataFlow_fu_315_n_239;
  wire grp_v_tpgHlsDataFlow_fu_315_n_240;
  wire grp_v_tpgHlsDataFlow_fu_315_n_241;
  wire grp_v_tpgHlsDataFlow_fu_315_n_242;
  wire grp_v_tpgHlsDataFlow_fu_315_n_243;
  wire grp_v_tpgHlsDataFlow_fu_315_n_244;
  wire grp_v_tpgHlsDataFlow_fu_315_n_245;
  wire grp_v_tpgHlsDataFlow_fu_315_n_246;
  wire grp_v_tpgHlsDataFlow_fu_315_n_247;
  wire grp_v_tpgHlsDataFlow_fu_315_n_248;
  wire grp_v_tpgHlsDataFlow_fu_315_n_249;
  wire grp_v_tpgHlsDataFlow_fu_315_n_250;
  wire grp_v_tpgHlsDataFlow_fu_315_n_251;
  wire grp_v_tpgHlsDataFlow_fu_315_n_252;
  wire grp_v_tpgHlsDataFlow_fu_315_n_253;
  wire grp_v_tpgHlsDataFlow_fu_315_n_254;
  wire grp_v_tpgHlsDataFlow_fu_315_n_255;
  wire grp_v_tpgHlsDataFlow_fu_315_n_26;
  wire grp_v_tpgHlsDataFlow_fu_315_n_27;
  wire grp_v_tpgHlsDataFlow_fu_315_n_271;
  wire grp_v_tpgHlsDataFlow_fu_315_n_272;
  wire grp_v_tpgHlsDataFlow_fu_315_n_28;
  wire grp_v_tpgHlsDataFlow_fu_315_n_282;
  wire grp_v_tpgHlsDataFlow_fu_315_n_29;
  wire grp_v_tpgHlsDataFlow_fu_315_n_30;
  wire grp_v_tpgHlsDataFlow_fu_315_n_31;
  wire grp_v_tpgHlsDataFlow_fu_315_n_319;
  wire grp_v_tpgHlsDataFlow_fu_315_n_32;
  wire grp_v_tpgHlsDataFlow_fu_315_n_320;
  wire grp_v_tpgHlsDataFlow_fu_315_n_321;
  wire grp_v_tpgHlsDataFlow_fu_315_n_322;
  wire grp_v_tpgHlsDataFlow_fu_315_n_323;
  wire grp_v_tpgHlsDataFlow_fu_315_n_324;
  wire grp_v_tpgHlsDataFlow_fu_315_n_325;
  wire grp_v_tpgHlsDataFlow_fu_315_n_326;
  wire grp_v_tpgHlsDataFlow_fu_315_n_327;
  wire grp_v_tpgHlsDataFlow_fu_315_n_328;
  wire grp_v_tpgHlsDataFlow_fu_315_n_329;
  wire grp_v_tpgHlsDataFlow_fu_315_n_33;
  wire grp_v_tpgHlsDataFlow_fu_315_n_330;
  wire grp_v_tpgHlsDataFlow_fu_315_n_331;
  wire grp_v_tpgHlsDataFlow_fu_315_n_332;
  wire grp_v_tpgHlsDataFlow_fu_315_n_333;
  wire grp_v_tpgHlsDataFlow_fu_315_n_334;
  wire grp_v_tpgHlsDataFlow_fu_315_n_335;
  wire grp_v_tpgHlsDataFlow_fu_315_n_336;
  wire grp_v_tpgHlsDataFlow_fu_315_n_337;
  wire grp_v_tpgHlsDataFlow_fu_315_n_338;
  wire grp_v_tpgHlsDataFlow_fu_315_n_339;
  wire grp_v_tpgHlsDataFlow_fu_315_n_34;
  wire grp_v_tpgHlsDataFlow_fu_315_n_340;
  wire grp_v_tpgHlsDataFlow_fu_315_n_341;
  wire grp_v_tpgHlsDataFlow_fu_315_n_342;
  wire grp_v_tpgHlsDataFlow_fu_315_n_343;
  wire grp_v_tpgHlsDataFlow_fu_315_n_344;
  wire grp_v_tpgHlsDataFlow_fu_315_n_35;
  wire grp_v_tpgHlsDataFlow_fu_315_n_36;
  wire grp_v_tpgHlsDataFlow_fu_315_n_37;
  wire grp_v_tpgHlsDataFlow_fu_315_n_38;
  wire grp_v_tpgHlsDataFlow_fu_315_n_39;
  wire grp_v_tpgHlsDataFlow_fu_315_n_40;
  wire grp_v_tpgHlsDataFlow_fu_315_n_41;
  wire grp_v_tpgHlsDataFlow_fu_315_n_42;
  wire grp_v_tpgHlsDataFlow_fu_315_n_43;
  wire grp_v_tpgHlsDataFlow_fu_315_n_5;
  wire grp_v_tpgHlsDataFlow_fu_315_n_59;
  wire grp_v_tpgHlsDataFlow_fu_315_n_6;
  wire grp_v_tpgHlsDataFlow_fu_315_n_61;
  wire grp_v_tpgHlsDataFlow_fu_315_n_64;
  wire grp_v_tpgHlsDataFlow_fu_315_n_7;
  wire grp_v_tpgHlsDataFlow_fu_315_n_8;
  wire grp_v_tpgHlsDataFlow_fu_315_n_84;
  wire grp_v_tpgHlsDataFlow_fu_315_n_89;
  wire grp_v_tpgHlsDataFlow_fu_315_n_90;
  wire [14:0]height;
  wire [9:9]i_fu_94;
  wire icmp_ln455_reg_579;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [6:0]motionSpeed;
  wire ovrlayYUV_full_n;
  wire p_0_in;
  wire p_reg_reg_i_2_n_15;
  wire p_reg_reg_i_2_n_16;
  wire p_reg_reg_i_2_n_17;
  wire p_reg_reg_i_2_n_18;
  wire p_reg_reg_i_3_n_23;
  wire p_reg_reg_i_3_n_24;
  wire p_reg_reg_i_3_n_25;
  wire p_reg_reg_i_3_n_26;
  wire p_reg_reg_i_3_n_27;
  wire p_reg_reg_i_3_n_28;
  wire p_reg_reg_i_3_n_29;
  wire p_reg_reg_i_3_n_30;
  wire p_reg_reg_i_3_n_31;
  wire p_reg_reg_i_3_n_32;
  wire p_reg_reg_i_3_n_33;
  wire p_reg_reg_i_3_n_34;
  wire p_reg_reg_i_3_n_35;
  wire p_reg_reg_i_3_n_36;
  wire p_reg_reg_i_3_n_37;
  wire p_reg_reg_i_3_n_38;
  wire s;
  wire \s[0]_i_10_n_3 ;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_19_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_22_n_3 ;
  wire \s[0]_i_23_n_3 ;
  wire \s[0]_i_4_n_3 ;
  wire \s[0]_i_6_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_14_n_3 ;
  wire \s_reg[0]_i_14_n_4 ;
  wire \s_reg[0]_i_14_n_5 ;
  wire \s_reg[0]_i_14_n_6 ;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_5 ;
  wire \s_reg[0]_i_3_n_6 ;
  wire \s_reg[0]_i_5_n_3 ;
  wire \s_reg[0]_i_5_n_4 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_9_n_3 ;
  wire \s_reg[0]_i_9_n_4 ;
  wire \s_reg[0]_i_9_n_5 ;
  wire \s_reg[0]_i_9_n_6 ;
  wire \s_reg[12]_i_1_n_10 ;
  wire \s_reg[12]_i_1_n_3 ;
  wire \s_reg[12]_i_1_n_4 ;
  wire \s_reg[12]_i_1_n_5 ;
  wire \s_reg[12]_i_1_n_6 ;
  wire \s_reg[12]_i_1_n_7 ;
  wire \s_reg[12]_i_1_n_8 ;
  wire \s_reg[12]_i_1_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[20]_i_1_n_10 ;
  wire \s_reg[20]_i_1_n_3 ;
  wire \s_reg[20]_i_1_n_4 ;
  wire \s_reg[20]_i_1_n_5 ;
  wire \s_reg[20]_i_1_n_6 ;
  wire \s_reg[20]_i_1_n_7 ;
  wire \s_reg[20]_i_1_n_8 ;
  wire \s_reg[20]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_3 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[28]_i_1_n_10 ;
  wire \s_reg[28]_i_1_n_4 ;
  wire \s_reg[28]_i_1_n_5 ;
  wire \s_reg[28]_i_1_n_6 ;
  wire \s_reg[28]_i_1_n_7 ;
  wire \s_reg[28]_i_1_n_8 ;
  wire \s_reg[28]_i_1_n_9 ;
  wire \s_reg[4]_i_1_n_10 ;
  wire \s_reg[4]_i_1_n_3 ;
  wire \s_reg[4]_i_1_n_4 ;
  wire \s_reg[4]_i_1_n_5 ;
  wire \s_reg[4]_i_1_n_6 ;
  wire \s_reg[4]_i_1_n_7 ;
  wire \s_reg[4]_i_1_n_8 ;
  wire \s_reg[4]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire select_ln993_fu_320_p3;
  wire [28:0]tmp_1_fu_537_p4;
  wire tmp_last_V_reg_381;
  wire [6:1]\tpgBackground_U0/add_ln1488_reg_1251 ;
  wire \tpgBackground_U0/ap_CS_fsm_state3 ;
  wire \tpgBackground_U0/cmp2_i322_fu_630_p2 ;
  wire \tpgBackground_U0/cmp6_i_fu_650_p2 ;
  wire [16:16]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2 ;
  wire [15:8]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2__0 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_32510 ;
  wire [15:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1614_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter10_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter10 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter11 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter4 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter5 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter9 ;
  wire [21:21]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V ;
  wire [6:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter4_reg ;
  wire [8:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_fu_473_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_reg_575_pp0_iter1_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/icmp_ln1073_3_fu_391_p2 ;
  wire [3:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/xCount_V_3 ;
  wire [9:5]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/yCount_V_3_reg ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_0 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ;
  wire [13:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1398_fu_187_p2 ;
  wire [14:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ;
  wire [14:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/trunc_ln_fu_157_p4 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_fu_549_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_reg_774_pp0_iter1_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/p_5_in ;
  wire [5:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_1 ;
  wire [7:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 ;
  wire [13:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/add_ln1329_fu_245_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/and_ln1379_1_fu_459_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/trunc_ln1_fu_229_p4 ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001_ap_return_0 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter10_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln520_fu_1123_p2105_in ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/p_59_in ;
  wire [14:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/q0 ;
  wire [26:26]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V ;
  wire [2:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter10_reg ;
  wire [7:5]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1584_fu_1911_p3 ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_4_fu_2178_p3 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter10_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter8_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter9_reg ;
  wire [15:15]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter9_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg ;
  wire [10:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ;
  wire [4:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o ;
  wire [6:1]\tpgBackground_U0/hdata_loc_0_fu_274 ;
  wire \tpgBackground_U0/or_ln1592_2_reg_1266 ;
  wire \tpgBackground_U0/or_ln1592_reg_1256 ;
  wire [7:0]\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 ;
  wire [6:0]\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 ;
  wire [7:0]\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 ;
  wire [7:0]\tpgBackground_U0/rampStart_load_reg_1217 ;
  wire [7:0]\tpgBackground_U0/rampStart_reg ;
  wire \tpgBackground_U0/rampVal_2_new_0_fu_2700 ;
  wire [1:1]\tpgBackground_U0/rampVal_3_loc_0_fu_302 ;
  wire [7:0]\tpgBackground_U0/rampVal_loc_0_fu_298 ;
  wire [15:15]\tpgBackground_U0/y_1_reg_1238 ;
  wire [14:0]\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ;
  wire [15:0]width;
  wire [3:2]\NLW_count_new_0_reg_304_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_new_0_reg_304_reg[31]_i_3_O_UNCONNECTED ;
  wire [15:4]NLW_p_reg_reg_i_2_DOADO_UNCONNECTED;
  wire [15:0]NLW_p_reg_reg_i_2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_DOPBDOP_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_DBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_SBITERR_UNCONNECTED;
  wire [31:16]NLW_p_reg_reg_i_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_p_reg_reg_i_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_p_reg_reg_i_3_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_s_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[28]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.B({grp_v_tpgHlsDataFlow_fu_315_n_27,grp_v_tpgHlsDataFlow_fu_315_n_28,grp_v_tpgHlsDataFlow_fu_315_n_29}),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/icmp_ln1073_3_fu_391_p2 ),
        .D(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o ),
        .DI(CTRL_s_axi_U_n_15),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_32510 ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O({CTRL_s_axi_U_n_243,CTRL_s_axi_U_n_244,CTRL_s_axi_U_n_245,CTRL_s_axi_U_n_246}),
        .Q(colorFormat),
        .S({CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60}),
        .add_ln1258_2_fu_1524_p2__0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2__0 ),
        .add_ln1298_fu_1614_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1614_p2 ),
        .add_ln1329_fu_245_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/add_ln1329_fu_245_p2 ),
        .add_ln1398_fu_187_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1398_fu_187_p2 ),
        .and_ln1219_reg_3192_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter10_reg ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (CTRL_s_axi_U_n_188),
        .and_ln1379_1_fu_459_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/and_ln1379_1_fu_459_p2 ),
        .and_ln1560_1_fu_473_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_fu_473_p2 ),
        .and_ln1560_1_reg_575_pp0_iter1_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_reg_575_pp0_iter1_reg ),
        .and_ln1756_3_fu_549_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_fu_549_p2 ),
        .and_ln1756_3_reg_774_pp0_iter1_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_reg_774_pp0_iter1_reg ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (CTRL_s_axi_U_n_11),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm[1]),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter10(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter10 ),
        .ap_enable_reg_pp0_iter10_reg(CTRL_s_axi_U_n_224),
        .ap_enable_reg_pp0_iter11(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter11 ),
        .ap_enable_reg_pp0_iter11_reg(CTRL_s_axi_U_n_142),
        .ap_enable_reg_pp0_iter11_reg_0(CTRL_s_axi_U_n_144),
        .ap_enable_reg_pp0_iter11_reg_1(CTRL_s_axi_U_n_155),
        .ap_enable_reg_pp0_iter11_reg_10(CTRL_s_axi_U_n_193),
        .ap_enable_reg_pp0_iter11_reg_11(CTRL_s_axi_U_n_194),
        .ap_enable_reg_pp0_iter11_reg_12(CTRL_s_axi_U_n_203),
        .ap_enable_reg_pp0_iter11_reg_13(CTRL_s_axi_U_n_209),
        .ap_enable_reg_pp0_iter11_reg_14(CTRL_s_axi_U_n_216),
        .ap_enable_reg_pp0_iter11_reg_15(CTRL_s_axi_U_n_217),
        .ap_enable_reg_pp0_iter11_reg_16(CTRL_s_axi_U_n_218),
        .ap_enable_reg_pp0_iter11_reg_2(CTRL_s_axi_U_n_171),
        .ap_enable_reg_pp0_iter11_reg_3(CTRL_s_axi_U_n_172),
        .ap_enable_reg_pp0_iter11_reg_4(CTRL_s_axi_U_n_174),
        .ap_enable_reg_pp0_iter11_reg_5(CTRL_s_axi_U_n_175),
        .ap_enable_reg_pp0_iter11_reg_6(CTRL_s_axi_U_n_185),
        .ap_enable_reg_pp0_iter11_reg_7(CTRL_s_axi_U_n_187),
        .ap_enable_reg_pp0_iter11_reg_8(CTRL_s_axi_U_n_190),
        .ap_enable_reg_pp0_iter11_reg_9(CTRL_s_axi_U_n_192),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter4 ),
        .ap_enable_reg_pp0_iter5(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter5 ),
        .ap_enable_reg_pp0_iter9(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter9 ),
        .ap_enable_reg_pp0_iter9_reg(CTRL_s_axi_U_n_349),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .auto_restart_status_reg_0(\ap_CS_fsm_reg_n_3_[0] ),
        .\bSerie_V_reg[21] (CTRL_s_axi_U_n_180),
        .cmp19248_fu_207_p2__20(\MultiPixStream2AXIvideo_U0/cmp19248_fu_207_p2__20 ),
        .cmp2_i322_fu_630_p2(\tpgBackground_U0/cmp2_i322_fu_630_p2 ),
        .cmp6_i_fu_650_p2(\tpgBackground_U0/cmp6_i_fu_650_p2 ),
        .fid_in(fid_in),
        .g_2_reg_3269_pp0_iter10_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [6:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [1]}),
        .\g_2_reg_3269_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2 ),
        .g_reg_3206_pp0_iter4_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter4_reg ),
        .\g_reg_3206_pp0_iter4_reg_reg[7]__0 ({CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358,CTRL_s_axi_U_n_359,CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361,CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363,CTRL_s_axi_U_n_364}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_0 ),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 [5:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 [0]}),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_1 ),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001_ap_return_0 ),
        .\hBarSel_3_reg[0]_i_2_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/xCount_V_3 ),
        .\hBarSel_3_reg[0]_i_2_1 (grp_v_tpgHlsDataFlow_fu_315_n_131),
        .icmp_ln1027_reg_3158_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter10_reg ),
        .icmp_ln518_fu_859_p2_carry__0(grp_v_tpgHlsDataFlow_fu_315_n_84),
        .icmp_ln934_fu_270_p2_carry(i_fu_94),
        .\icmp_ln936_fu_211_p2_inferred__0/i__carry (\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151/j_fu_104_reg ),
        .in({\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 [7],\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 [5:0],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [6:5],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [2],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [0],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [7],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [5:3],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [0]}),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[11]_0 ({CTRL_s_axi_U_n_252,CTRL_s_axi_U_n_253,CTRL_s_axi_U_n_254,CTRL_s_axi_U_n_255}),
        .\int_ZplateHorContStart_reg[14]_0 ({CTRL_s_axi_U_n_256,CTRL_s_axi_U_n_257,CTRL_s_axi_U_n_258,CTRL_s_axi_U_n_259}),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateHorContStart_reg[7]_0 ({CTRL_s_axi_U_n_248,CTRL_s_axi_U_n_249,CTRL_s_axi_U_n_250,CTRL_s_axi_U_n_251}),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_183),
        .\int_bckgndId_reg[0]_1 (CTRL_s_axi_U_n_189),
        .\int_bckgndId_reg[0]_10 (CTRL_s_axi_U_n_225),
        .\int_bckgndId_reg[0]_11 (\tpgBackground_U0/rampVal_2_new_0_fu_2700 ),
        .\int_bckgndId_reg[0]_2 (CTRL_s_axi_U_n_191),
        .\int_bckgndId_reg[0]_3 (CTRL_s_axi_U_n_199),
        .\int_bckgndId_reg[0]_4 (CTRL_s_axi_U_n_207),
        .\int_bckgndId_reg[0]_5 (CTRL_s_axi_U_n_213),
        .\int_bckgndId_reg[0]_6 (CTRL_s_axi_U_n_215),
        .\int_bckgndId_reg[0]_7 (CTRL_s_axi_U_n_219),
        .\int_bckgndId_reg[0]_8 (CTRL_s_axi_U_n_220),
        .\int_bckgndId_reg[0]_9 (CTRL_s_axi_U_n_221),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_143),
        .\int_bckgndId_reg[1]_1 (CTRL_s_axi_U_n_145),
        .\int_bckgndId_reg[1]_10 (CTRL_s_axi_U_n_222),
        .\int_bckgndId_reg[1]_11 (CTRL_s_axi_U_n_223),
        .\int_bckgndId_reg[1]_12 (CTRL_s_axi_U_n_350),
        .\int_bckgndId_reg[1]_13 (CTRL_s_axi_U_n_351),
        .\int_bckgndId_reg[1]_2 (CTRL_s_axi_U_n_156),
        .\int_bckgndId_reg[1]_3 (CTRL_s_axi_U_n_173),
        .\int_bckgndId_reg[1]_4 (bckgndId),
        .\int_bckgndId_reg[1]_5 (CTRL_s_axi_U_n_181),
        .\int_bckgndId_reg[1]_6 (CTRL_s_axi_U_n_186),
        .\int_bckgndId_reg[1]_7 (CTRL_s_axi_U_n_200),
        .\int_bckgndId_reg[1]_8 (CTRL_s_axi_U_n_206),
        .\int_bckgndId_reg[1]_9 (CTRL_s_axi_U_n_210),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_195),
        .\int_bckgndId_reg[2]_1 (CTRL_s_axi_U_n_201),
        .\int_bckgndId_reg[2]_2 (CTRL_s_axi_U_n_214),
        .\int_bckgndId_reg[3]_0 (CTRL_s_axi_U_n_177),
        .\int_bckgndId_reg[6]_0 (CTRL_s_axi_U_n_198),
        .\int_bckgndId_reg[7]_0 (CTRL_s_axi_U_n_205),
        .\int_colorFormat_reg[0]_0 (CTRL_s_axi_U_n_8),
        .\int_colorFormat_reg[0]_1 (CTRL_s_axi_U_n_121),
        .\int_colorFormat_reg[1]_0 (CTRL_s_axi_U_n_5),
        .\int_colorFormat_reg[1]_1 (CTRL_s_axi_U_n_6),
        .\int_colorFormat_reg[1]_2 (CTRL_s_axi_U_n_9),
        .\int_colorFormat_reg[1]_3 (CTRL_s_axi_U_n_10),
        .\int_colorFormat_reg[1]_4 (CTRL_s_axi_U_n_68),
        .\int_colorFormat_reg[2]_0 (CTRL_s_axi_U_n_69),
        .\int_colorFormat_reg[2]_1 (CTRL_s_axi_U_n_352),
        .\int_colorFormat_reg[4]_0 (CTRL_s_axi_U_n_212),
        .\int_colorFormat_reg[6]_0 (CTRL_s_axi_U_n_204),
        .\int_dpDynamicRange_reg[2]_0 (CTRL_s_axi_U_n_7),
        .\int_height_reg[13]_0 ({CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .\int_height_reg[14]_0 (height),
        .\int_height_reg[15]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ),
        .\int_height_reg[15]_1 (CTRL_s_axi_U_n_356),
        .\int_height_reg[8]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 ),
        .\int_height_reg[9]_0 (CTRL_s_axi_U_n_355),
        .\int_motionSpeed_reg[3]_0 ({CTRL_s_axi_U_n_344,CTRL_s_axi_U_n_345,CTRL_s_axi_U_n_346,CTRL_s_axi_U_n_347}),
        .\int_motionSpeed_reg[6]_0 (motionSpeed),
        .\int_motionSpeed_reg[7]_0 ({CTRL_s_axi_U_n_270,CTRL_s_axi_U_n_271,CTRL_s_axi_U_n_272,CTRL_s_axi_U_n_273}),
        .\int_width_reg[12]_0 (CTRL_s_axi_U_n_202),
        .\int_width_reg[13]_0 (CTRL_s_axi_U_n_34),
        .\int_width_reg[15]_0 ({width[15],width[11:0]}),
        .\int_width_reg[15]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ),
        .\int_width_reg[8]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 ),
        .\int_width_reg[9]_0 ({CTRL_s_axi_U_n_263,CTRL_s_axi_U_n_264,CTRL_s_axi_U_n_265}),
        .\int_width_reg[9]_1 (CTRL_s_axi_U_n_354),
        .internal_full_n_reg(CTRL_s_axi_U_n_348),
        .interrupt(interrupt),
        .or_ln1592_2_reg_1266(\tpgBackground_U0/or_ln1592_2_reg_1266 ),
        .or_ln1592_reg_1256(\tpgBackground_U0/or_ln1592_reg_1256 ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_0 (grp_v_tpgHlsDataFlow_fu_315_n_233),
        .\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_1 (grp_v_tpgHlsDataFlow_fu_315_n_164),
        .\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_0 (grp_v_tpgHlsDataFlow_fu_315_n_330),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_0 (grp_v_tpgHlsDataFlow_fu_315_n_5),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_0 (grp_v_tpgHlsDataFlow_fu_315_n_12),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_1 (grp_v_tpgHlsDataFlow_fu_315_n_41),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_0 (grp_v_tpgHlsDataFlow_fu_315_n_6),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_201),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_183),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_226),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_n_232),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_315_n_166),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_315_n_246),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[1]_3 (grp_v_tpgHlsDataFlow_fu_315_n_252),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_253),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_236),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_1 (grp_v_tpgHlsDataFlow_fu_315_n_43),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_204),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_315_n_228),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_1 (grp_v_tpgHlsDataFlow_fu_315_n_234),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_2 (grp_v_tpgHlsDataFlow_fu_315_n_197),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_3 ({grp_v_tpgHlsDataFlow_fu_315_n_331,grp_v_tpgHlsDataFlow_fu_315_n_332,grp_v_tpgHlsDataFlow_fu_315_n_333}),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_235),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_315_n_199),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (grp_v_tpgHlsDataFlow_fu_315_n_184),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_198),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_315_n_208),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_1 ({grp_v_tpgHlsDataFlow_fu_315_n_334,grp_v_tpgHlsDataFlow_fu_315_n_335,grp_v_tpgHlsDataFlow_fu_315_n_336}),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_2 (grp_v_tpgHlsDataFlow_fu_315_n_195),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_3 (grp_v_tpgHlsDataFlow_fu_315_n_249),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_4 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (grp_v_tpgHlsDataFlow_fu_315_n_202),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_315_n_322),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_315_n_206),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 (grp_v_tpgHlsDataFlow_fu_315_n_167),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (grp_v_tpgHlsDataFlow_fu_315_n_203),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_315_n_245),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_4_fu_2178_p3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 (grp_v_tpgHlsDataFlow_fu_315_n_118),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_1 (grp_v_tpgHlsDataFlow_fu_315_n_113),
        .\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_0 (grp_v_tpgHlsDataFlow_fu_315_n_222),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_0 (grp_v_tpgHlsDataFlow_fu_315_n_108),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_1 (grp_v_tpgHlsDataFlow_fu_315_n_119),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_2 (grp_v_tpgHlsDataFlow_fu_315_n_255),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_0 ({\tpgBackground_U0/add_ln1488_reg_1251 [6:5],\tpgBackground_U0/add_ln1488_reg_1251 [1]}),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_1 ({\tpgBackground_U0/hdata_loc_0_fu_274 [6:5],\tpgBackground_U0/hdata_loc_0_fu_274 [1]}),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 (grp_v_tpgHlsDataFlow_fu_315_n_61),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 (grp_v_tpgHlsDataFlow_fu_315_n_107),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_1 (grp_v_tpgHlsDataFlow_fu_315_n_120),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_2 (grp_v_tpgHlsDataFlow_fu_315_n_254),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 (grp_v_tpgHlsDataFlow_fu_315_n_170),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (CTRL_s_axi_U_n_146),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_327),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_n_172),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_315_n_237),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_315_n_161),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_251),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_178),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 (grp_v_tpgHlsDataFlow_fu_315_n_216),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_2 (grp_v_tpgHlsDataFlow_fu_315_n_238),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_325),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_315_n_174),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_1 (grp_v_tpgHlsDataFlow_fu_315_n_239),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_2 (grp_v_tpgHlsDataFlow_fu_315_n_162),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_3 (grp_v_tpgHlsDataFlow_fu_315_n_42),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_194),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_315_n_240),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_1 (grp_v_tpgHlsDataFlow_fu_315_n_163),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_2 (grp_v_tpgHlsDataFlow_fu_315_n_215),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_3 (grp_v_tpgHlsDataFlow_fu_315_n_185),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_241),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_315_n_176),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 (grp_v_tpgHlsDataFlow_fu_315_n_320),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (grp_v_tpgHlsDataFlow_fu_315_n_242),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (grp_v_tpgHlsDataFlow_fu_315_n_181),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ({grp_v_tpgHlsDataFlow_fu_315_n_229,grp_v_tpgHlsDataFlow_fu_315_n_230}),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7_0 (grp_v_tpgHlsDataFlow_fu_315_n_59),
        .\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_0 (grp_v_tpgHlsDataFlow_fu_315_n_7),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_0 (\tpgBackground_U0/rampVal_3_loc_0_fu_302 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_0 (grp_v_tpgHlsDataFlow_fu_315_n_8),
        .\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_0 (grp_v_tpgHlsDataFlow_fu_315_n_15),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_0 (grp_v_tpgHlsDataFlow_fu_315_n_89),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_1 (grp_v_tpgHlsDataFlow_fu_315_n_90),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [1]}),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ({grp_v_tpgHlsDataFlow_fu_315_n_179,grp_v_tpgHlsDataFlow_fu_315_n_180}),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ({grp_v_tpgHlsDataFlow_fu_315_n_337,grp_v_tpgHlsDataFlow_fu_315_n_338,grp_v_tpgHlsDataFlow_fu_315_n_339,grp_v_tpgHlsDataFlow_fu_315_n_340,grp_v_tpgHlsDataFlow_fu_315_n_341,grp_v_tpgHlsDataFlow_fu_315_n_342,grp_v_tpgHlsDataFlow_fu_315_n_343,grp_v_tpgHlsDataFlow_fu_315_n_344}),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_219),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_218),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_315_n_11),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_2 (grp_v_tpgHlsDataFlow_fu_315_n_14),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_3 (grp_v_tpgHlsDataFlow_fu_315_n_171),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_4 (grp_v_tpgHlsDataFlow_fu_315_n_157),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_244),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_n_319),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_315_n_243),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_315_n_173),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_3 (grp_v_tpgHlsDataFlow_fu_315_n_207),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_247),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_220),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_1 (grp_v_tpgHlsDataFlow_fu_315_n_217),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln520_fu_1123_p2105_in ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_3 (grp_v_tpgHlsDataFlow_fu_315_n_326),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_175),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_315_n_221),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_1 (grp_v_tpgHlsDataFlow_fu_315_n_321),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_248),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_315_n_160),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_1 (grp_v_tpgHlsDataFlow_fu_315_n_200),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_2 (grp_v_tpgHlsDataFlow_fu_315_n_223),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4]_3 (grp_v_tpgHlsDataFlow_fu_315_n_324),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_323),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_315_n_177),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_1 (grp_v_tpgHlsDataFlow_fu_315_n_224),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_2 (grp_v_tpgHlsDataFlow_fu_315_n_168),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_3 (grp_v_tpgHlsDataFlow_fu_315_n_196),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (grp_v_tpgHlsDataFlow_fu_315_n_225),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_315_n_165),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_315_n_156),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 (grp_v_tpgHlsDataFlow_fu_315_n_231),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_3 (grp_v_tpgHlsDataFlow_fu_315_n_155),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] (grp_v_tpgHlsDataFlow_fu_315_n_138),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_315_n_169),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_315_n_227),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_2 (grp_v_tpgHlsDataFlow_fu_315_n_182),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_3 (grp_v_tpgHlsDataFlow_fu_315_n_250),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_4 (grp_v_tpgHlsDataFlow_fu_315_n_26),
        .p_59_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/p_59_in ),
        .p_5_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/p_5_in ),
        .phi_ln991_loc_fu_110(\MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_110 ),
        .phi_mul_fu_446_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ),
        .\phi_mul_fu_446_reg[15] (grp_v_tpgHlsDataFlow_fu_315_n_272),
        .q0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/q0 ),
        .\q0_reg[1] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ),
        .\q0_reg[1]_0 (CTRL_s_axi_U_n_184),
        .\q0_reg[6] (CTRL_s_axi_U_n_211),
        .\q0_reg[7] ({CTRL_s_axi_U_n_165,\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o }),
        .\q0_reg[7]_0 (CTRL_s_axi_U_n_208),
        .r_2_reg_3262_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter10_reg ),
        .rampStart_load_reg_1217({\tpgBackground_U0/rampStart_load_reg_1217 [7],\tpgBackground_U0/rampStart_load_reg_1217 [5],\tpgBackground_U0/rampStart_load_reg_1217 [3:0]}),
        .\rampStart_reg[7] (\tpgBackground_U0/rampStart_reg ),
        .\rampVal_2_new_0_fu_270_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_64),
        .\rampVal_2_new_0_fu_270_reg[0]_0 (\tpgBackground_U0/ap_CS_fsm_state3 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .select_ln1584_fu_1911_p3({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1584_fu_1911_p3 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1584_fu_1911_p3 [5]}),
        .\select_ln260_reg_1223_reg[0] (CTRL_s_axi_U_n_176),
        .select_ln993_fu_320_p3(select_ln993_fu_320_p3),
        .trunc_ln1_fu_229_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/trunc_ln1_fu_229_p4 ),
        .trunc_ln520_reg_3137_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter10_reg ),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 (CTRL_s_axi_U_n_182),
        .trunc_ln520_reg_3137_pp0_iter8_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter8_reg ),
        .trunc_ln520_reg_3137_pp0_iter9_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter9_reg ),
        .\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] (CTRL_s_axi_U_n_353),
        .trunc_ln_fu_157_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/trunc_ln_fu_157_p4 ),
        .\vHatch_reg[0]_i_7 (\tpgBackground_U0/y_1_reg_1238 ),
        .\xCount_V_2_reg[9]_i_4 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter9_reg ),
        .\xCount_V_3_reg[8] (CTRL_s_axi_U_n_61),
        .\x_2_reg_3129_pp0_iter9_reg_reg[15] (CTRL_s_axi_U_n_91),
        .\yCount_V_3_reg[7] ({CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64}),
        .\yCount_V_3_reg[9]_i_5 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/yCount_V_3_reg ),
        .\y_1_reg_1238_reg[15] (CTRL_s_axi_U_n_106),
        .\zonePlateVDelta_reg[15] (grp_v_tpgHlsDataFlow_fu_315_n_271),
        .\zonePlateVDelta_reg[15]_i_4_0 (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_315_n_282),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_315_n_329),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_n_3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(icmp_ln455_reg_579),
        .I1(ap_CS_fsm_state3),
        .O(count0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_new_0_reg_304[0]_i_1 
       (.I0(count[0]),
        .O(add_ln457_fu_521_p2[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_10 
       (.I0(add_ln457_fu_521_p2[23]),
        .I1(add_ln457_fu_521_p2[22]),
        .I2(add_ln457_fu_521_p2[21]),
        .I3(add_ln457_fu_521_p2[20]),
        .O(\count_new_0_reg_304[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_11 
       (.I0(add_ln457_fu_521_p2[27]),
        .I1(add_ln457_fu_521_p2[26]),
        .I2(add_ln457_fu_521_p2[25]),
        .I3(add_ln457_fu_521_p2[24]),
        .O(\count_new_0_reg_304[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_12 
       (.I0(add_ln457_fu_521_p2[7]),
        .I1(add_ln457_fu_521_p2[6]),
        .I2(add_ln457_fu_521_p2[5]),
        .I3(add_ln457_fu_521_p2[4]),
        .O(\count_new_0_reg_304[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_304[31]_i_13 
       (.I0(add_ln457_fu_521_p2[11]),
        .I1(add_ln457_fu_521_p2[10]),
        .I2(add_ln457_fu_521_p2[9]),
        .I3(add_ln457_fu_521_p2[8]),
        .O(\count_new_0_reg_304[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \count_new_0_reg_304[31]_i_14 
       (.I0(add_ln457_fu_521_p2[12]),
        .I1(add_ln457_fu_521_p2[13]),
        .I2(add_ln457_fu_521_p2[14]),
        .I3(add_ln457_fu_521_p2[15]),
        .I4(ap_CS_fsm_state2),
        .I5(count[0]),
        .O(\count_new_0_reg_304[31]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_304[31]_i_5 
       (.I0(add_ln457_fu_521_p2[18]),
        .I1(add_ln457_fu_521_p2[19]),
        .I2(add_ln457_fu_521_p2[16]),
        .I3(add_ln457_fu_521_p2[17]),
        .I4(\count_new_0_reg_304[31]_i_10_n_3 ),
        .O(\count_new_0_reg_304[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_304[31]_i_6 
       (.I0(add_ln457_fu_521_p2[28]),
        .I1(add_ln457_fu_521_p2[29]),
        .I2(add_ln457_fu_521_p2[30]),
        .I3(add_ln457_fu_521_p2[31]),
        .I4(\count_new_0_reg_304[31]_i_11_n_3 ),
        .O(\count_new_0_reg_304[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \count_new_0_reg_304[31]_i_7 
       (.I0(add_ln457_fu_521_p2[2]),
        .I1(add_ln457_fu_521_p2[3]),
        .I2(add_ln457_fu_521_p2[1]),
        .I3(\count_new_0_reg_304[31]_i_12_n_3 ),
        .I4(\count_new_0_reg_304[31]_i_13_n_3 ),
        .I5(\count_new_0_reg_304[31]_i_14_n_3 ),
        .O(\count_new_0_reg_304[31]_i_7_n_3 ));
  FDRE \count_new_0_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[0]),
        .Q(\count_new_0_reg_304_reg_n_3_[0] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[10]),
        .Q(\count_new_0_reg_304_reg_n_3_[10] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[11]),
        .Q(\count_new_0_reg_304_reg_n_3_[11] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[12]),
        .Q(\count_new_0_reg_304_reg_n_3_[12] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[12]_i_1 
       (.CI(\count_new_0_reg_304_reg[8]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[12]_i_1_n_3 ,\count_new_0_reg_304_reg[12]_i_1_n_4 ,\count_new_0_reg_304_reg[12]_i_1_n_5 ,\count_new_0_reg_304_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[12:9]),
        .S(count[12:9]));
  FDRE \count_new_0_reg_304_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[13]),
        .Q(\count_new_0_reg_304_reg_n_3_[13] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[14]),
        .Q(\count_new_0_reg_304_reg_n_3_[14] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[15]),
        .Q(\count_new_0_reg_304_reg_n_3_[15] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[16]),
        .Q(\count_new_0_reg_304_reg_n_3_[16] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[16]_i_1 
       (.CI(\count_new_0_reg_304_reg[12]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[16]_i_1_n_3 ,\count_new_0_reg_304_reg[16]_i_1_n_4 ,\count_new_0_reg_304_reg[16]_i_1_n_5 ,\count_new_0_reg_304_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[16:13]),
        .S(count[16:13]));
  FDRE \count_new_0_reg_304_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[17]),
        .Q(\count_new_0_reg_304_reg_n_3_[17] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[18]),
        .Q(\count_new_0_reg_304_reg_n_3_[18] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[19]),
        .Q(\count_new_0_reg_304_reg_n_3_[19] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[1]),
        .Q(\count_new_0_reg_304_reg_n_3_[1] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[20]),
        .Q(\count_new_0_reg_304_reg_n_3_[20] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[20]_i_1 
       (.CI(\count_new_0_reg_304_reg[16]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[20]_i_1_n_3 ,\count_new_0_reg_304_reg[20]_i_1_n_4 ,\count_new_0_reg_304_reg[20]_i_1_n_5 ,\count_new_0_reg_304_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[20:17]),
        .S(count[20:17]));
  FDRE \count_new_0_reg_304_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[21]),
        .Q(\count_new_0_reg_304_reg_n_3_[21] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[22]),
        .Q(\count_new_0_reg_304_reg_n_3_[22] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[23]),
        .Q(\count_new_0_reg_304_reg_n_3_[23] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[24]),
        .Q(\count_new_0_reg_304_reg_n_3_[24] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[24]_i_1 
       (.CI(\count_new_0_reg_304_reg[20]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[24]_i_1_n_3 ,\count_new_0_reg_304_reg[24]_i_1_n_4 ,\count_new_0_reg_304_reg[24]_i_1_n_5 ,\count_new_0_reg_304_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[24:21]),
        .S(count[24:21]));
  FDRE \count_new_0_reg_304_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[25]),
        .Q(\count_new_0_reg_304_reg_n_3_[25] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[26]),
        .Q(\count_new_0_reg_304_reg_n_3_[26] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[27]),
        .Q(\count_new_0_reg_304_reg_n_3_[27] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[28]),
        .Q(\count_new_0_reg_304_reg_n_3_[28] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[28]_i_1 
       (.CI(\count_new_0_reg_304_reg[24]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[28]_i_1_n_3 ,\count_new_0_reg_304_reg[28]_i_1_n_4 ,\count_new_0_reg_304_reg[28]_i_1_n_5 ,\count_new_0_reg_304_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[28:25]),
        .S(count[28:25]));
  FDRE \count_new_0_reg_304_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[29]),
        .Q(\count_new_0_reg_304_reg_n_3_[29] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[2]),
        .Q(\count_new_0_reg_304_reg_n_3_[2] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[30]),
        .Q(\count_new_0_reg_304_reg_n_3_[30] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[31]),
        .Q(\count_new_0_reg_304_reg_n_3_[31] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[31]_i_3 
       (.CI(\count_new_0_reg_304_reg[28]_i_1_n_3 ),
        .CO({\NLW_count_new_0_reg_304_reg[31]_i_3_CO_UNCONNECTED [3:2],\count_new_0_reg_304_reg[31]_i_3_n_5 ,\count_new_0_reg_304_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_new_0_reg_304_reg[31]_i_3_O_UNCONNECTED [3],add_ln457_fu_521_p2[31:29]}),
        .S({1'b0,count[31:29]}));
  FDRE \count_new_0_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[3]),
        .Q(\count_new_0_reg_304_reg_n_3_[3] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[4]),
        .Q(\count_new_0_reg_304_reg_n_3_[4] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_new_0_reg_304_reg[4]_i_1_n_3 ,\count_new_0_reg_304_reg[4]_i_1_n_4 ,\count_new_0_reg_304_reg[4]_i_1_n_5 ,\count_new_0_reg_304_reg[4]_i_1_n_6 }),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[4:1]),
        .S(count[4:1]));
  FDRE \count_new_0_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[5]),
        .Q(\count_new_0_reg_304_reg_n_3_[5] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[6]),
        .Q(\count_new_0_reg_304_reg_n_3_[6] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[7]),
        .Q(\count_new_0_reg_304_reg_n_3_[7] ),
        .R(count_new_0_reg_304));
  FDRE \count_new_0_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[8]),
        .Q(\count_new_0_reg_304_reg_n_3_[8] ),
        .R(count_new_0_reg_304));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_new_0_reg_304_reg[8]_i_1 
       (.CI(\count_new_0_reg_304_reg[4]_i_1_n_3 ),
        .CO({\count_new_0_reg_304_reg[8]_i_1_n_3 ,\count_new_0_reg_304_reg[8]_i_1_n_4 ,\count_new_0_reg_304_reg[8]_i_1_n_5 ,\count_new_0_reg_304_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_521_p2[8:5]),
        .S(count[8:5]));
  FDRE \count_new_0_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3040),
        .D(add_ln457_fu_521_p2[9]),
        .Q(\count_new_0_reg_304_reg_n_3_[9] ),
        .R(count_new_0_reg_304));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_304_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_505
       (.CO(p_0_in),
        .D(bck_motion_en),
        .E(count_new_0_reg_3040),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_505_n_5),
        .ap_clk(ap_clk),
        .count_new_0_reg_304(count_new_0_reg_304),
        .icmp_ln455_reg_579(icmp_ln455_reg_579),
        .s(s),
        .\s_reg[0] (\count_new_0_reg_304[31]_i_5_n_3 ),
        .\s_reg[0]_0 (\count_new_0_reg_304[31]_i_6_n_3 ),
        .\s_reg[0]_1 (\count_new_0_reg_304[31]_i_7_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_315
       (.B({grp_v_tpgHlsDataFlow_fu_315_n_27,grp_v_tpgHlsDataFlow_fu_315_n_28,grp_v_tpgHlsDataFlow_fu_315_n_29}),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/icmp_ln1073_3_fu_391_p2 ),
        .D(grp_v_tpgHlsDataFlow_fu_315_n_84),
        .DI(CTRL_s_axi_U_n_15),
        .E(\tpgBackground_U0/rampVal_2_new_0_fu_2700 ),
        .O({CTRL_s_axi_U_n_243,CTRL_s_axi_U_n_244,CTRL_s_axi_U_n_245,CTRL_s_axi_U_n_246}),
        .Q(\tpgBackground_U0/y_1_reg_1238 ),
        .S({CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60}),
        .add_ln1258_2_fu_1524_p2__0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2__0 ),
        .\add_ln1259_reg_3251_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_32510 ),
        .add_ln1298_fu_1614_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1614_p2 ),
        .add_ln1329_fu_245_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/add_ln1329_fu_245_p2 ),
        .add_ln1398_fu_187_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1398_fu_187_p2 ),
        .\add_ln1488_reg_1251_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_218),
        .\add_ln1488_reg_1251_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_226),
        .\add_ln1488_reg_1251_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_217),
        .\add_ln1488_reg_1251_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_253),
        .\add_ln1488_reg_1251_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_321),
        .\add_ln1488_reg_1251_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_200),
        .\add_ln1488_reg_1251_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_208),
        .\add_ln1488_reg_1251_reg[6] ({\tpgBackground_U0/add_ln1488_reg_1251 [6:5],\tpgBackground_U0/add_ln1488_reg_1251 [1]}),
        .\add_ln1488_reg_1251_reg[7] (grp_v_tpgHlsDataFlow_fu_315_n_169),
        .and_ln1219_reg_3192_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter10_reg ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (grp_v_tpgHlsDataFlow_fu_315_n_172),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 (grp_v_tpgHlsDataFlow_fu_315_n_174),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 (grp_v_tpgHlsDataFlow_fu_315_n_176),
        .\and_ln1219_reg_3192_reg[0] (CTRL_s_axi_U_n_213),
        .and_ln1379_1_fu_459_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/and_ln1379_1_fu_459_p2 ),
        .and_ln1560_1_fu_473_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_fu_473_p2 ),
        .and_ln1560_1_reg_575_pp0_iter1_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/and_ln1560_1_reg_575_pp0_iter1_reg ),
        .and_ln1756_3_fu_549_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_fu_549_p2 ),
        .and_ln1756_3_reg_774_pp0_iter1_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_3_reg_774_pp0_iter1_reg ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_113),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_120),
        .\and_ln1756_reg_746_pp0_iter1_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_118),
        .\ap_CS_fsm_reg[2] (\tpgBackground_U0/ap_CS_fsm_state3 ),
        .\ap_CS_fsm_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_328),
        .\ap_CS_fsm_reg[2]_1 (CTRL_s_axi_U_n_356),
        .\ap_CS_fsm_reg[3] (ap_NS_fsm[3]),
        .\ap_CS_fsm_reg[3]_0 (CTRL_s_axi_U_n_355),
        .ap_block_pp0_stage0_subdone(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(CTRL_s_axi_U_n_354),
        .ap_enable_reg_pp0_iter10(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter10 ),
        .ap_enable_reg_pp0_iter11(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter11 ),
        .ap_enable_reg_pp0_iter11_reg(grp_v_tpgHlsDataFlow_fu_315_n_228),
        .ap_enable_reg_pp0_iter11_reg_0(grp_v_tpgHlsDataFlow_fu_315_n_249),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter12_reg(grp_v_tpgHlsDataFlow_fu_315_n_64),
        .ap_enable_reg_pp0_iter4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter4 ),
        .ap_enable_reg_pp0_iter5(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter5 ),
        .ap_enable_reg_pp0_iter9(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter9 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg(grp_v_tpgHlsDataFlow_fu_315_n_282),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg(grp_v_tpgHlsDataFlow_fu_315_n_329),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_n_3),
        .\bSerie_V_reg[0]__0 (grp_v_tpgHlsDataFlow_fu_315_n_90),
        .\bSerie_V_reg[21] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_4_fu_2178_p3 ),
        .\bSerie_V_reg[22] (grp_v_tpgHlsDataFlow_fu_315_n_237),
        .\bSerie_V_reg[23] (grp_v_tpgHlsDataFlow_fu_315_n_220),
        .\bSerie_V_reg[23]_0 (grp_v_tpgHlsDataFlow_fu_315_n_238),
        .\bSerie_V_reg[24] (grp_v_tpgHlsDataFlow_fu_315_n_221),
        .\bSerie_V_reg[24]_0 (grp_v_tpgHlsDataFlow_fu_315_n_239),
        .\bSerie_V_reg[25] (grp_v_tpgHlsDataFlow_fu_315_n_223),
        .\bSerie_V_reg[25]_0 (grp_v_tpgHlsDataFlow_fu_315_n_240),
        .\bSerie_V_reg[26] (grp_v_tpgHlsDataFlow_fu_315_n_168),
        .\bSerie_V_reg[26]_0 (grp_v_tpgHlsDataFlow_fu_315_n_241),
        .\bSerie_V_reg[27] (grp_v_tpgHlsDataFlow_fu_315_n_242),
        .\bSerie_V_reg[3]__0 (grp_v_tpgHlsDataFlow_fu_315_n_89),
        .\b_reg_3211_pp0_iter10_reg_reg[1]__0 (grp_v_tpgHlsDataFlow_fu_315_n_319),
        .\b_reg_3211_pp0_iter10_reg_reg[3]__0 (grp_v_tpgHlsDataFlow_fu_315_n_222),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0 (grp_v_tpgHlsDataFlow_fu_315_n_224),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 (grp_v_tpgHlsDataFlow_fu_315_n_255),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0 (grp_v_tpgHlsDataFlow_fu_315_n_225),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 (grp_v_tpgHlsDataFlow_fu_315_n_254),
        .\b_reg_3211_pp0_iter10_reg_reg[7]__0 (grp_v_tpgHlsDataFlow_fu_315_n_227),
        .cmp19248_fu_207_p2__20(\MultiPixStream2AXIvideo_U0/cmp19248_fu_207_p2__20 ),
        .cmp2_i322_fu_630_p2(\tpgBackground_U0/cmp2_i322_fu_630_p2 ),
        .cmp6_i_fu_650_p2(\tpgBackground_U0/cmp6_i_fu_650_p2 ),
        .fid(fid),
        .\gSerie_V_reg[21] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 (grp_v_tpgHlsDataFlow_fu_315_n_216),
        .\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 (grp_v_tpgHlsDataFlow_fu_315_n_215),
        .\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [6:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg [1]}),
        .\g_2_reg_3269_reg[7] ({CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358,CTRL_s_axi_U_n_359,CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361,CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363,CTRL_s_axi_U_n_364}),
        .g_reg_3206_pp0_iter4_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter4_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_315_n_207),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_0 ),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 [5:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 [0]}),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_1 ),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg(CTRL_s_axi_U_n_205),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001_ap_return_0 ),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg(CTRL_s_axi_U_n_195),
        .grp_v_tpgHlsDataFlow_fu_315_ap_continue(grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .\hBarSel_2_reg[0] (\s_reg_n_3_[0] ),
        .\hBarSel_4_loc_0_fu_294_reg[2] (CTRL_s_axi_U_n_349),
        .\hBarSel_4_loc_0_fu_294_reg[2]_0 ({\s_reg_n_3_[2] ,\s_reg_n_3_[1] }),
        .\hdata_flag_1_fu_458_reg[0] (CTRL_s_axi_U_n_351),
        .\hdata_loc_0_fu_274_reg[0] (bckgndId),
        .\hdata_loc_0_fu_274_reg[0]_0 (CTRL_s_axi_U_n_174),
        .\hdata_loc_0_fu_274_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_244),
        .\hdata_loc_0_fu_274_reg[6] ({\tpgBackground_U0/hdata_loc_0_fu_274 [6:5],\tpgBackground_U0/hdata_loc_0_fu_274 [1]}),
        .\hdata_new_0_fu_278_reg[0] (CTRL_s_axi_U_n_177),
        .\i_fu_94_reg[9] (i_fu_94),
        .icmp_ln1027_reg_3158_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter10_reg ),
        .\icmp_ln1050_reg_3196_reg[0] (CTRL_s_axi_U_n_225),
        .\icmp_ln1050_reg_3196_reg[0]_0 (CTRL_s_axi_U_n_201),
        .\icmp_ln1584_reg_3164_reg[0] (CTRL_s_axi_U_n_215),
        .icmp_ln518_fu_859_p2_carry__0(height),
        .in({\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 [7],\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 [5:0],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [6:5],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [2],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [0],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [7],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [5:3],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 [0]}),
        .\int_width_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln520_fu_1123_p2105_in ),
        .\j_fu_104_reg[9] (\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151/j_fu_104_reg ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .or_ln1592_2_reg_1266(\tpgBackground_U0/or_ln1592_2_reg_1266 ),
        .\or_ln1592_2_reg_1266_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_219),
        .\or_ln1592_2_reg_1266_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_243),
        .or_ln1592_reg_1256(\tpgBackground_U0/or_ln1592_reg_1256 ),
        .\or_ln1592_reg_1256_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_232),
        .\or_ln1592_reg_1256_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_233),
        .\or_ln1592_reg_1256_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_315_n_234),
        .\or_ln1592_reg_1256_reg[0]_2 (grp_v_tpgHlsDataFlow_fu_315_n_235),
        .out({p_reg_reg_i_2_n_15,p_reg_reg_i_2_n_16,p_reg_reg_i_2_n_17,p_reg_reg_i_2_n_18,p_reg_reg_i_3_n_23,p_reg_reg_i_3_n_24,p_reg_reg_i_3_n_25,p_reg_reg_i_3_n_26,p_reg_reg_i_3_n_27,p_reg_reg_i_3_n_28,p_reg_reg_i_3_n_29,p_reg_reg_i_3_n_30,p_reg_reg_i_3_n_31,p_reg_reg_i_3_n_32,p_reg_reg_i_3_n_33,p_reg_reg_i_3_n_34,p_reg_reg_i_3_n_35,p_reg_reg_i_3_n_36,p_reg_reg_i_3_n_37,p_reg_reg_i_3_n_38}),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .p(ZplateHorContDelta),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 (CTRL_s_axi_U_n_8),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 (CTRL_s_axi_U_n_7),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 (CTRL_s_axi_U_n_216),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 (CTRL_s_axi_U_n_190),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 (CTRL_s_axi_U_n_193),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (CTRL_s_axi_U_n_200),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_164),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (CTRL_s_axi_U_n_210),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (CTRL_s_axi_U_n_185),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (CTRL_s_axi_U_n_173),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (CTRL_s_axi_U_n_199),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 (CTRL_s_axi_U_n_143),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (CTRL_s_axi_U_n_217),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (CTRL_s_axi_U_n_186),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (CTRL_s_axi_U_n_191),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (CTRL_s_axi_U_n_192),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (data_in),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 (CTRL_s_axi_U_n_206),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (CTRL_s_axi_U_n_176),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 (CTRL_s_axi_U_n_212),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 (CTRL_s_axi_U_n_69),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 (colorFormat),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (CTRL_s_axi_U_n_11),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (CTRL_s_axi_U_n_203),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 (CTRL_s_axi_U_n_182),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 (CTRL_s_axi_U_n_68),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970_ap_return_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 (CTRL_s_axi_U_n_181),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 (CTRL_s_axi_U_n_204),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 (CTRL_s_axi_U_n_208),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 (CTRL_s_axi_U_n_223),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (CTRL_s_axi_U_n_172),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (CTRL_s_axi_U_n_180),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (CTRL_s_axi_U_n_146),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (CTRL_s_axi_U_n_194),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (CTRL_s_axi_U_n_187),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 (CTRL_s_axi_U_n_198),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 (CTRL_s_axi_U_n_214),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 (CTRL_s_axi_U_n_220),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_161),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] (CTRL_s_axi_U_n_207),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (CTRL_s_axi_U_n_219),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_162),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_163),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ({CTRL_s_axi_U_n_165,\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o }),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (CTRL_s_axi_U_n_218),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (CTRL_s_axi_U_n_171),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (CTRL_s_axi_U_n_142),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (CTRL_s_axi_U_n_209),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (CTRL_s_axi_U_n_211),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (CTRL_s_axi_U_n_188),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (CTRL_s_axi_U_n_156),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 (CTRL_s_axi_U_n_10),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 (CTRL_s_axi_U_n_6),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 (CTRL_s_axi_U_n_9),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 (CTRL_s_axi_U_n_145),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 (CTRL_s_axi_U_n_5),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 (CTRL_s_axi_U_n_121),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 (CTRL_s_axi_U_n_184),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (CTRL_s_axi_U_n_175),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (CTRL_s_axi_U_n_144),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (CTRL_s_axi_U_n_155),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o ),
        .p_59_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/p_59_in ),
        .p_5_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/p_5_in ),
        .p_reg_reg(grp_v_tpgHlsDataFlow_fu_315_n_138),
        .p_reg_reg_0(grp_v_tpgHlsDataFlow_fu_315_n_156),
        .p_reg_reg_1(grp_v_tpgHlsDataFlow_fu_315_n_171),
        .p_reg_reg_10(grp_v_tpgHlsDataFlow_fu_315_n_322),
        .p_reg_reg_11(grp_v_tpgHlsDataFlow_fu_315_n_323),
        .p_reg_reg_2(grp_v_tpgHlsDataFlow_fu_315_n_173),
        .p_reg_reg_3(grp_v_tpgHlsDataFlow_fu_315_n_175),
        .p_reg_reg_4(grp_v_tpgHlsDataFlow_fu_315_n_185),
        .p_reg_reg_5(grp_v_tpgHlsDataFlow_fu_315_n_245),
        .p_reg_reg_6(grp_v_tpgHlsDataFlow_fu_315_n_246),
        .p_reg_reg_7(grp_v_tpgHlsDataFlow_fu_315_n_247),
        .p_reg_reg_8(grp_v_tpgHlsDataFlow_fu_315_n_248),
        .p_reg_reg_9(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_1524_p2 ),
        .phi_ln991_loc_fu_110(\MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_110 ),
        .\phi_mul_fu_446_reg[11] ({CTRL_s_axi_U_n_252,CTRL_s_axi_U_n_253,CTRL_s_axi_U_n_254,CTRL_s_axi_U_n_255}),
        .\phi_mul_fu_446_reg[14] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ),
        .\phi_mul_fu_446_reg[15] (grp_v_tpgHlsDataFlow_fu_315_n_272),
        .\phi_mul_fu_446_reg[15]_0 ({CTRL_s_axi_U_n_256,CTRL_s_axi_U_n_257,CTRL_s_axi_U_n_258,CTRL_s_axi_U_n_259}),
        .\phi_mul_fu_446_reg[15]_1 (ZplateHorContStart),
        .\phi_mul_fu_446_reg[7] ({CTRL_s_axi_U_n_248,CTRL_s_axi_U_n_249,CTRL_s_axi_U_n_250,CTRL_s_axi_U_n_251}),
        .q0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/q0 ),
        .\q0_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_14),
        .\q0_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_59),
        .\q0_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_315_n_183),
        .\q0_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_6),
        .\q0_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_n_7),
        .\q0_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_315_n_11),
        .\q0_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_315_n_26),
        .\q0_reg[1]_3 (grp_v_tpgHlsDataFlow_fu_315_n_43),
        .\q0_reg[1]_4 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 [1]}),
        .\q0_reg[1]_5 (grp_v_tpgHlsDataFlow_fu_315_n_166),
        .\q0_reg[1]_6 (grp_v_tpgHlsDataFlow_fu_315_n_167),
        .\q0_reg[1]_7 (grp_v_tpgHlsDataFlow_fu_315_n_206),
        .\q0_reg[1]_8 (grp_v_tpgHlsDataFlow_fu_315_n_231),
        .\q0_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_8),
        .\q0_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_315_n_330),
        .\q0_reg[3]_1 ({grp_v_tpgHlsDataFlow_fu_315_n_331,grp_v_tpgHlsDataFlow_fu_315_n_332,grp_v_tpgHlsDataFlow_fu_315_n_333}),
        .\q0_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_160),
        .\q0_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_315_n_184),
        .\q0_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_119),
        .\q0_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_315_n_195),
        .\q0_reg[5]_1 ({grp_v_tpgHlsDataFlow_fu_315_n_334,grp_v_tpgHlsDataFlow_fu_315_n_335,grp_v_tpgHlsDataFlow_fu_315_n_336}),
        .\q0_reg[6] (grp_v_tpgHlsDataFlow_fu_315_n_15),
        .\q0_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_315_n_61),
        .\q0_reg[7] (grp_v_tpgHlsDataFlow_fu_315_n_5),
        .\q0_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_315_n_12),
        .\q0_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_315_n_41),
        .\q0_reg[7]_10 (CTRL_s_axi_U_n_352),
        .\q0_reg[7]_11 (CTRL_s_axi_U_n_353),
        .\q0_reg[7]_2 (grp_v_tpgHlsDataFlow_fu_315_n_42),
        .\q0_reg[7]_3 (grp_v_tpgHlsDataFlow_fu_315_n_107),
        .\q0_reg[7]_4 (grp_v_tpgHlsDataFlow_fu_315_n_108),
        .\q0_reg[7]_5 (grp_v_tpgHlsDataFlow_fu_315_n_170),
        .\q0_reg[7]_6 (grp_v_tpgHlsDataFlow_fu_315_n_178),
        .\q0_reg[7]_7 ({grp_v_tpgHlsDataFlow_fu_315_n_179,grp_v_tpgHlsDataFlow_fu_315_n_180}),
        .\q0_reg[7]_8 (grp_v_tpgHlsDataFlow_fu_315_n_181),
        .\q0_reg[7]_9 ({grp_v_tpgHlsDataFlow_fu_315_n_229,grp_v_tpgHlsDataFlow_fu_315_n_230}),
        .\rSerie_V_reg[0]__0 (CTRL_s_axi_U_n_183),
        .\rSerie_V_reg[21] (grp_v_tpgHlsDataFlow_fu_315_n_201),
        .\rSerie_V_reg[26] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter10_reg ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 (grp_v_tpgHlsDataFlow_fu_315_n_197),
        .\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 (grp_v_tpgHlsDataFlow_fu_315_n_199),
        .\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 (grp_v_tpgHlsDataFlow_fu_315_n_202),
        .\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 (grp_v_tpgHlsDataFlow_fu_315_n_203),
        .\rampStart_load_reg_1217_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_157),
        .\rampStart_load_reg_1217_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_252),
        .\rampStart_load_reg_1217_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_251),
        .\rampStart_load_reg_1217_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_204),
        .\rampStart_load_reg_1217_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_194),
        .\rampStart_load_reg_1217_reg[5] (grp_v_tpgHlsDataFlow_fu_315_n_196),
        .\rampStart_load_reg_1217_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_315_n_320),
        .\rampStart_load_reg_1217_reg[6] (grp_v_tpgHlsDataFlow_fu_315_n_155),
        .\rampStart_load_reg_1217_reg[7] ({\tpgBackground_U0/rampStart_load_reg_1217 [7],\tpgBackground_U0/rampStart_load_reg_1217 [5],\tpgBackground_U0/rampStart_load_reg_1217 [3:0]}),
        .\rampStart_load_reg_1217_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_315_n_250),
        .\rampStart_reg[3] ({CTRL_s_axi_U_n_344,CTRL_s_axi_U_n_345,CTRL_s_axi_U_n_346,CTRL_s_axi_U_n_347}),
        .\rampStart_reg[7] (\tpgBackground_U0/rampStart_reg ),
        .\rampStart_reg[7]_0 (motionSpeed),
        .\rampStart_reg[7]_1 ({CTRL_s_axi_U_n_270,CTRL_s_axi_U_n_271,CTRL_s_axi_U_n_272,CTRL_s_axi_U_n_273}),
        .\rampVal_2_loc_0_fu_266_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1584_fu_1911_p3 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1584_fu_1911_p3 [5]}),
        .\rampVal_2_loc_0_fu_266_reg[7]_0 (CTRL_s_axi_U_n_350),
        .\rampVal_3_loc_0_fu_302_reg[1] (\tpgBackground_U0/rampVal_3_loc_0_fu_302 ),
        .\rampVal_3_loc_0_fu_302_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_n_327),
        .\rampVal_3_loc_0_fu_302_reg[2] (grp_v_tpgHlsDataFlow_fu_315_n_236),
        .\rampVal_3_loc_0_fu_302_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_315_n_326),
        .\rampVal_3_loc_0_fu_302_reg[3] (grp_v_tpgHlsDataFlow_fu_315_n_325),
        .\rampVal_3_loc_0_fu_302_reg[4] (grp_v_tpgHlsDataFlow_fu_315_n_324),
        .\rampVal_loc_0_fu_298_reg[7] (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\rampVal_reg[0] (CTRL_s_axi_U_n_224),
        .sel({grp_v_tpgHlsDataFlow_fu_315_n_30,grp_v_tpgHlsDataFlow_fu_315_n_31,grp_v_tpgHlsDataFlow_fu_315_n_32,grp_v_tpgHlsDataFlow_fu_315_n_33,grp_v_tpgHlsDataFlow_fu_315_n_34,grp_v_tpgHlsDataFlow_fu_315_n_35,grp_v_tpgHlsDataFlow_fu_315_n_36,grp_v_tpgHlsDataFlow_fu_315_n_37,grp_v_tpgHlsDataFlow_fu_315_n_38,grp_v_tpgHlsDataFlow_fu_315_n_39,grp_v_tpgHlsDataFlow_fu_315_n_40}),
        .\select_ln260_reg_1223_reg[7] ({grp_v_tpgHlsDataFlow_fu_315_n_337,grp_v_tpgHlsDataFlow_fu_315_n_338,grp_v_tpgHlsDataFlow_fu_315_n_339,grp_v_tpgHlsDataFlow_fu_315_n_340,grp_v_tpgHlsDataFlow_fu_315_n_341,grp_v_tpgHlsDataFlow_fu_315_n_342,grp_v_tpgHlsDataFlow_fu_315_n_343,grp_v_tpgHlsDataFlow_fu_315_n_344}),
        .select_ln993_fu_320_p3(select_ln993_fu_320_p3),
        .tmp_last_V_reg_381(tmp_last_V_reg_381),
        .\tmp_last_V_reg_381_reg[0] ({CTRL_s_axi_U_n_263,CTRL_s_axi_U_n_264,CTRL_s_axi_U_n_265}),
        .trunc_ln1_fu_229_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/trunc_ln1_fu_229_p4 ),
        .trunc_ln520_reg_3137_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter10_reg ),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_165),
        .trunc_ln520_reg_3137_pp0_iter8_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter8_reg ),
        .trunc_ln520_reg_3137_pp0_iter9_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter9_reg ),
        .trunc_ln_fu_157_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/trunc_ln_fu_157_p4 ),
        .\vHatch[0]_i_3 (CTRL_s_axi_U_n_106),
        .\vHatch_reg[0] (grp_v_tpgHlsDataFlow_fu_315_n_177),
        .\vHatch_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_315_n_182),
        .\vHatch_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_315_n_198),
        .\vHatch_reg[0]_i_7 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/add_ln1404_fu_217_p2 ),
        .\xBar_V_loc_0_fu_290_reg[10] (CTRL_s_axi_U_n_189),
        .\xCount_V_2_reg[0] (CTRL_s_axi_U_n_91),
        .\xCount_V_2_reg[9]_i_4 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/sub40_fu_317_p2 ),
        .\xCount_V_3_reg[1] (grp_v_tpgHlsDataFlow_fu_315_n_131),
        .\xCount_V_3_reg[3] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/trunc_ln5_fu_231_p4 ),
        .\xCount_V_3_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/xCount_V_3 ),
        .\xCount_V_3_reg[9]_0 (CTRL_s_axi_U_n_34),
        .\xCount_V_3_reg[9]_1 (CTRL_s_axi_U_n_61),
        .\x_2_reg_3129_pp0_iter9_reg_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter9_reg ),
        .\x_fu_450_reg[0] (CTRL_s_axi_U_n_202),
        .\x_fu_450_reg[15]_i_4 ({width[15],width[11:0]}),
        .\yCount_V_3_reg[0] ({CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .\yCount_V_3_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/yCount_V_3_reg ),
        .\yCount_V_3_reg[9]_i_10 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/add_ln1511_fu_247_p2 ),
        .\yCount_V_3_reg[9]_i_5 ({CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64}),
        .\zonePlateVAddr_loc_0_fu_286_reg[0] (CTRL_s_axi_U_n_221),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (CTRL_s_axi_U_n_222),
        .\zonePlateVDelta_loc_0_fu_282_reg[14] (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (grp_v_tpgHlsDataFlow_fu_315_n_271),
        .\zonePlateVDelta_reg[0] (CTRL_s_axi_U_n_348),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart),
        .\zonePlateVDelta_reg[15]_i_4 (ZplateVerContDelta));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_315_n_328),
        .Q(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln455_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_505_n_5),
        .Q(icmp_ln455_reg_579),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    p_reg_reg_i_2
       (.ADDRARDADDR({grp_v_tpgHlsDataFlow_fu_315_n_30,grp_v_tpgHlsDataFlow_fu_315_n_31,grp_v_tpgHlsDataFlow_fu_315_n_32,grp_v_tpgHlsDataFlow_fu_315_n_33,grp_v_tpgHlsDataFlow_fu_315_n_34,grp_v_tpgHlsDataFlow_fu_315_n_35,grp_v_tpgHlsDataFlow_fu_315_n_36,grp_v_tpgHlsDataFlow_fu_315_n_37,grp_v_tpgHlsDataFlow_fu_315_n_38,grp_v_tpgHlsDataFlow_fu_315_n_39,grp_v_tpgHlsDataFlow_fu_315_n_40,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_p_reg_reg_i_2_DOADO_UNCONNECTED[15:4],p_reg_reg_i_2_n_15,p_reg_reg_i_2_n_16,p_reg_reg_i_2_n_17,p_reg_reg_i_2_n_18}),
        .DOBDO(NLW_p_reg_reg_i_2_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_p_reg_reg_i_2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_p_reg_reg_i_2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    p_reg_reg_i_3
       (.ADDRARDADDR({1'b1,grp_v_tpgHlsDataFlow_fu_315_n_30,grp_v_tpgHlsDataFlow_fu_315_n_31,grp_v_tpgHlsDataFlow_fu_315_n_32,grp_v_tpgHlsDataFlow_fu_315_n_33,grp_v_tpgHlsDataFlow_fu_315_n_34,grp_v_tpgHlsDataFlow_fu_315_n_35,grp_v_tpgHlsDataFlow_fu_315_n_36,grp_v_tpgHlsDataFlow_fu_315_n_37,grp_v_tpgHlsDataFlow_fu_315_n_38,grp_v_tpgHlsDataFlow_fu_315_n_39,grp_v_tpgHlsDataFlow_fu_315_n_40,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_p_reg_reg_i_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_p_reg_reg_i_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_p_reg_reg_i_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_p_reg_reg_i_3_DOADO_UNCONNECTED[31:16],p_reg_reg_i_3_n_23,p_reg_reg_i_3_n_24,p_reg_reg_i_3_n_25,p_reg_reg_i_3_n_26,p_reg_reg_i_3_n_27,p_reg_reg_i_3_n_28,p_reg_reg_i_3_n_29,p_reg_reg_i_3_n_30,p_reg_reg_i_3_n_31,p_reg_reg_i_3_n_32,p_reg_reg_i_3_n_33,p_reg_reg_i_3_n_34,p_reg_reg_i_3_n_35,p_reg_reg_i_3_n_36,p_reg_reg_i_3_n_37,p_reg_reg_i_3_n_38}),
        .DOBDO(NLW_p_reg_reg_i_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_p_reg_reg_i_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_p_reg_reg_i_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_p_reg_reg_i_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_p_reg_reg_i_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_p_reg_reg_i_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_p_reg_reg_i_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_p_reg_reg_i_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (data_in),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_v_tpgHlsDataFlow_fu_315_ap_continue(grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .tmp_last_V_reg_381(tmp_last_V_reg_381));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_537_p4[23]),
        .I1(tmp_1_fu_537_p4[22]),
        .O(\s[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_537_p4[21]),
        .I1(tmp_1_fu_537_p4[20]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_537_p4[19]),
        .I1(tmp_1_fu_537_p4[18]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_537_p4[17]),
        .I1(tmp_1_fu_537_p4[16]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_537_p4[15]),
        .I1(tmp_1_fu_537_p4[14]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_537_p4[13]),
        .I1(tmp_1_fu_537_p4[12]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_537_p4[11]),
        .I1(tmp_1_fu_537_p4[10]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_537_p4[9]),
        .I1(tmp_1_fu_537_p4[8]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_537_p4[1]),
        .I1(tmp_1_fu_537_p4[0]),
        .O(\s[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_537_p4[7]),
        .I1(tmp_1_fu_537_p4[6]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_537_p4[5]),
        .I1(tmp_1_fu_537_p4[4]),
        .O(\s[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_22 
       (.I0(tmp_1_fu_537_p4[3]),
        .I1(tmp_1_fu_537_p4[2]),
        .O(\s[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_23 
       (.I0(tmp_1_fu_537_p4[0]),
        .I1(tmp_1_fu_537_p4[1]),
        .O(\s[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_537_p4[28]),
        .O(\s[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_537_p4[27]),
        .I1(tmp_1_fu_537_p4[26]),
        .O(\s[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_537_p4[25]),
        .I1(tmp_1_fu_537_p4[24]),
        .O(\s[0]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[0]_i_2_n_10 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_14_n_3 ,\s_reg[0]_i_14_n_4 ,\s_reg[0]_i_14_n_5 ,\s_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s[0]_i_19_n_3 }),
        .O(\NLW_s_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 ,\s[0]_i_22_n_3 ,\s[0]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .S({tmp_1_fu_537_p4[0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_3 ),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [3],p_0_in,\s_reg[0]_i_3_n_5 ,\s_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_537_p4[28],1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\s[0]_i_6_n_3 ,\s[0]_i_7_n_3 ,\s[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_5 
       (.CI(\s_reg[0]_i_9_n_3 ),
        .CO({\s_reg[0]_i_5_n_3 ,\s_reg[0]_i_5_n_4 ,\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_10_n_3 ,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 ,\s[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_9 
       (.CI(\s_reg[0]_i_14_n_3 ),
        .CO({\s_reg[0]_i_9_n_3 ,\s_reg[0]_i_9_n_4 ,\s_reg[0]_i_9_n_5 ,\s_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[8]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[8]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[12]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[9]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[12]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CO({\s_reg[12]_i_1_n_3 ,\s_reg[12]_i_1_n_4 ,\s_reg[12]_i_1_n_5 ,\s_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[12]_i_1_n_7 ,\s_reg[12]_i_1_n_8 ,\s_reg[12]_i_1_n_9 ,\s_reg[12]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[12]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[12]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[12]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[16]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[16]_i_1 
       (.CI(\s_reg[12]_i_1_n_3 ),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[16]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[16]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[16]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[0]_i_2_n_9 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[20]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[17]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[20]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CO({\s_reg[20]_i_1_n_3 ,\s_reg[20]_i_1_n_4 ,\s_reg[20]_i_1_n_5 ,\s_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[20]_i_1_n_7 ,\s_reg[20]_i_1_n_8 ,\s_reg[20]_i_1_n_9 ,\s_reg[20]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[20]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[20]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[20]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[24]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[24]_i_1 
       (.CI(\s_reg[20]_i_1_n_3 ),
        .CO({\s_reg[24]_i_1_n_3 ,\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[24]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[24]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[24]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[28]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[25]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[28]_i_1 
       (.CI(\s_reg[24]_i_1_n_3 ),
        .CO({\NLW_s_reg[28]_i_1_CO_UNCONNECTED [3],\s_reg[28]_i_1_n_4 ,\s_reg[28]_i_1_n_5 ,\s_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[28]_i_1_n_7 ,\s_reg[28]_i_1_n_8 ,\s_reg[28]_i_1_n_9 ,\s_reg[28]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[28]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[0]_i_2_n_8 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[28]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[28]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[0]_i_2_n_7 ),
        .Q(tmp_1_fu_537_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[4]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[1]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[4]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CO({\s_reg[4]_i_1_n_3 ,\s_reg[4]_i_1_n_4 ,\s_reg[4]_i_1_n_5 ,\s_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[4]_i_1_n_7 ,\s_reg[4]_i_1_n_8 ,\s_reg[4]_i_1_n_9 ,\s_reg[4]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[4]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[4]_i_1_n_8 ),
        .Q(tmp_1_fu_537_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[4]_i_1_n_7 ),
        .Q(tmp_1_fu_537_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[8]_i_1_n_10 ),
        .Q(tmp_1_fu_537_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[8]_i_1 
       (.CI(\s_reg[4]_i_1_n_3 ),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .S(tmp_1_fu_537_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_304),
        .D(\s_reg[8]_i_1_n_9 ),
        .Q(tmp_1_fu_537_p4[6]),
        .R(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (ap_block_pp0_stage0_subdone,
    and_ln1756_3_reg_774_pp0_iter1_reg,
    \q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[3] ,
    and_ln1560_1_reg_575_pp0_iter1_reg,
    grp_tpgPatternCheckerBoard_fu_970_ap_return_0,
    \q0_reg[1]_1 ,
    \q0_reg[7]_0 ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_return_0,
    \q0_reg[0] ,
    \q0_reg[6] ,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter12,
    icmp_ln1027_reg_3158_pp0_iter10_reg,
    trunc_ln520_reg_3137_pp0_iter9_reg,
    trunc_ln520_reg_3137_pp0_iter8_reg,
    trunc_ln520_reg_3137_pp0_iter10_reg,
    \q0_reg[1]_2 ,
    B,
    sel,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[1]_3 ,
    \phi_mul_fu_446_reg[14] ,
    \q0_reg[0]_0 ,
    q0,
    \q0_reg[6]_0 ,
    ovrlayYUV_full_n,
    \int_width_reg[15] ,
    ap_enable_reg_pp0_iter12_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg,
    Q,
    or_ln1592_reg_1256,
    or_ln1592_2_reg_1266,
    fid,
    \rampStart_load_reg_1217_reg[7] ,
    \rampStart_reg[7] ,
    D,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER,
    phi_ln991_loc_fu_110,
    tmp_last_V_reg_381,
    \bSerie_V_reg[21] ,
    \bSerie_V_reg[3]__0 ,
    \bSerie_V_reg[0]__0 ,
    and_ln1219_reg_3192_pp0_iter10_reg,
    g_reg_3206_pp0_iter4_reg,
    \g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ,
    \gSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ,
    \rSerie_V_reg[26] ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_1,
    grp_tpgPatternDPColorSquare_fu_927_ap_return_0,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ,
    \q0_reg[1]_4 ,
    \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ,
    \q0_reg[5] ,
    \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ,
    \xCount_V_3_reg[9] ,
    \xCount_V_3_reg[1] ,
    \yCount_V_3_reg[9] ,
    \x_2_reg_3129_pp0_iter9_reg_reg[15] ,
    p_reg_reg,
    in,
    \rampStart_load_reg_1217_reg[6] ,
    p_reg_reg_0,
    \rampStart_load_reg_1217_reg[0] ,
    \rampVal_2_loc_0_fu_266_reg[7] ,
    \q0_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ,
    \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    \bSerie_V_reg[26] ,
    \add_ln1488_reg_1251_reg[7] ,
    \q0_reg[7]_5 ,
    p_reg_reg_1,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ,
    p_reg_reg_2,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ,
    p_reg_reg_3,
    \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ,
    \vHatch_reg[0] ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \vHatch_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[4]_0 ,
    p_reg_reg_4,
    \rampVal_loc_0_fu_298_reg[7] ,
    \rampStart_load_reg_1217_reg[4] ,
    \q0_reg[5]_0 ,
    \rampStart_load_reg_1217_reg[5] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ,
    \vHatch_reg[0]_1 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ,
    \add_ln1488_reg_1251_reg[4] ,
    \rSerie_V_reg[21] ,
    \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ,
    \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ,
    \rampStart_load_reg_1217_reg[3] ,
    \rampVal_3_loc_0_fu_302_reg[1] ,
    \q0_reg[1]_7 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    \add_ln1488_reg_1251_reg[5] ,
    \add_ln1488_reg_1251_reg[6] ,
    \hdata_loc_0_fu_274_reg[6] ,
    \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ,
    \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ,
    \add_ln1488_reg_1251_reg[2] ,
    \add_ln1488_reg_1251_reg[0] ,
    \or_ln1592_2_reg_1266_reg[0] ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \b_reg_3211_pp0_iter10_reg_reg[3]__0 ,
    \bSerie_V_reg[25] ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0 ,
    \add_ln1488_reg_1251_reg[1] ,
    \b_reg_3211_pp0_iter10_reg_reg[7]__0 ,
    ap_enable_reg_pp0_iter11_reg,
    \q0_reg[7]_9 ,
    \q0_reg[1]_8 ,
    \or_ln1592_reg_1256_reg[0] ,
    \or_ln1592_reg_1256_reg[0]_0 ,
    \or_ln1592_reg_1256_reg[0]_1 ,
    \or_ln1592_reg_1256_reg[0]_2 ,
    \rampVal_3_loc_0_fu_302_reg[2] ,
    \bSerie_V_reg[22] ,
    \bSerie_V_reg[23]_0 ,
    \bSerie_V_reg[24]_0 ,
    \bSerie_V_reg[25]_0 ,
    \bSerie_V_reg[26]_0 ,
    \bSerie_V_reg[27] ,
    \or_ln1592_2_reg_1266_reg[0]_0 ,
    \hdata_loc_0_fu_274_reg[1] ,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_enable_reg_pp0_iter11_reg_0,
    \rampStart_load_reg_1217_reg[7]_0 ,
    \rampStart_load_reg_1217_reg[2] ,
    \rampStart_load_reg_1217_reg[1] ,
    \add_ln1488_reg_1251_reg[2]_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ,
    \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[14] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    \phi_mul_fu_446_reg[15] ,
    add_ln1258_2_fu_1524_p2__0,
    p_reg_reg_9,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg,
    grp_v_tpgHlsDataFlow_fu_315_ap_continue,
    \ap_CS_fsm_reg[2] ,
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
    \ap_CS_fsm_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \j_fu_104_reg[9] ,
    \i_fu_94_reg[9] ,
    \b_reg_3211_pp0_iter10_reg_reg[1]__0 ,
    \rampStart_load_reg_1217_reg[5]_0 ,
    \add_ln1488_reg_1251_reg[3] ,
    p_reg_reg_10,
    p_reg_reg_11,
    \rampVal_3_loc_0_fu_302_reg[4] ,
    \rampVal_3_loc_0_fu_302_reg[3] ,
    \rampVal_3_loc_0_fu_302_reg[2]_0 ,
    \rampVal_3_loc_0_fu_302_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[5]_1 ,
    \select_ln260_reg_1223_reg[7] ,
    ap_clk,
    p_5_in,
    and_ln1756_3_fu_549_p2,
    ap_rst_n_inv,
    and_ln1560_1_fu_473_p2,
    and_ln1379_1_fu_459_p2,
    p,
    out,
    p_59_in,
    \q0_reg[7]_10 ,
    O,
    \phi_mul_fu_446_reg[7] ,
    \phi_mul_fu_446_reg[11] ,
    \phi_mul_fu_446_reg[15]_0 ,
    \q0_reg[7]_11 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \icmp_ln1050_reg_3196_reg[0] ,
    \icmp_ln1050_reg_3196_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \xBar_V_loc_0_fu_290_reg[10] ,
    \hdata_flag_1_fu_458_reg[0] ,
    \hdata_new_0_fu_278_reg[0] ,
    \icmp_ln1584_reg_3164_reg[0] ,
    cmp6_i_fu_650_p2,
    \and_ln1219_reg_3192_reg[0] ,
    cmp2_i322_fu_630_p2,
    \hdata_loc_0_fu_274_reg[0] ,
    grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_1 ,
    \rampStart_reg[7]_0 ,
    \rampStart_reg[3] ,
    \rampStart_reg[7]_1 ,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \tmp_last_V_reg_381_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ,
    \xCount_V_3_reg[9]_0 ,
    CO,
    \xCount_V_3_reg[3] ,
    DI,
    S,
    \xCount_V_3_reg[9]_1 ,
    \yCount_V_3_reg[9]_i_5 ,
    \yCount_V_3_reg[0] ,
    \yCount_V_3_reg[9]_i_10 ,
    trunc_ln1_fu_229_p4,
    add_ln1329_fu_245_p2,
    \x_fu_450_reg[15]_i_4 ,
    \xCount_V_2_reg[9]_i_4 ,
    trunc_ln_fu_157_p4,
    icmp_ln518_fu_859_p2_carry__0,
    \vHatch_reg[0]_i_7 ,
    add_ln1398_fu_187_p2,
    \xCount_V_2_reg[0] ,
    \vHatch[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \hdata_loc_0_fu_274_reg[0]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \rampVal_2_loc_0_fu_266_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \rSerie_V_reg[0]__0 ,
    \zonePlateVDelta_reg[15] ,
    add_ln1298_fu_1614_p2,
    ap_rst_n,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ,
    \hBarSel_4_loc_0_fu_294_reg[2] ,
    \hBarSel_4_loc_0_fu_294_reg[2]_0 ,
    \hBarSel_2_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ,
    \zonePlateVAddr_loc_0_fu_286_reg[0] ,
    \rampVal_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ,
    \zonePlateVDelta_reg[15]_i_4 ,
    \phi_mul_fu_446_reg[15]_1 ,
    \x_fu_450_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done,
    \zonePlateVDelta_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ,
    E,
    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0,
    m_axis_video_TREADY_int_regslice,
    cmp19248_fu_207_p2__20,
    select_ln993_fu_320_p3,
    \add_ln1259_reg_3251_reg[15] ,
    \g_2_reg_3269_reg[7] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 );
  output ap_block_pp0_stage0_subdone;
  output and_ln1756_3_reg_774_pp0_iter1_reg;
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[3] ;
  output and_ln1560_1_reg_575_pp0_iter1_reg;
  output [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  output \q0_reg[1]_1 ;
  output \q0_reg[7]_0 ;
  output [0:0]grp_tpgPatternTartanColorBars_fu_1001_ap_return_0;
  output \q0_reg[0] ;
  output \q0_reg[6] ;
  output ap_enable_reg_pp0_iter4;
  output ap_enable_reg_pp0_iter5;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter11;
  output ap_enable_reg_pp0_iter12;
  output icmp_ln1027_reg_3158_pp0_iter10_reg;
  output trunc_ln520_reg_3137_pp0_iter9_reg;
  output trunc_ln520_reg_3137_pp0_iter8_reg;
  output trunc_ln520_reg_3137_pp0_iter10_reg;
  output \q0_reg[1]_2 ;
  output [2:0]B;
  output [10:0]sel;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[1]_3 ;
  output [14:0]\phi_mul_fu_446_reg[14] ;
  output \q0_reg[0]_0 ;
  output [0:0]q0;
  output \q0_reg[6]_0 ;
  output ovrlayYUV_full_n;
  output [0:0]\int_width_reg[15] ;
  output ap_enable_reg_pp0_iter12_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  output [0:0]Q;
  output or_ln1592_reg_1256;
  output or_ln1592_2_reg_1266;
  output fid;
  output [5:0]\rampStart_load_reg_1217_reg[7] ;
  output [7:0]\rampStart_reg[7] ;
  output [0:0]D;
  output grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  output phi_ln991_loc_fu_110;
  output tmp_last_V_reg_381;
  output [0:0]\bSerie_V_reg[21] ;
  output \bSerie_V_reg[3]__0 ;
  output \bSerie_V_reg[0]__0 ;
  output and_ln1219_reg_3192_pp0_iter10_reg;
  output [7:0]g_reg_3206_pp0_iter4_reg;
  output [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ;
  output [0:0]\gSerie_V_reg[21] ;
  output [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ;
  output [0:0]\rSerie_V_reg[26] ;
  output \q0_reg[7]_3 ;
  output \q0_reg[7]_4 ;
  output [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  output [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  output [3:0]\q0_reg[1]_4 ;
  output \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  output \q0_reg[5] ;
  output \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  output [9:0]\xCount_V_3_reg[9] ;
  output [0:0]\xCount_V_3_reg[1] ;
  output [4:0]\yCount_V_3_reg[9] ;
  output [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  output p_reg_reg;
  output [15:0]in;
  output \rampStart_load_reg_1217_reg[6] ;
  output p_reg_reg_0;
  output \rampStart_load_reg_1217_reg[0] ;
  output [1:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  output \q0_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  output \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  output \q0_reg[1]_5 ;
  output \q0_reg[1]_6 ;
  output \bSerie_V_reg[26] ;
  output \add_ln1488_reg_1251_reg[7] ;
  output \q0_reg[7]_5 ;
  output p_reg_reg_1;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  output p_reg_reg_2;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  output p_reg_reg_3;
  output \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  output \vHatch_reg[0] ;
  output \q0_reg[7]_6 ;
  output [1:0]\q0_reg[7]_7 ;
  output \q0_reg[7]_8 ;
  output \vHatch_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[4]_0 ;
  output p_reg_reg_4;
  output [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  output \rampStart_load_reg_1217_reg[4] ;
  output \q0_reg[5]_0 ;
  output \rampStart_load_reg_1217_reg[5] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  output \vHatch_reg[0]_1 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  output \add_ln1488_reg_1251_reg[4] ;
  output \rSerie_V_reg[21] ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  output \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  output \rampStart_load_reg_1217_reg[3] ;
  output [0:0]\rampVal_3_loc_0_fu_302_reg[1] ;
  output \q0_reg[1]_7 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output \add_ln1488_reg_1251_reg[5] ;
  output [2:0]\add_ln1488_reg_1251_reg[6] ;
  output [2:0]\hdata_loc_0_fu_274_reg[6] ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  output \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  output \add_ln1488_reg_1251_reg[2] ;
  output \add_ln1488_reg_1251_reg[0] ;
  output \or_ln1592_2_reg_1266_reg[0] ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  output \bSerie_V_reg[25] ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  output \add_ln1488_reg_1251_reg[1] ;
  output \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  output ap_enable_reg_pp0_iter11_reg;
  output [1:0]\q0_reg[7]_9 ;
  output \q0_reg[1]_8 ;
  output \or_ln1592_reg_1256_reg[0] ;
  output \or_ln1592_reg_1256_reg[0]_0 ;
  output \or_ln1592_reg_1256_reg[0]_1 ;
  output \or_ln1592_reg_1256_reg[0]_2 ;
  output \rampVal_3_loc_0_fu_302_reg[2] ;
  output \bSerie_V_reg[22] ;
  output \bSerie_V_reg[23]_0 ;
  output \bSerie_V_reg[24]_0 ;
  output \bSerie_V_reg[25]_0 ;
  output \bSerie_V_reg[26]_0 ;
  output \bSerie_V_reg[27] ;
  output \or_ln1592_2_reg_1266_reg[0]_0 ;
  output \hdata_loc_0_fu_274_reg[1] ;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  output ap_enable_reg_pp0_iter11_reg_0;
  output \rampStart_load_reg_1217_reg[7]_0 ;
  output \rampStart_load_reg_1217_reg[2] ;
  output \rampStart_load_reg_1217_reg[1] ;
  output \add_ln1488_reg_1251_reg[2]_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  output \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  output [14:0]\zonePlateVDelta_loc_0_fu_282_reg[14] ;
  output [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  output [0:0]\phi_mul_fu_446_reg[15] ;
  output [7:0]add_ln1258_2_fu_1524_p2__0;
  output [0:0]p_reg_reg_9;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg;
  output grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  output [6:0]\j_fu_104_reg[9] ;
  output [0:0]\i_fu_94_reg[9] ;
  output \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  output \rampStart_load_reg_1217_reg[5]_0 ;
  output \add_ln1488_reg_1251_reg[3] ;
  output p_reg_reg_10;
  output p_reg_reg_11;
  output \rampVal_3_loc_0_fu_302_reg[4] ;
  output \rampVal_3_loc_0_fu_302_reg[3] ;
  output \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg;
  output [0:0]\q0_reg[3]_0 ;
  output [2:0]\q0_reg[3]_1 ;
  output [2:0]\q0_reg[5]_1 ;
  output [7:0]\select_ln260_reg_1223_reg[7] ;
  input ap_clk;
  input p_5_in;
  input and_ln1756_3_fu_549_p2;
  input ap_rst_n_inv;
  input and_ln1560_1_fu_473_p2;
  input and_ln1379_1_fu_459_p2;
  input [15:0]p;
  input [19:0]out;
  input p_59_in;
  input \q0_reg[7]_10 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7] ;
  input [3:0]\phi_mul_fu_446_reg[11] ;
  input [3:0]\phi_mul_fu_446_reg[15]_0 ;
  input \q0_reg[7]_11 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input \icmp_ln1050_reg_3196_reg[0] ;
  input \icmp_ln1050_reg_3196_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \xBar_V_loc_0_fu_290_reg[10] ;
  input \hdata_flag_1_fu_458_reg[0] ;
  input \hdata_new_0_fu_278_reg[0] ;
  input \icmp_ln1584_reg_3164_reg[0] ;
  input cmp6_i_fu_650_p2;
  input \and_ln1219_reg_3192_reg[0] ;
  input cmp2_i322_fu_630_p2;
  input [1:0]\hdata_loc_0_fu_274_reg[0] ;
  input grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input [6:0]\rampStart_reg[7]_0 ;
  input [3:0]\rampStart_reg[3] ;
  input [3:0]\rampStart_reg[7]_1 ;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;
  input [2:0]\tmp_last_V_reg_381_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  input \xCount_V_3_reg[9]_0 ;
  input [0:0]CO;
  input [3:0]\xCount_V_3_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [0:0]\xCount_V_3_reg[9]_1 ;
  input [2:0]\yCount_V_3_reg[9]_i_5 ;
  input [2:0]\yCount_V_3_reg[0] ;
  input [4:0]\yCount_V_3_reg[9]_i_10 ;
  input [9:0]trunc_ln1_fu_229_p4;
  input [9:0]add_ln1329_fu_245_p2;
  input [12:0]\x_fu_450_reg[15]_i_4 ;
  input [13:0]\xCount_V_2_reg[9]_i_4 ;
  input [9:0]trunc_ln_fu_157_p4;
  input [14:0]icmp_ln518_fu_859_p2_carry__0;
  input [13:0]\vHatch_reg[0]_i_7 ;
  input [9:0]add_ln1398_fu_187_p2;
  input [0:0]\xCount_V_2_reg[0] ;
  input [0:0]\vHatch[0]_i_3 ;
  input [4:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \hdata_loc_0_fu_274_reg[0]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \rampVal_2_loc_0_fu_266_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \rSerie_V_reg[0]__0 ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]add_ln1298_fu_1614_p2;
  input ap_rst_n;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  input \hBarSel_4_loc_0_fu_294_reg[2] ;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  input \hBarSel_2_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  input \zonePlateVAddr_loc_0_fu_286_reg[0] ;
  input \rampVal_reg[0] ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  input [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  input [0:0]\phi_mul_fu_446_reg[15]_1 ;
  input [0:0]\x_fu_450_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done;
  input \zonePlateVDelta_reg[0] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  input [0:0]E;
  input [1:0]grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0;
  input m_axis_video_TREADY_int_regslice;
  input cmp19248_fu_207_p2__20;
  input select_ln993_fu_320_p3;
  input [0:0]\add_ln1259_reg_3251_reg[15] ;
  input [7:0]\g_2_reg_3269_reg[7] ;
  input [7:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;

  wire [2:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [7:0]add_ln1258_2_fu_1524_p2__0;
  wire [0:0]\add_ln1259_reg_3251_reg[15] ;
  wire [15:0]add_ln1298_fu_1614_p2;
  wire [9:0]add_ln1329_fu_245_p2;
  wire [9:0]add_ln1398_fu_187_p2;
  wire \add_ln1488_reg_1251_reg[0] ;
  wire \add_ln1488_reg_1251_reg[1] ;
  wire \add_ln1488_reg_1251_reg[2] ;
  wire \add_ln1488_reg_1251_reg[2]_0 ;
  wire \add_ln1488_reg_1251_reg[3] ;
  wire \add_ln1488_reg_1251_reg[4] ;
  wire \add_ln1488_reg_1251_reg[5] ;
  wire [2:0]\add_ln1488_reg_1251_reg[6] ;
  wire \add_ln1488_reg_1251_reg[7] ;
  wire and_ln1219_reg_3192_pp0_iter10_reg;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ;
  wire \and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ;
  wire \and_ln1219_reg_3192_reg[0] ;
  wire and_ln1379_1_fu_459_p2;
  wire and_ln1560_1_fu_473_p2;
  wire and_ln1560_1_reg_575_pp0_iter1_reg;
  wire and_ln1756_3_fu_549_p2;
  wire and_ln1756_3_reg_774_pp0_iter1_reg;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ;
  wire \and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ;
  wire \and_ln1756_reg_746_pp0_iter1_reg_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0;
  wire \bSerie_V_reg[0]__0 ;
  wire [0:0]\bSerie_V_reg[21] ;
  wire \bSerie_V_reg[22] ;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[23]_0 ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[24]_0 ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[25]_0 ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[26]_0 ;
  wire \bSerie_V_reg[27] ;
  wire \bSerie_V_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[3]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ;
  wire \b_reg_3211_pp0_iter10_reg_reg[7]__0 ;
  wire cmp19248_fu_207_p2__20;
  wire cmp2_i322_fu_630_p2;
  wire cmp6_i_fu_650_p2;
  wire fid;
  wire [0:0]\gSerie_V_reg[21] ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ;
  wire \g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ;
  wire [3:0]\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ;
  wire [7:0]\g_2_reg_3269_reg[7] ;
  wire [7:0]g_reg_3206_pp0_iter4_reg;
  wire \grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_970_ap_return_0;
  wire [2:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_0;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_927_ap_return_1;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1001_ap_return_0;
  wire grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_continue;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
  wire \hBarSel_2_reg[0] ;
  wire \hBarSel_4_loc_0_fu_294_reg[2] ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  wire \hdata_flag_1_fu_458_reg[0] ;
  wire [1:0]\hdata_loc_0_fu_274_reg[0] ;
  wire \hdata_loc_0_fu_274_reg[0]_0 ;
  wire \hdata_loc_0_fu_274_reg[1] ;
  wire [2:0]\hdata_loc_0_fu_274_reg[6] ;
  wire \hdata_new_0_fu_278_reg[0] ;
  wire [0:0]\i_fu_94_reg[9] ;
  wire icmp_ln1027_reg_3158_pp0_iter10_reg;
  wire \icmp_ln1050_reg_3196_reg[0] ;
  wire \icmp_ln1050_reg_3196_reg[0]_0 ;
  wire \icmp_ln1584_reg_3164_reg[0] ;
  wire [14:0]icmp_ln518_fu_859_p2_carry__0;
  wire icmp_ln934_fu_270_p2;
  wire [15:0]in;
  wire [0:0]\int_width_reg[15] ;
  wire [6:0]\j_fu_104_reg[9] ;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire m_axis_video_TREADY_int_regslice;
  wire or_ln1592_2_reg_1266;
  wire \or_ln1592_2_reg_1266_reg[0] ;
  wire \or_ln1592_2_reg_1266_reg[0]_0 ;
  wire or_ln1592_reg_1256;
  wire \or_ln1592_reg_1256_reg[0] ;
  wire \or_ln1592_reg_1256_reg[0]_0 ;
  wire \or_ln1592_reg_1256_reg[0]_1 ;
  wire \or_ln1592_reg_1256_reg[0]_2 ;
  wire [19:0]out;
  wire ovrlayYUV_U_n_31;
  wire ovrlayYUV_U_n_32;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [15:0]p;
  wire [6:1]p_0_0_0_0_0489_lcssa496_fu_254;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ;
  wire [23:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire [7:1]p_0_1_0_0_0491_lcssa499_fu_258;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire [4:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire [6:6]p_0_2_0_0_0493_lcssa502_fu_262;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ;
  wire [7:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  wire p_59_in;
  wire p_5_in;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_10;
  wire p_reg_reg_11;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire [0:0]p_reg_reg_9;
  wire phi_ln991_loc_fu_110;
  wire [3:0]\phi_mul_fu_446_reg[11] ;
  wire [14:0]\phi_mul_fu_446_reg[14] ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire [3:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [3:0]\phi_mul_fu_446_reg[7] ;
  wire [0:0]q0;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire [3:0]\q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [2:0]\q0_reg[3]_1 ;
  wire \q0_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[5]_0 ;
  wire [2:0]\q0_reg[5]_1 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire [1:0]\q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire [1:0]\q0_reg[7]_9 ;
  wire \rSerie_V_reg[0]__0 ;
  wire \rSerie_V_reg[21] ;
  wire [0:0]\rSerie_V_reg[26] ;
  wire [0:0]\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ;
  wire \r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ;
  wire \rampStart_load_reg_1217_reg[0] ;
  wire \rampStart_load_reg_1217_reg[1] ;
  wire \rampStart_load_reg_1217_reg[2] ;
  wire \rampStart_load_reg_1217_reg[3] ;
  wire \rampStart_load_reg_1217_reg[4] ;
  wire \rampStart_load_reg_1217_reg[5] ;
  wire \rampStart_load_reg_1217_reg[5]_0 ;
  wire \rampStart_load_reg_1217_reg[6] ;
  wire [5:0]\rampStart_load_reg_1217_reg[7] ;
  wire \rampStart_load_reg_1217_reg[7]_0 ;
  wire [3:0]\rampStart_reg[3] ;
  wire [7:0]\rampStart_reg[7] ;
  wire [6:0]\rampStart_reg[7]_0 ;
  wire [3:0]\rampStart_reg[7]_1 ;
  wire [1:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  wire \rampVal_2_loc_0_fu_266_reg[7]_0 ;
  wire [0:0]\rampVal_3_loc_0_fu_302_reg[1] ;
  wire \rampVal_3_loc_0_fu_302_reg[1]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[2] ;
  wire \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[3] ;
  wire \rampVal_3_loc_0_fu_302_reg[4] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire \rampVal_reg[0] ;
  wire [10:0]sel;
  wire [7:0]\select_ln260_reg_1223_reg[7] ;
  wire select_ln993_fu_320_p3;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire tmp_last_V_reg_381;
  wire [2:0]\tmp_last_V_reg_381_reg[0] ;
  wire tpgBackground_U0_n_286;
  wire tpgBackground_U0_n_288;
  wire tpgBackground_U0_n_290;
  wire [9:0]trunc_ln1_fu_229_p4;
  wire trunc_ln520_reg_3137_pp0_iter10_reg;
  wire \trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ;
  wire trunc_ln520_reg_3137_pp0_iter8_reg;
  wire trunc_ln520_reg_3137_pp0_iter9_reg;
  wire [9:0]trunc_ln_fu_157_p4;
  wire [0:0]\vHatch[0]_i_3 ;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire [13:0]\vHatch_reg[0]_i_7 ;
  wire \xBar_V_loc_0_fu_290_reg[10] ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire [13:0]\xCount_V_2_reg[9]_i_4 ;
  wire [0:0]\xCount_V_3_reg[1] ;
  wire [3:0]\xCount_V_3_reg[3] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire \xCount_V_3_reg[9]_0 ;
  wire [0:0]\xCount_V_3_reg[9]_1 ;
  wire [0:0]\x_2_reg_3129_pp0_iter9_reg_reg[15] ;
  wire [0:0]\x_fu_450_reg[0] ;
  wire [12:0]\x_fu_450_reg[15]_i_4 ;
  wire [2:0]\yCount_V_3_reg[0] ;
  wire [4:0]\yCount_V_3_reg[9] ;
  wire [4:0]\yCount_V_3_reg[9]_i_10 ;
  wire [2:0]\yCount_V_3_reg[9]_i_5 ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire [14:0]\zonePlateVDelta_loc_0_fu_282_reg[14] ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire \zonePlateVDelta_reg[0] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_4 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.CO(icmp_ln934_fu_270_p2),
        .E(grp_v_tpgHlsDataFlow_fu_315_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_13),
        .\ap_CS_fsm_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_3 (grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_reg),
        .cmp19248_fu_207_p2__20(cmp19248_fu_207_p2__20),
        .fid(fid),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER),
        .\i_fu_94_reg[9]_0 (\i_fu_94_reg[9] ),
        .icmp_ln934_fu_270_p2_carry_0(icmp_ln518_fu_859_p2_carry__0[8:0]),
        .\icmp_ln936_fu_211_p2_inferred__0/i__carry (\x_fu_450_reg[15]_i_4 [8:0]),
        .\j_fu_104_reg[9] (\j_fu_104_reg[9] ),
        .mOutPtr0__4(mOutPtr0__4),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_110(phi_ln991_loc_fu_110),
        .select_ln993_fu_320_p3(select_ln993_fu_320_p3),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .tmp_last_V_reg_381(tmp_last_V_reg_381),
        .\tmp_last_V_reg_381_reg[0] (\tmp_last_V_reg_381_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S ovrlayYUV_U
       (.CO(\int_width_reg[15] ),
        .E(ap_block_pp0_stage0_subdone),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bSerie_V0(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .\hdata_loc_0_fu_274_reg[0] (\hdata_new_0_fu_278_reg[0] ),
        .in({in[15],p_0_2_0_0_0493_lcssa502_fu_262,in[14:9],p_0_1_0_0_0491_lcssa499_fu_258[7],in[8:7],p_0_1_0_0_0491_lcssa499_fu_258[4:3],in[6],p_0_1_0_0_0491_lcssa499_fu_258[1],in[5:4],p_0_0_0_0_0489_lcssa496_fu_254[6],in[3:1],p_0_0_0_0_0489_lcssa496_fu_254[2:1],in[0]}),
        .internal_empty_n_reg_0(grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .internal_empty_n_reg_1(tpgBackground_U0_n_288),
        .internal_full_n_reg_0(ovrlayYUV_full_n),
        .internal_full_n_reg_1(ovrlayYUV_U_n_31),
        .internal_full_n_reg_2(ovrlayYUV_U_n_32),
        .internal_full_n_reg_3(\ap_CS_fsm_reg[2] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4]_0 (tpgBackground_U0_n_286),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .p_reg_reg(ap_enable_reg_pp0_iter12),
        .\rSerie_V_reg[0]__0 (\rSerie_V_reg[0]__0 ),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln934_fu_270_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .mOutPtr0__4(mOutPtr0__4),
        .\mOutPtr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_13),
        .\mOutPtr_reg[1]_0 (tpgBackground_U0_n_290),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.CO(\int_width_reg[15] ),
        .D(B),
        .DI(DI),
        .E(ap_block_pp0_stage0_subdone),
        .O(O),
        .Q(\rampStart_reg[7] ),
        .S(S),
        .add_ln1258_2_fu_1524_p2__0(add_ln1258_2_fu_1524_p2__0),
        .\add_ln1259_reg_3251_reg[15] (\add_ln1259_reg_3251_reg[15] ),
        .add_ln1298_fu_1614_p2(add_ln1298_fu_1614_p2),
        .add_ln1329_fu_245_p2(add_ln1329_fu_245_p2),
        .add_ln1398_fu_187_p2(add_ln1398_fu_187_p2),
        .\add_ln1488_reg_1251_reg[0]_0 (\add_ln1488_reg_1251_reg[0] ),
        .\add_ln1488_reg_1251_reg[1]_0 (\add_ln1488_reg_1251_reg[1] ),
        .\add_ln1488_reg_1251_reg[2]_0 (\add_ln1488_reg_1251_reg[2] ),
        .\add_ln1488_reg_1251_reg[2]_1 (\add_ln1488_reg_1251_reg[2]_0 ),
        .\add_ln1488_reg_1251_reg[3]_0 (\add_ln1488_reg_1251_reg[3] ),
        .\add_ln1488_reg_1251_reg[4]_0 (\add_ln1488_reg_1251_reg[4] ),
        .\add_ln1488_reg_1251_reg[5]_0 (\add_ln1488_reg_1251_reg[5] ),
        .\add_ln1488_reg_1251_reg[6]_0 (\add_ln1488_reg_1251_reg[6] ),
        .\add_ln1488_reg_1251_reg[7]_0 (\add_ln1488_reg_1251_reg[7] ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 (and_ln1219_reg_3192_pp0_iter10_reg),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_0 ),
        .\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_2 (\and_ln1219_reg_3192_pp0_iter10_reg_reg[0]__0_1 ),
        .\and_ln1219_reg_3192_reg[0] (\and_ln1219_reg_3192_reg[0] ),
        .\and_ln1292_reg_3188_reg[0] (ovrlayYUV_U_n_31),
        .and_ln1379_1_fu_459_p2(and_ln1379_1_fu_459_p2),
        .and_ln1560_1_fu_473_p2(and_ln1560_1_fu_473_p2),
        .and_ln1560_1_reg_575_pp0_iter1_reg(and_ln1560_1_reg_575_pp0_iter1_reg),
        .and_ln1756_3_fu_549_p2(and_ln1756_3_fu_549_p2),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] (and_ln1756_3_reg_774_pp0_iter1_reg),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0] ),
        .\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_1 (\and_ln1756_3_reg_774_pp0_iter1_reg_reg[0]_0 ),
        .\and_ln1756_reg_746_pp0_iter1_reg_reg[0] (\and_ln1756_reg_746_pp0_iter1_reg_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_315_ap_ready),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_1 (tpgBackground_U0_n_286),
        .\ap_CS_fsm_reg[2]_2 (tpgBackground_U0_n_288),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_4 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg),
        .ap_enable_reg_pp0_iter11_reg_1(ap_enable_reg_pp0_iter11_reg_0),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_reg_0),
        .bSerie_V0(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V0 ),
        .\bSerie_V_reg[0]__0 (\bSerie_V_reg[0]__0 ),
        .\bSerie_V_reg[21] (\bSerie_V_reg[21] ),
        .\bSerie_V_reg[22] (\bSerie_V_reg[22] ),
        .\bSerie_V_reg[23] (\bSerie_V_reg[23] ),
        .\bSerie_V_reg[23]_0 (\bSerie_V_reg[23]_0 ),
        .\bSerie_V_reg[24] (\bSerie_V_reg[24] ),
        .\bSerie_V_reg[24]_0 (\bSerie_V_reg[24]_0 ),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25] ),
        .\bSerie_V_reg[25]_0 (\bSerie_V_reg[25]_0 ),
        .\bSerie_V_reg[26] (\bSerie_V_reg[26] ),
        .\bSerie_V_reg[26]_0 (\bSerie_V_reg[26]_0 ),
        .\bSerie_V_reg[27] (\bSerie_V_reg[27] ),
        .\bSerie_V_reg[3]__0 (\bSerie_V_reg[3]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[1]__0 (\b_reg_3211_pp0_iter10_reg_reg[1]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[3]__0 (\b_reg_3211_pp0_iter10_reg_reg[3]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[5]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 (\b_reg_3211_pp0_iter10_reg_reg[6]__0_0 ),
        .\b_reg_3211_pp0_iter10_reg_reg[7]__0 (\b_reg_3211_pp0_iter10_reg_reg[7]__0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .cmp6_i_fu_650_p2(cmp6_i_fu_650_p2),
        .\gSerie_V_reg[21] (\gSerie_V_reg[21] ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[2]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[4]__0 ),
        .\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 (\g_2_reg_3269_pp0_iter10_reg_reg[6]__0 ),
        .\g_2_reg_3269_reg[7] (\g_2_reg_3269_reg[7] ),
        .g_reg_3206_pp0_iter4_reg(g_reg_3206_pp0_iter4_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth),
        .grp_tpgPatternCheckerBoard_fu_970_ap_return_0(grp_tpgPatternCheckerBoard_fu_970_ap_return_0),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_0(grp_tpgPatternDPColorSquare_fu_927_ap_return_0),
        .grp_tpgPatternDPColorSquare_fu_927_ap_return_1(grp_tpgPatternDPColorSquare_fu_927_ap_return_1),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg),
        .grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg(grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_315_ap_continue(grp_v_tpgHlsDataFlow_fu_315_ap_continue),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg(tpgBackground_U0_n_290),
        .grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg_0(grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_reg),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0] ),
        .\hBarSel_3_reg[0] (CO),
        .\hBarSel_4_loc_0_fu_294_reg[2]_0 (\hBarSel_4_loc_0_fu_294_reg[2] ),
        .\hBarSel_4_loc_0_fu_294_reg[2]_1 (\hBarSel_4_loc_0_fu_294_reg[2]_0 ),
        .\hdata_flag_1_fu_458_reg[0] (\hdata_flag_1_fu_458_reg[0] ),
        .\hdata_loc_0_fu_274_reg[0]_0 (\hdata_loc_0_fu_274_reg[0] ),
        .\hdata_loc_0_fu_274_reg[0]_1 (\hdata_loc_0_fu_274_reg[0]_0 ),
        .\hdata_loc_0_fu_274_reg[0]_2 (ovrlayYUV_U_n_32),
        .\hdata_loc_0_fu_274_reg[1]_0 (\hdata_loc_0_fu_274_reg[1] ),
        .\hdata_loc_0_fu_274_reg[6]_0 (\hdata_loc_0_fu_274_reg[6] ),
        .\hdata_new_0_fu_278_reg[0]_0 (\hdata_new_0_fu_278_reg[0] ),
        .\icmp_ln1027_reg_3158_pp0_iter10_reg_reg[0] (icmp_ln1027_reg_3158_pp0_iter10_reg),
        .\icmp_ln1050_reg_3196_reg[0] (\icmp_ln1050_reg_3196_reg[0] ),
        .\icmp_ln1050_reg_3196_reg[0]_0 (\icmp_ln1050_reg_3196_reg[0]_0 ),
        .\icmp_ln1584_reg_3164_reg[0] (\icmp_ln1584_reg_3164_reg[0] ),
        .icmp_ln518_fu_859_p2_carry__0_0(icmp_ln518_fu_859_p2_carry__0),
        .in({in[15],p_0_2_0_0_0493_lcssa502_fu_262,in[14:9],p_0_1_0_0_0491_lcssa499_fu_258[7],in[8:7],p_0_1_0_0_0491_lcssa499_fu_258[4:3],in[6],p_0_1_0_0_0491_lcssa499_fu_258[1],in[5:4],p_0_0_0_0_0489_lcssa496_fu_254[6],in[3:1],p_0_0_0_0_0489_lcssa496_fu_254[2:1],in[0]}),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID),
        .\mOutPtr_reg[4]_0 (ap_CS_fsm_state3),
        .\or_ln1592_2_reg_1266_reg[0]_0 (or_ln1592_2_reg_1266),
        .\or_ln1592_2_reg_1266_reg[0]_1 (\or_ln1592_2_reg_1266_reg[0] ),
        .\or_ln1592_2_reg_1266_reg[0]_2 (\or_ln1592_2_reg_1266_reg[0]_0 ),
        .\or_ln1592_reg_1256_reg[0]_0 (or_ln1592_reg_1256),
        .\or_ln1592_reg_1256_reg[0]_1 (\or_ln1592_reg_1256_reg[0] ),
        .\or_ln1592_reg_1256_reg[0]_2 (\or_ln1592_reg_1256_reg[0]_0 ),
        .\or_ln1592_reg_1256_reg[0]_3 (\or_ln1592_reg_1256_reg[0]_1 ),
        .\or_ln1592_reg_1256_reg[0]_4 (\or_ln1592_reg_1256_reg[0]_2 ),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .p(p),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 (\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 (\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\rSerie_V_reg[0]__0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[2]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[2] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_3 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[4]_2 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_2 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_1 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_7 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_3 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 (\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 (\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 (\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_2 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ),
        .p_59_in(p_59_in),
        .p_5_in(p_5_in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .p_reg_reg_10(p_reg_reg_10),
        .p_reg_reg_11(p_reg_reg_11),
        .p_reg_reg_2(p_reg_reg_2),
        .p_reg_reg_3(p_reg_reg_3),
        .p_reg_reg_4(p_reg_reg_4),
        .p_reg_reg_5(p_reg_reg_5),
        .p_reg_reg_6(p_reg_reg_6),
        .p_reg_reg_7(p_reg_reg_7),
        .p_reg_reg_8(p_reg_reg_8),
        .p_reg_reg_9(p_reg_reg_9),
        .\phi_mul_fu_446_reg[11] (\phi_mul_fu_446_reg[11] ),
        .\phi_mul_fu_446_reg[14] (\phi_mul_fu_446_reg[14] ),
        .\phi_mul_fu_446_reg[15] (\phi_mul_fu_446_reg[15] ),
        .\phi_mul_fu_446_reg[15]_0 (\phi_mul_fu_446_reg[15]_0 ),
        .\phi_mul_fu_446_reg[15]_1 (\phi_mul_fu_446_reg[15]_1 ),
        .\phi_mul_fu_446_reg[7] (\phi_mul_fu_446_reg[7] ),
        .q0(q0),
        .q0_reg(ovrlayYUV_full_n),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0]_1 ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_2 (grp_tpgPatternTartanColorBars_fu_1001_ap_return_0),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[1]_5 (\q0_reg[1]_4 ),
        .\q0_reg[1]_6 (\q0_reg[1]_5 ),
        .\q0_reg[1]_7 (\q0_reg[1]_6 ),
        .\q0_reg[1]_8 (\q0_reg[1]_7 ),
        .\q0_reg[1]_9 (\q0_reg[1]_8 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[3]_1 (\q0_reg[3]_1 ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[4]_0 (\q0_reg[4]_0 ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[5]_0 (\q0_reg[5]_0 ),
        .\q0_reg[5]_1 (\q0_reg[5]_1 ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[6]_0 (\q0_reg[6]_0 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_10 (\q0_reg[7]_10 ),
        .\q0_reg[7]_11 (\q0_reg[7]_11 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q0_reg[7]_3 (\q0_reg[7]_3 ),
        .\q0_reg[7]_4 (\q0_reg[7]_4 ),
        .\q0_reg[7]_5 (\q0_reg[7]_5 ),
        .\q0_reg[7]_6 (\q0_reg[7]_6 ),
        .\q0_reg[7]_7 (\q0_reg[7]_7 ),
        .\q0_reg[7]_8 (\q0_reg[7]_8 ),
        .\q0_reg[7]_9 (\q0_reg[7]_9 ),
        .\rSerie_V_reg[21] (\rSerie_V_reg[21] ),
        .\rSerie_V_reg[26] (\rSerie_V_reg[26] ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[2]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[3]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[4]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[6]__0 ),
        .\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 (\r_2_reg_3262_pp0_iter10_reg_reg[7]__0 ),
        .\rampStart_load_reg_1217_reg[0]_0 (\rampStart_load_reg_1217_reg[0] ),
        .\rampStart_load_reg_1217_reg[1]_0 (\rampStart_load_reg_1217_reg[1] ),
        .\rampStart_load_reg_1217_reg[2]_0 (\rampStart_load_reg_1217_reg[2] ),
        .\rampStart_load_reg_1217_reg[3]_0 (\rampStart_load_reg_1217_reg[3] ),
        .\rampStart_load_reg_1217_reg[4]_0 (\rampStart_load_reg_1217_reg[4] ),
        .\rampStart_load_reg_1217_reg[5]_0 (\rampStart_load_reg_1217_reg[5] ),
        .\rampStart_load_reg_1217_reg[5]_1 (\rampStart_load_reg_1217_reg[5]_0 ),
        .\rampStart_load_reg_1217_reg[6]_0 (\rampStart_load_reg_1217_reg[6] ),
        .\rampStart_load_reg_1217_reg[7]_0 (\rampStart_load_reg_1217_reg[7] ),
        .\rampStart_load_reg_1217_reg[7]_1 (\rampStart_load_reg_1217_reg[7]_0 ),
        .\rampStart_reg[3]_0 (\rampStart_reg[3] ),
        .\rampStart_reg[7]_0 (\rampStart_reg[7]_0 ),
        .\rampStart_reg[7]_1 (\rampStart_reg[7]_1 ),
        .\rampVal_2_loc_0_fu_266_reg[7]_0 (\rampVal_2_loc_0_fu_266_reg[7] ),
        .\rampVal_2_loc_0_fu_266_reg[7]_1 (\rampVal_2_loc_0_fu_266_reg[7]_0 ),
        .\rampVal_2_new_0_fu_270_reg[0]_0 (E),
        .\rampVal_3_loc_0_fu_302_reg[1]_0 (\rampVal_3_loc_0_fu_302_reg[1] ),
        .\rampVal_3_loc_0_fu_302_reg[1]_1 (\rampVal_3_loc_0_fu_302_reg[1]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[2]_0 (\rampVal_3_loc_0_fu_302_reg[2] ),
        .\rampVal_3_loc_0_fu_302_reg[2]_1 (\rampVal_3_loc_0_fu_302_reg[2]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[3]_0 (\rampVal_3_loc_0_fu_302_reg[3] ),
        .\rampVal_3_loc_0_fu_302_reg[4]_0 (\rampVal_3_loc_0_fu_302_reg[4] ),
        .\rampVal_loc_0_fu_298_reg[7]_0 (\rampVal_loc_0_fu_298_reg[7] ),
        .\rampVal_reg[0]_0 (\rampVal_reg[0] ),
        .sel(sel),
        .\select_ln260_reg_1223_reg[7]_0 (\select_ln260_reg_1223_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .trunc_ln1_fu_229_p4(trunc_ln1_fu_229_p4),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] (trunc_ln520_reg_3137_pp0_iter10_reg),
        .\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0]_0 (\trunc_ln520_reg_3137_pp0_iter10_reg_reg[0] ),
        .\trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]__0 (trunc_ln520_reg_3137_pp0_iter8_reg),
        .\trunc_ln520_reg_3137_pp0_iter9_reg_reg[0] (trunc_ln520_reg_3137_pp0_iter9_reg),
        .trunc_ln_fu_157_p4(trunc_ln_fu_157_p4),
        .\vHatch[0]_i_3 (\vHatch[0]_i_3 ),
        .\vHatch_reg[0] (\vHatch_reg[0] ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_1 (\vHatch_reg[0]_1 ),
        .\vHatch_reg[0]_i_7_0 (\vHatch_reg[0]_i_7 ),
        .\xBar_V_loc_0_fu_290_reg[10]_0 (\xBar_V_loc_0_fu_290_reg[10] ),
        .\xCount_V_2_reg[0] (\xCount_V_2_reg[0] ),
        .\xCount_V_2_reg[9]_i_4 (\xCount_V_2_reg[9]_i_4 ),
        .\xCount_V_3_reg[1] (\xCount_V_3_reg[1] ),
        .\xCount_V_3_reg[3] (\xCount_V_3_reg[3] ),
        .\xCount_V_3_reg[9] (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_3_reg[9]_1 (\xCount_V_3_reg[9]_1 ),
        .\x_2_reg_3129_pp0_iter9_reg_reg[15] (\x_2_reg_3129_pp0_iter9_reg_reg[15] ),
        .\x_fu_450_reg[0] (\x_fu_450_reg[0] ),
        .\x_fu_450_reg[15]_i_4 (\x_fu_450_reg[15]_i_4 ),
        .\yCount_V_3_reg[0] (\yCount_V_3_reg[0] ),
        .\yCount_V_3_reg[9] (\yCount_V_3_reg[9] ),
        .\yCount_V_3_reg[9]_i_10 (\yCount_V_3_reg[9]_i_10 ),
        .\yCount_V_3_reg[9]_i_5 (\yCount_V_3_reg[9]_i_5 ),
        .\y_1_reg_1238_reg[15]_0 (Q),
        .\y_fu_250_reg[15]_0 (D),
        .\zonePlateVAddr_loc_0_fu_286_reg[0]_0 (\zonePlateVAddr_loc_0_fu_286_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_0 (\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[14]_0 (\zonePlateVDelta_loc_0_fu_282_reg[14] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .\zonePlateVDelta_reg[0]_0 (\zonePlateVDelta_reg[0] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_i_4 (\zonePlateVDelta_reg[15]_i_4 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
