Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 16:03:44 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_high_fanout_nets -file /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : Arty100TDDRHarness
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                           |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                  | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7 |   1964 | LUT1        |           4.487 |          11.438 |     0 |  0 |              0 |  1952 | 11 |              0 |     1 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/saved_address_reg[12]_0[1]                                          |    784 | MUXF7       |           5.984 |           4.318 |     0 |  0 |              0 |     0 |  0 |              0 |   784 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/saved_address_reg[12]_0[2]                                          |    784 | MUXF7       |           5.626 |           4.013 |     0 |  0 |              0 |     0 |  0 |              0 |   784 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2 |    421 | LUT2        |           9.624 |           4.782 |     0 |  0 |              0 |   421 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/saved_address_reg[6]_0                                                |    383 | LUT3        |           5.433 |           3.354 |     0 |  0 |              0 |     0 |  0 |              0 |   383 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_1                                                     |    370 | LUT6        |           5.492 |           3.267 |     0 |  0 |              0 |     0 |  0 |              0 |   370 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/load_wb_tag[0]                                                             |    296 | FDRE        |           7.324 |           5.710 |     0 |  0 |              0 |     0 |  0 |              0 |   296 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/load_wb_tag[1]                                                             |    296 | FDRE        |           7.924 |           5.794 |     0 |  0 |              0 |     0 |  0 |              0 |   296 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/W1_en0                                                                     |    248 | FDRE        |           8.839 |           4.743 |     0 |  0 |              0 |     0 |  0 |              0 |   248 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[32]                                                             |    244 | FDRE        |          10.616 |           4.942 |     0 |  0 |              0 |     0 |  0 |              0 |   244 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[33]                                                             |    242 | FDRE        |          10.316 |           5.268 |     0 |  0 |              0 |     0 |  0 |              0 |   242 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_rd[3]                                                             |    231 | FDRE        |           7.104 |           6.815 |     0 |  0 |              0 |     0 |  0 |              0 |   231 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/p_0_in[1]                                                             |    220 | FDRE        |           5.669 |           3.230 |     0 |  0 |              0 |     0 |  0 |              0 |   220 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                    |    216 | LUT5        |           9.828 |           4.124 |     7 |  0 |              0 |     6 |  0 |              0 |   203 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/saved_address_reg[4]_1                                                |    215 | LUT6        |           5.769 |           3.664 |     0 |  0 |              0 |     0 |  0 |              0 |   215 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_rd[4]                                                             |    198 | FDRE        |           8.262 |           6.832 |     0 |  0 |              0 |     0 |  0 |              0 |   198 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_pbus/atomics/sel00                                                                                              |    192 | FDRE        |           9.152 |           4.568 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/saved_address_reg[12]_0[7]                                          |    188 | LUT3        |           5.559 |           4.946 |     0 |  0 |              0 |     0 |  0 |              0 |   188 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/valid_0_reg_0                                                         |    183 | FDRE        |           1.732 |           2.641 |     0 |  0 |              0 |     0 |  0 |              0 |   183 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[0]                                                               |    179 | LUT6        |           6.995 |           3.504 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[2]                                                               |    179 | LUT6        |           7.222 |           3.979 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[1]                                                               |    179 | LUT6        |           7.380 |           4.188 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_17_in                                                                  |    178 | LUT6        |           4.902 |           1.987 |   176 |  0 |              0 |     0 |  0 |              0 |     2 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[4]                                                               |    176 | LUT6        |           9.920 |           2.655 |     0 |  0 |              0 |     0 |  0 |              0 |   176 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[3]                                                               |    176 | LUT6        |           8.554 |           3.735 |     0 |  0 |              0 |     0 |  0 |              0 |   176 |  0 |              0 |     0 |  0 |              0 |
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


