{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709900606592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709900606592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 13:23:26 2024 " "Processing started: Fri Mar 08 13:23:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709900606592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900606592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900606592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709900608242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709900608242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pkg " "Found design unit 1: seven_seg_pkg" {  } { { "seven_seg_pkg.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/seven_seg_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_pkg-body " "Found design unit 2: seven_seg_pkg-body" {  } { { "seven_seg_pkg.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/seven_seg_pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decode_rom_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_decode_rom_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_decode_rom-rtl " "Found design unit 1: bcd_decode_rom-rtl" {  } { { "bcd_decode_rom_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/bcd_decode_rom_rtl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626789 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_decode_rom " "Found entity 1: bcd_decode_rom" {  } { { "bcd_decode_rom_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/bcd_decode_rom_rtl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_uart_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_uart-rtl " "Found design unit 1: serial_uart-rtl" {  } { { "serial_uart_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_uart_rtl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_uart " "Found entity 1: serial_uart" {  } { { "serial_uart_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_uart_rtl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startup_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file startup_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startup_reset-rtl " "Found design unit 1: startup_reset-rtl" {  } { { "startup_reset.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/startup_reset.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""} { "Info" "ISGN_ENTITY_NAME" "1 startup_reset " "Found entity 1: startup_reset" {  } { { "startup_reset.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/startup_reset.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ctrl_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_ctrl_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_ctrl-rtl " "Found design unit 1: reset_ctrl-rtl" {  } { { "reset_ctrl_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/reset_ctrl_rtl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_ctrl " "Found entity 1: reset_ctrl" {  } { { "reset_ctrl_rtl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/reset_ctrl_rtl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_ctrl-rtl " "Found design unit 1: key_ctrl-rtl" {  } { { "key_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/key_ctrl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626806 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "key_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/key_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_disp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_disp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_disp_ctrl-rtl " "Found design unit 1: c_disp_ctrl-rtl" {  } { { "c_disp_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626814 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_disp_ctrl " "Found entity 1: c_disp_ctrl" {  } { { "c_disp_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_ctrl-rtl " "Found design unit 1: serial_ctrl-rtl" {  } { { "serial_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_ctrl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626814 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_ctrl " "Found entity 1: serial_ctrl" {  } { { "serial_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_ctrl-rtl " "Found design unit 1: pwm_ctrl-rtl" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626822 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_ctrl " "Found entity 1: pwm_ctrl" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclonev_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyclonev_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycloneV_pll-rtl " "Found design unit 1: cycloneV_pll-rtl" {  } { { "cycloneV_pll.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626822 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycloneV_pll " "Found entity 1: cycloneV_pll" {  } { { "cycloneV_pll.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclonev_pll/cyclonev_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cyclonev_pll/cyclonev_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycloneV_pll_0002 " "Found entity 1: cycloneV_pll_0002" {  } { { "cycloneV_pll/cycloneV_pll_0002.v" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7_top_level-rtl " "Found design unit 1: lab7_top_level-rtl" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626846 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7_top_level " "Found entity 1: lab7_top_level" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900626846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900626846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top_level " "Elaborating entity \"lab7_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709900627252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startup_reset startup_reset:\\b_gen_pll:i_startup_reset " "Elaborating entity \"startup_reset\" for hierarchy \"startup_reset:\\b_gen_pll:i_startup_reset\"" {  } { { "lab7_top_level.vhd" "\\b_gen_pll:i_startup_reset" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneV_pll cycloneV_pll:\\b_gen_pll:i_cyclonev_pll " "Elaborating entity \"cycloneV_pll\" for hierarchy \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\"" {  } { { "lab7_top_level.vhd" "\\b_gen_pll:i_cyclonev_pll" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneV_pll_0002 cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst " "Elaborating entity \"cycloneV_pll_0002\" for hierarchy \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\"" {  } { { "cycloneV_pll.vhd" "cyclonev_pll_inst" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cycloneV_pll/cycloneV_pll_0002.v" "altera_pll_i" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627358 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1709900627381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cycloneV_pll/cycloneV_pll_0002.v" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900627381 ""}  } { { "cycloneV_pll/cycloneV_pll_0002.v" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709900627381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ctrl reset_ctrl:\\b_gen_pll:i_reset_ctrl " "Elaborating entity \"reset_ctrl\" for hierarchy \"reset_ctrl:\\b_gen_pll:i_reset_ctrl\"" {  } { { "lab7_top_level.vhd" "\\b_gen_pll:i_reset_ctrl" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl\"" {  } { { "lab7_top_level.vhd" "key_ctrl" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_ctrl serial_ctrl:serial_ctrl " "Elaborating entity \"serial_ctrl\" for hierarchy \"serial_ctrl:serial_ctrl\"" {  } { { "lab7_top_level.vhd" "serial_ctrl" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart serial_uart:uart " "Elaborating entity \"serial_uart\" for hierarchy \"serial_uart:uart\"" {  } { { "lab7_top_level.vhd" "uart" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_ctrl pwm_ctrl:pwm " "Elaborating entity \"pwm_ctrl\" for hierarchy \"pwm_ctrl:pwm\"" {  } { { "lab7_top_level.vhd" "pwm" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_disp_ctrl c_disp_ctrl:c_disp_ctrl " "Elaborating entity \"c_disp_ctrl\" for hierarchy \"c_disp_ctrl:c_disp_ctrl\"" {  } { { "lab7_top_level.vhd" "c_disp_ctrl" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decode_rom c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd " "Elaborating entity \"bcd_decode_rom\" for hierarchy \"c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\"" {  } { { "c_disp_ctrl.vhd" "bcd" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900627491 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "cycloneV_pll/cycloneV_pll_0002.v" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v" 91 0 0 } } { "cycloneV_pll.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd" 36 0 0 } } { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709900627700 "|lab7_top_level|cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1709900627700 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1709900627700 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|bcd_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|bcd_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif " "Parameter INIT_FILE set to db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1709900628299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1709900628299 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709900628299 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pwm_ctrl:pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pwm_ctrl:pwm\|Div0\"" {  } { { "pwm_ctrl.vhd" "Div0" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709900628305 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709900628305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0 " "Elaborated megafunction instantiation \"c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900628561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0 " "Instantiated megafunction \"c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709900628561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ie1 " "Found entity 1: altsyncram_2ie1" {  } { { "db/altsyncram_2ie1.tdf" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/altsyncram_2ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900628641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900628641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_ctrl:pwm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pwm_ctrl:pwm\|lpm_divide:Div0\"" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900628804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_ctrl:pwm\|lpm_divide:Div0 " "Instantiated megafunction \"pwm_ctrl:pwm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709900628804 ""}  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709900628804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900628863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900628863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900628886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900628886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709900628934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900628934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[0\] VCC " "Pin \"hex3_n\[0\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[1\] VCC " "Pin \"hex3_n\[1\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[2\] VCC " "Pin \"hex3_n\[2\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[3\] VCC " "Pin \"hex3_n\[3\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[4\] VCC " "Pin \"hex3_n\[4\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[5\] VCC " "Pin \"hex3_n\[5\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_n\[6\] VCC " "Pin \"hex3_n\[6\]\" is stuck at VCC" {  } { { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709900629365 "|lab7_top_level|hex3_n[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709900629365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709900629465 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pwm_ctrl:pwm\|previous_duty_cycle\[5\] High " "Register pwm_ctrl:pwm\|previous_duty_cycle\[5\] will power up to High" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1709900629673 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pwm_ctrl:pwm\|previous_duty_cycle\[6\] High " "Register pwm_ctrl:pwm\|previous_duty_cycle\[6\] will power up to High" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1709900629673 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pwm_ctrl:pwm\|previous_duty_cycle\[2\] High " "Register pwm_ctrl:pwm\|previous_duty_cycle\[2\] will power up to High" {  } { { "pwm_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1709900629673 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1709900629673 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709900629883 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0\|altsyncram_2ie1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"c_disp_ctrl:c_disp_ctrl\|bcd_decode_rom:bcd\|altsyncram:bcd_rom_rtl_0\|altsyncram_2ie1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2ie1.tdf" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/altsyncram_2ie1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "c_disp_ctrl.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd" 101 0 0 } } { "lab7_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd" 200 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900629957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709900630307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709900630307 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance cycloneV_pll:\\b_gen_pll:i_cyclonev_pll\|cycloneV_pll_0002:cyclonev_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1709900630667 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1709900630667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "695 " "Implemented 695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709900630782 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709900630782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "629 " "Implemented 629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709900630782 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1709900630782 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1709900630782 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1709900630782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709900630782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709900630814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 13:23:50 2024 " "Processing ended: Fri Mar 08 13:23:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709900630814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709900630814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709900630814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709900630814 ""}
