// Generated by CIRCT firtool-1.62.0
module InterleavedDRAM(
  input         clock,
                reset,
  output [13:0] io_subs_0_addr,
  output        io_subs_0_write_enable,
  output [7:0]  io_subs_0_write_data,
  input  [7:0]  io_subs_0_read_data,
  output [13:0] io_subs_1_addr,
  output        io_subs_1_write_enable,
  output [7:0]  io_subs_1_write_data,
  input  [7:0]  io_subs_1_read_data,
  output [13:0] io_subs_2_addr,
  output        io_subs_2_write_enable,
  output [7:0]  io_subs_2_write_data,
  input  [7:0]  io_subs_2_read_data,
  output [13:0] io_subs_3_addr,
  output        io_subs_3_write_enable,
  output [7:0]  io_subs_3_write_data,
  input  [7:0]  io_subs_3_read_data,
  input  [13:0] io_self_addr,
  input  [3:0]  io_self_write_enable,
  input  [31:0] io_self_write_data,
  output [31:0] io_self_read_data
);

  assign io_subs_0_addr = io_self_addr;
  assign io_subs_0_write_enable = io_self_write_enable[0];
  assign io_subs_0_write_data = io_self_write_data[7:0];
  assign io_subs_1_addr = io_self_addr;
  assign io_subs_1_write_enable = io_self_write_enable[1];
  assign io_subs_1_write_data = io_self_write_data[15:8];
  assign io_subs_2_addr = io_self_addr;
  assign io_subs_2_write_enable = io_self_write_enable[2];
  assign io_subs_2_write_data = io_self_write_data[23:16];
  assign io_subs_3_addr = io_self_addr;
  assign io_subs_3_write_enable = io_self_write_enable[3];
  assign io_subs_3_write_data = io_self_write_data[31:24];
  assign io_self_read_data =
    {io_subs_3_read_data, io_subs_2_read_data, io_subs_1_read_data, io_subs_0_read_data};
endmodule

