{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621743345196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621743345205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 01:15:45 2021 " "Processing started: Sun May 23 01:15:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621743345205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743345205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743345205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621743345804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621743345805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_uniciclo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file riscv_uniciclo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Uniciclo_Pkg " "Found design unit 1: RISCV_Uniciclo_Pkg" {  } { { "RISCV_Uniciclo_Pkg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/RISCV_Uniciclo_Pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_alu-RTL_ula " "Found design unit 1: control_alu-RTL_ula" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356899 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_alu " "Found entity 1: control_alu" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-RTL " "Found design unit 1: controlador-RTL" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356902 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaRV-ula_arc " "Found design unit 1: ulaRV-ula_arc" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaRV " "Found entity 1: ulaRV" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_32-RTL " "Found design unit 1: somador_32-RTL" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356907 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_32 " "Found entity 1: somador_32" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-RTL " "Found design unit 1: PC-RTL" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356910 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamental " "Found design unit 1: mux2-comportamental" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356912 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rv-RTL " "Found design unit 1: mem_rv-RTL" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rv " "Found entity 1: mem_rv" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ROM_rv-RTL " "Found design unit 1: mem_ROM_rv-RTL" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356919 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ROM_rv " "Found entity 1: mem_ROM_rv" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_op " "Found design unit 1: genImm32-genImm32_op" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356922 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc_reg-RTL " "Found design unit 1: banc_reg-RTL" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356924 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc_reg " "Found entity 1: banc_reg" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356928 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743356928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743356928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621743356989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_memread top_level.vhd(67) " "Verilog HDL or VHDL warning at top_level.vhd(67): object \"s_memread\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621743356991 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_jlink top_level.vhd(69) " "VHDL Signal Declaration warning at top_level.vhd(69): used implicit default value for signal \"s_jlink\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621743356991 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_immed top_level.vhd(83) " "VHDL Signal Declaration warning at top_level.vhd(83): used implicit default value for signal \"s_immed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621743356991 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:contr_uni " "Elaborating entity \"controlador\" for hierarchy \"controlador:contr_uni\"" {  } { { "top_level.vhd" "contr_uni" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357014 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isauipc control.vhd(39) " "VHDL Process Statement warning at control.vhd(39): inferring latch(es) for signal or variable \"isauipc\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621743357016 "|top_level|controlador:contr_uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isauipc control.vhd(39) " "Inferred latch for \"isauipc\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743357016 "|top_level|controlador:contr_uni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu control_alu:controle_alu " "Elaborating entity \"control_alu\" for hierarchy \"control_alu:controle_alu\"" {  } { { "top_level.vhd" "controle_alu" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "operacao control_alu.vhd(17) " "VHDL Signal Declaration warning at control_alu.vhd(17): used implicit default value for signal \"operacao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621743357018 "|top_level|control_alu:controle_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_operacao control_alu.vhd(27) " "Verilog HDL or VHDL warning at control_alu.vhd(27): object \"s_operacao\" assigned a value but never read" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621743357018 "|top_level|control_alu:controle_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comp_PC " "Elaborating entity \"PC\" for hierarchy \"PC:comp_PC\"" {  } { { "top_level.vhd" "comp_PC" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ROM_rv mem_ROM_rv:comp_ROM " "Elaborating entity \"mem_ROM_rv\" for hierarchy \"mem_ROM_rv:comp_ROM\"" {  } { { "top_level.vhd" "comp_ROM" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banc_reg banc_reg:comp_XREG " "Elaborating entity \"banc_reg\" for hierarchy \"banc_reg:comp_XREG\"" {  } { { "top_level.vhd" "comp_XREG" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:comp_mux2_imm_ula " "Elaborating entity \"mux2\" for hierarchy \"mux2:comp_mux2_imm_ula\"" {  } { { "top_level.vhd" "comp_mux2_imm_ula" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaRV ulaRV:comp_ULA " "Elaborating entity \"ulaRV\" for hierarchy \"ulaRV:comp_ULA\"" {  } { { "top_level.vhd" "comp_ULA" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_rv mem_rv:comp_MEM_RV " "Elaborating entity \"mem_rv\" for hierarchy \"mem_rv:comp_MEM_RV\"" {  } { { "top_level.vhd" "comp_MEM_RV" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_32 somador_32:comp_somador_PC " "Elaborating entity \"somador_32\" for hierarchy \"somador_32:comp_somador_PC\"" {  } { { "top_level.vhd" "comp_somador_PC" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357034 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "banc_reg:comp_XREG\|s_XREG " "RAM logic \"banc_reg:comp_XREG\|s_XREG\" is uninferred due to asynchronous read logic" {  } { { "banc_reg.vhd" "s_XREG" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621743357390 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621743357390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controlador:contr_uni\|isauipc " "LATCH primitive \"controlador:contr_uni\|isauipc\" is permanently disabled" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 25 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1621743357406 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rv:comp_MEM_RV\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rv:comp_MEM_RV\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621743357417 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1621743357417 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621743357417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621743357500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621743357500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fm91 " "Found entity 1: altsyncram_fm91" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621743357563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743357563 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a0 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a1 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a2 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a3 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a4 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a5 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a6 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a7 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a8 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a9 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a10 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a11 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a12 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a13 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a14 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a15 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a16 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a17 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a18 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a19 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a20 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a21 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a22 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a23 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a24 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a25 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a26 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a27 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a28 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a29 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a30 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a31 " "Synthesized away node \"mem_rv:comp_MEM_RV\|altsyncram:mem_rtl_0\|altsyncram_fm91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fm91.tdf" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/db/altsyncram_fm91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357644 "|top_level|mem_rv:comp_MEM_RV|altsyncram:mem_rtl_0|altsyncram_fm91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1621743357644 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1621743357644 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[0\] GND " "Pin \"immed_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[1\] GND " "Pin \"immed_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[2\] GND " "Pin \"immed_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[3\] GND " "Pin \"immed_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[4\] GND " "Pin \"immed_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[5\] GND " "Pin \"immed_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[6\] GND " "Pin \"immed_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[7\] GND " "Pin \"immed_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[8\] GND " "Pin \"immed_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[9\] GND " "Pin \"immed_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[10\] GND " "Pin \"immed_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[11\] GND " "Pin \"immed_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[12\] GND " "Pin \"immed_out\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[13\] GND " "Pin \"immed_out\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[14\] GND " "Pin \"immed_out\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[15\] GND " "Pin \"immed_out\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[16\] GND " "Pin \"immed_out\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[17\] GND " "Pin \"immed_out\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[18\] GND " "Pin \"immed_out\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[19\] GND " "Pin \"immed_out\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[20\] GND " "Pin \"immed_out\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[21\] GND " "Pin \"immed_out\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[22\] GND " "Pin \"immed_out\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[23\] GND " "Pin \"immed_out\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[24\] GND " "Pin \"immed_out\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[25\] GND " "Pin \"immed_out\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[26\] GND " "Pin \"immed_out\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[27\] GND " "Pin \"immed_out\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[28\] GND " "Pin \"immed_out\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[29\] GND " "Pin \"immed_out\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[30\] GND " "Pin \"immed_out\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed_out\[31\] GND " "Pin \"immed_out\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|immed_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[0\] GND " "Pin \"r1_address_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r1_address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[1\] GND " "Pin \"r1_address_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r1_address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[2\] GND " "Pin \"r1_address_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r1_address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[3\] GND " "Pin \"r1_address_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r1_address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1_address_out\[4\] GND " "Pin \"r1_address_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r1_address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[0\] GND " "Pin \"r2_address_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r2_address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[1\] GND " "Pin \"r2_address_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r2_address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[2\] GND " "Pin \"r2_address_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r2_address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[3\] GND " "Pin \"r2_address_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r2_address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2_address_out\[4\] GND " "Pin \"r2_address_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|r2_address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[0\] GND " "Pin \"intruc_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[1\] GND " "Pin \"intruc_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[2\] GND " "Pin \"intruc_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[3\] GND " "Pin \"intruc_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[4\] GND " "Pin \"intruc_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[5\] GND " "Pin \"intruc_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[6\] GND " "Pin \"intruc_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[7\] GND " "Pin \"intruc_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[8\] GND " "Pin \"intruc_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[9\] GND " "Pin \"intruc_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[10\] GND " "Pin \"intruc_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[11\] GND " "Pin \"intruc_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[12\] GND " "Pin \"intruc_out\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[13\] GND " "Pin \"intruc_out\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[14\] GND " "Pin \"intruc_out\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[15\] GND " "Pin \"intruc_out\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[16\] GND " "Pin \"intruc_out\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[17\] GND " "Pin \"intruc_out\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[18\] GND " "Pin \"intruc_out\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[19\] GND " "Pin \"intruc_out\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[20\] GND " "Pin \"intruc_out\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[21\] GND " "Pin \"intruc_out\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[22\] GND " "Pin \"intruc_out\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[23\] GND " "Pin \"intruc_out\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[24\] GND " "Pin \"intruc_out\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[25\] GND " "Pin \"intruc_out\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[26\] GND " "Pin \"intruc_out\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[27\] GND " "Pin \"intruc_out\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[28\] GND " "Pin \"intruc_out\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[29\] GND " "Pin \"intruc_out\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[30\] GND " "Pin \"intruc_out\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intruc_out\[31\] GND " "Pin \"intruc_out\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621743357757 "|top_level|intruc_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621743357757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621743357912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621743357912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_in " "No output dependent on input pin \"clock_in\"" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621743357957 "|top_level|clock_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621743357957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621743357957 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621743357957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621743357957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621743357978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 01:15:57 2021 " "Processing ended: Sun May 23 01:15:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621743357978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621743357978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621743357978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621743357978 ""}
