Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 26 22:32:31 2023
| Host         : DESKTOP-80RQ0HN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_circuit_timing_summary_routed.rpt -pb top_circuit_timing_summary_routed.pb -rpx top_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: card_no[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: card_no[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: l00/I0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.992        0.000                      0                  233        0.138        0.000                      0                  233        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.992        0.000                      0                  217        0.138        0.000                      0                  217        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.789        0.000                      0                   16        0.694        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/Col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.186ns (24.866%)  route 3.584ns (75.134%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.667     8.034    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.158 f  l1/C0/Col[3]_i_3/O
                         net (fo=1, routed)           0.821     8.978    l1/C0/Col[3]_i_3_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.102 r  l1/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.818     9.921    l1/C0/Col[3]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516    14.857    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y38         FDRE (Setup_fdre_C_CE)      -0.169    14.913    l1/C0/Col_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/Col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.186ns (24.866%)  route 3.584ns (75.134%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.667     8.034    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.158 f  l1/C0/Col[3]_i_3/O
                         net (fo=1, routed)           0.821     8.978    l1/C0/Col[3]_i_3_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.102 r  l1/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.818     9.921    l1/C0/Col[3]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516    14.857    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y38         FDRE (Setup_fdre_C_CE)      -0.169    14.913    l1/C0/Col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/Col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.186ns (24.866%)  route 3.584ns (75.134%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.667     8.034    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.158 f  l1/C0/Col[3]_i_3/O
                         net (fo=1, routed)           0.821     8.978    l1/C0/Col[3]_i_3_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.102 r  l1/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.818     9.921    l1/C0/Col[3]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516    14.857    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y38         FDRE (Setup_fdre_C_CE)      -0.169    14.913    l1/C0/Col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/Col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.186ns (24.866%)  route 3.584ns (75.134%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.667     8.034    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.158 f  l1/C0/Col[3]_i_3/O
                         net (fo=1, routed)           0.821     8.978    l1/C0/Col[3]_i_3_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.102 r  l1/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.818     9.921    l1/C0/Col[3]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516    14.857    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  l1/C0/Col_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y38         FDRE (Setup_fdre_C_CE)      -0.169    14.913    l1/C0/Col_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/DecodeOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.309ns (26.658%)  route 3.601ns (73.342%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[15]/Q
                         net (fo=16, routed)          1.296     6.903    l1/C0/sclk_reg[15]
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.154     7.057 f  l1/C0/DecodeOut[3]_i_15/O
                         net (fo=1, routed)           0.640     7.696    l1/C0/DecodeOut[3]_i_15_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.327     8.023 r  l1/C0/DecodeOut[3]_i_11/O
                         net (fo=1, routed)           0.692     8.715    l1/C0/DecodeOut[3]_i_11_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.839 r  l1/C0/DecodeOut[3]_i_6/O
                         net (fo=1, routed)           0.567     9.407    l1/C0/DecodeOut[3]_i_6_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.531 f  l1/C0/DecodeOut[3]_i_3/O
                         net (fo=1, routed)           0.407     9.938    l1/C0/DecodeOut[3]_i_3_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.062 r  l1/C0/DecodeOut[3]_i_1/O
                         net (fo=1, routed)           0.000    10.062    l1/C0/DecodeOut[3]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  l1/C0/DecodeOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    l1/C0/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  l1/C0/DecodeOut_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.031    15.111    l1/C0/DecodeOut_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 l7/memory_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l17/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.777ns (36.473%)  route 3.095ns (63.527%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.620     5.141    l7/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  l7/memory_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  l7/memory_reg[2][1]/Q
                         net (fo=7, routed)           1.620     7.279    l8/insertedPIN[6]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.403 r  l8/y0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.403    l12/S[3]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.804 r  l12/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.804    l12/y0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.961 r  l12/y0_carry__0/CO[1]
                         net (fo=1, routed)           0.580     8.541    l15/FSM_onehot_state_reg[2][0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.329     8.870 f  l15/FSM_onehot_state[21]_i_2/O
                         net (fo=4, routed)           0.456     9.326    l02/FSM_onehot_state_reg[19]
    SLICE_X62Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.450 f  l02/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.440     9.889    l17/FSM_onehot_state_reg[4]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.013 r  l17/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.013    l17/FSM_onehot_state[4]_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  l17/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    l17/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  l17/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)        0.031    15.103    l17/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.310ns (26.958%)  route 3.549ns (73.042%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     8.033    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.157 r  l1/C0/DecodeOut[3]_i_9/O
                         net (fo=4, routed)           0.999     9.156    l1/C0/DecodeOut[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.280 f  l1/C0/DecodeOut[2]_i_5/O
                         net (fo=1, routed)           0.606     9.887    l1/C0/DecodeOut[2]_i_5_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  l1/C0/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000    10.011    l1/C0/DecodeOut[2]_i_1_n_0
    SLICE_X64Y36         FDRE                                         r  l1/C0/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  l1/C0/DecodeOut_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y36         FDRE (Setup_fdre_C_D)        0.077    15.157    l1/C0/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.310ns (28.538%)  route 3.280ns (71.462%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     8.033    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.157 r  l1/C0/DecodeOut[3]_i_9/O
                         net (fo=4, routed)           1.031     9.188    l1/C0/DecodeOut[3]_i_9_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.312 r  l1/C0/DecodeOut[1]_i_4/O
                         net (fo=1, routed)           0.306     9.618    l1/C0/DecodeOut[1]_i_4_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     9.742 r  l1/C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     9.742    l1/C0/DecodeOut[1]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  l1/C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.854    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  l1/C0/DecodeOut_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.077    15.156    l1/C0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 l1/C0/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.310ns (28.919%)  route 3.220ns (71.081%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630     5.151    l1/C0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  l1/C0/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  l1/C0/sclk_reg[13]/Q
                         net (fo=7, routed)           0.839     6.446    l1/C0/sclk_reg[13]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.150     6.596 f  l1/C0/Col[3]_i_27/O
                         net (fo=1, routed)           0.438     7.035    l1/C0/Col[3]_i_27_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.332     7.367 f  l1/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     8.033    l1/C0/Col[3]_i_10_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.157 r  l1/C0/DecodeOut[3]_i_9/O
                         net (fo=4, routed)           0.824     8.981    l1/C0/DecodeOut[3]_i_9_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.105 r  l1/C0/DecodeOut[0]_i_2/O
                         net (fo=1, routed)           0.452     9.557    l1/C0/DecodeOut[0]_i_2_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.681 r  l1/C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000     9.681    l1/C0/DecodeOut[0]_i_1_n_0
    SLICE_X64Y35         FDRE                                         r  l1/C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    l1/C0/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  l1/C0/DecodeOut_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y35         FDRE (Setup_fdre_C_D)        0.077    15.157    l1/C0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 l7/memory_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l17/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.653ns (37.089%)  route 2.804ns (62.911%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.620     5.141    l7/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  l7/memory_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  l7/memory_reg[2][1]/Q
                         net (fo=7, routed)           1.620     7.279    l8/insertedPIN[6]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.403 r  l8/y0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.403    l12/S[3]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.804 r  l12/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.804    l12/y0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.961 f  l12/y0_carry__0/CO[1]
                         net (fo=1, routed)           0.580     8.541    l15/FSM_onehot_state_reg[2][0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.329     8.870 r  l15/FSM_onehot_state[21]_i_2/O
                         net (fo=4, routed)           0.605     9.474    l17/FSM_onehot_state_reg[2]_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.598 r  l17/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.598    l17/FSM_onehot_state[2]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.507    14.848    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.031    15.104    l17/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 l7/memory_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  l7/memory_reg[1][2]/Q
                         net (fo=7, routed)           0.068     1.678    l7/insertedPIN[6]
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[2][2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.071     1.540    l7/memory_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 l002/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l002/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.288%)  route 0.139ns (49.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.464    l002/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  l002/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  l002/q1_reg/Q
                         net (fo=1, routed)           0.139     1.745    l002/q1_reg_n_0
    SLICE_X59Y25         FDRE                                         r  l002/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.848     1.975    l002/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  l002/q2_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.070     1.567    l002/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 l03/intQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l9/intQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.741%)  route 0.142ns (50.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l03/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  l03/intQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l03/intQ_reg[13]/Q
                         net (fo=4, routed)           0.142     1.753    l9/D[13]
    SLICE_X61Y29         FDRE                                         r  l9/intQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.853     1.980    l9/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  l9/intQ_reg[29]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.071     1.573    l9/intQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 l03/intQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l11/intQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l03/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  l03/intQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l03/intQ_reg[11]/Q
                         net (fo=4, routed)           0.127     1.737    l11/D[11]
    SLICE_X65Y28         FDRE                                         r  l11/intQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    l11/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  l11/intQ_reg[27]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.070     1.552    l11/intQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 l03/intQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l9/intQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.528%)  route 0.156ns (52.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l03/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  l03/intQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l03/intQ_reg[15]/Q
                         net (fo=4, routed)           0.156     1.766    l9/D[15]
    SLICE_X61Y29         FDRE                                         r  l9/intQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.853     1.980    l9/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  l9/intQ_reg[31]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.078     1.580    l9/intQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 l03/intQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l11/intQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    l03/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  l03/intQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  l03/intQ_reg[10]/Q
                         net (fo=4, routed)           0.128     1.758    l11/D[10]
    SLICE_X65Y26         FDRE                                         r  l11/intQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.851     1.978    l11/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  l11/intQ_reg[26]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.066     1.566    l11/intQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 l03/intQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l9/intQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    l03/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  l03/intQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  l03/intQ_reg[8]/Q
                         net (fo=4, routed)           0.075     1.688    l9/D[8]
    SLICE_X61Y26         FDRE                                         r  l9/intQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.849     1.976    l9/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  l9/intQ_reg[24]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.017     1.495    l9/intQ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 l03/intQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l10/intQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.684%)  route 0.120ns (42.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    l03/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  l03/intQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  l03/intQ_reg[3]/Q
                         net (fo=4, routed)           0.120     1.749    l10/D[3]
    SLICE_X60Y27         FDRE                                         r  l10/intQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.851     1.978    l10/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  l10/intQ_reg[19]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.076     1.556    l10/intQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 l03/intQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l11/intQ_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.685%)  route 0.137ns (49.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l03/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  l03/intQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l03/intQ_reg[14]/Q
                         net (fo=4, routed)           0.137     1.747    l11/D[14]
    SLICE_X62Y30         FDRE                                         r  l11/intQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.856     1.983    l11/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  l11/intQ_reg[30]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.066     1.550    l11/intQ_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 l03/intQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l10/intQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.884%)  route 0.136ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l03/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  l03/intQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l03/intQ_reg[13]/Q
                         net (fo=4, routed)           0.136     1.746    l10/D[13]
    SLICE_X62Y28         FDRE                                         r  l10/intQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    l10/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  l10/intQ_reg[29]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.066     1.548    l10/intQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   l03/intQ_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   l03/intQ_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   l03/intQ_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   l03/intQ_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   l03/intQ_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   l03/intQ_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   l03/intQ_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   l03/intQ_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   l03/intQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   l03/intQ_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   l17/FSM_onehot_state_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   l9/intQ_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   l03/intQ_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   l1/C0/sclk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   l1/C0/sclk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   l1/C0/sclk_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.192%)  route 2.157ns (78.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          1.020     7.877    l7/AR[0]
    SLICE_X65Y27         FDCE                                         f  l7/memory_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.505    14.846    l7/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  l7/memory_reg[1][1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    l7/memory_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[2][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.819%)  route 2.206ns (79.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          1.069     7.926    l7/AR[0]
    SLICE_X64Y26         FDCE                                         f  l7/memory_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.504    14.845    l7/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  l7/memory_reg[2][1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.751    l7/memory_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[2][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.819%)  route 2.206ns (79.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          1.069     7.926    l7/AR[0]
    SLICE_X64Y26         FDCE                                         f  l7/memory_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.504    14.845    l7/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  l7/memory_reg[2][3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.751    l7/memory_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.819%)  route 2.206ns (79.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          1.069     7.926    l7/AR[0]
    SLICE_X64Y26         FDCE                                         f  l7/memory_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.504    14.845    l7/clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  l7/memory_reg[3][0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.751    l7/memory_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.869     7.727    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[3][2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.361    14.713    l7/memory_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.869     7.727    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.755    l7/memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.869     7.727    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.755    l7/memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.869     7.727    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.755    l7/memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.869     7.727    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[1][0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.755    l7/memory_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 l17/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.619     5.140    l17/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  l17/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  l17/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.137     6.734    l17/Q[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.573     7.430    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[0][3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    l7/memory_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[0][3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[1][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[1][2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[1][3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[2][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[2][0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[2][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[2][2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[3][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[3][1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[3][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.205     2.106    l7/AR[0]
    SLICE_X63Y29         FDCE                                         f  l7/memory_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  l7/memory_reg[3][3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    l7/memory_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.974%)  route 0.559ns (75.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.312     2.214    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    l7/memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.974%)  route 0.559ns (75.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.312     2.214    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    l7/memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 l17/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l7/memory_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.974%)  route 0.559ns (75.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    l17/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  l17/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  l17/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.246     1.856    l17/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  l17/memory[0][3]_i_2/O
                         net (fo=16, routed)          0.312     2.214    l7/AR[0]
    SLICE_X64Y29         FDCE                                         f  l7/memory_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    l7/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  l7/memory_reg[0][2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    l7/memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.777    





