###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       124135   # Number of WRITE/WRITEP commands
num_reads_done                 =      1016108   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       801650   # Number of read row buffer hits
num_read_cmds                  =      1016112   # Number of READ/READP commands
num_writes_done                =       124153   # Number of read requests issued
num_write_row_hits             =        74609   # Number of write row buffer hits
num_act_cmds                   =       265282   # Number of ACT commands
num_pre_cmds                   =       265254   # Number of PRE commands
num_ondemand_pres              =       241146   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9455560   # Cyles of rank active rank.0
rank_active_cycles.1           =      9186317   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       544440   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       813683   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1079344   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15716   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6368   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3028   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3293   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4454   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1843   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3129   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1040   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20193   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           30   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =          111   # Write cmd latency (cycles)
write_latency[80-99]           =          240   # Write cmd latency (cycles)
write_latency[100-119]         =          368   # Write cmd latency (cycles)
write_latency[120-139]         =          552   # Write cmd latency (cycles)
write_latency[140-159]         =          902   # Write cmd latency (cycles)
write_latency[160-179]         =         1543   # Write cmd latency (cycles)
write_latency[180-199]         =         2242   # Write cmd latency (cycles)
write_latency[200-]            =       118110   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       324998   # Read request latency (cycles)
read_latency[40-59]            =       115552   # Read request latency (cycles)
read_latency[60-79]            =       124769   # Read request latency (cycles)
read_latency[80-99]            =        65327   # Read request latency (cycles)
read_latency[100-119]          =        52141   # Read request latency (cycles)
read_latency[120-139]          =        44465   # Read request latency (cycles)
read_latency[140-159]          =        33656   # Read request latency (cycles)
read_latency[160-179]          =        27814   # Read request latency (cycles)
read_latency[180-199]          =        23320   # Read request latency (cycles)
read_latency[200-]             =       204065   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.19682e+08   # Write energy
read_energy                    =  4.09696e+09   # Read energy
act_energy                     =  7.25812e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61331e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.90568e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90027e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73226e+09   # Active standby energy rank.1
average_read_latency           =      149.374   # Average read request latency (cycles)
average_interarrival           =       8.7696   # Average request interarrival latency (cycles)
total_energy                   =  1.84315e+10   # Total energy (pJ)
average_power                  =      1843.15   # Average power (mW)
average_bandwidth              =      9.73023   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       124019   # Number of WRITE/WRITEP commands
num_reads_done                 =      1039095   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       784931   # Number of read row buffer hits
num_read_cmds                  =      1039097   # Number of READ/READP commands
num_writes_done                =       124056   # Number of read requests issued
num_write_row_hits             =        76897   # Number of write row buffer hits
num_act_cmds                   =       302797   # Number of ACT commands
num_pre_cmds                   =       302771   # Number of PRE commands
num_ondemand_pres              =       279392   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9352377   # Cyles of rank active rank.0
rank_active_cycles.1           =      9295156   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       647623   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       704844   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1102587   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15438   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6436   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2976   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3230   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4434   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1939   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20143   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          117   # Write cmd latency (cycles)
write_latency[80-99]           =          200   # Write cmd latency (cycles)
write_latency[100-119]         =          301   # Write cmd latency (cycles)
write_latency[120-139]         =          542   # Write cmd latency (cycles)
write_latency[140-159]         =          852   # Write cmd latency (cycles)
write_latency[160-179]         =         1321   # Write cmd latency (cycles)
write_latency[180-199]         =         2192   # Write cmd latency (cycles)
write_latency[200-]            =       118422   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       310694   # Read request latency (cycles)
read_latency[40-59]            =       111089   # Read request latency (cycles)
read_latency[60-79]            =       136359   # Read request latency (cycles)
read_latency[80-99]            =        71502   # Read request latency (cycles)
read_latency[100-119]          =        56378   # Read request latency (cycles)
read_latency[120-139]          =        48829   # Read request latency (cycles)
read_latency[140-159]          =        36321   # Read request latency (cycles)
read_latency[160-179]          =        29658   # Read request latency (cycles)
read_latency[180-199]          =        24592   # Read request latency (cycles)
read_latency[200-]             =       213670   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.19103e+08   # Write energy
read_energy                    =  4.18964e+09   # Read energy
act_energy                     =  8.28453e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10859e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38325e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83588e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80018e+09   # Active standby energy rank.1
average_read_latency           =      156.035   # Average read request latency (cycles)
average_interarrival           =      8.59682   # Average request interarrival latency (cycles)
total_energy                   =  1.86271e+10   # Total energy (pJ)
average_power                  =      1862.71   # Average power (mW)
average_bandwidth              =      9.92556   # Average bandwidth
