// Seed: 3701834472
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  assign id_2 = id_2;
  uwire id_5, id_6 = -1;
  assign id_2 = id_4;
  assign id_5 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output logic id_0,
    input  wand  id_1,
    input  wire  id_2,
    output logic id_3
);
  always begin : LABEL_0
    id_0 = #1 1;
    @(posedge 1 < id_2) begin : LABEL_0
      @(1) id_3 <= -1;
      id_0 = id_1 && -1;
    end
  end
endmodule
module module_3 (
    input  wire  id_0,
    output wire  id_1,
    input  tri   id_2,
    input  logic id_3,
    output logic id_4,
    output tri   id_5
);
  always id_4 <= id_3;
  module_2 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.type_6 = 0;
  tri0 id_7, id_8, id_9 = id_9 - id_9;
endmodule
