2-1-input AND-OR-Invert gate
.cell AOI21
.origin NAND2
.inputs B A1 A 
.outputs Y 
pmos B N1 vdd vdd g 2 2 2
pmos A1 Y N1 vdd g 1 2 1
pmos A Y N1 vdd g 1 1 1
nmos B N1 gnd gnd 1 1 2 -1
nmos A1 N gnd gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end