
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  000016ec  00001780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016ec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a4  0080013c  0080013c  000017bc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000017bc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000017ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002f8  00000000  00000000  00001828  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002df4  00000000  00000000  00001b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001698  00000000  00000000  00004914  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018d7  00000000  00000000  00005fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000670  00000000  00000000  00007884  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d9b  00000000  00000000  00007ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000016b3  00000000  00000000  00008c8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000220  00000000  00000000  0000a342  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
       4:	0c 94 17 02 	jmp	0x42e	; 0x42e <__vector_1>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__vector_9>
      28:	0c 94 66 08 	jmp	0x10cc	; 0x10cc <__vector_10>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 4d 06 	jmp	0xc9a	; 0xc9a <__vector_12>
      34:	0c 94 e0 06 	jmp	0xdc0	; 0xdc0 <__vector_13>
      38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
      40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
      50:	11 24       	eor	r1, r1
      52:	1f be       	out	0x3f, r1	; 63
      54:	cf ef       	ldi	r28, 0xFF	; 255
      56:	d2 e0       	ldi	r29, 0x02	; 2
      58:	de bf       	out	0x3e, r29	; 62
      5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
      5c:	11 e0       	ldi	r17, 0x01	; 1
      5e:	a0 e0       	ldi	r26, 0x00	; 0
      60:	b1 e0       	ldi	r27, 0x01	; 1
      62:	ec ee       	ldi	r30, 0xEC	; 236
      64:	f6 e1       	ldi	r31, 0x16	; 22
      66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
      68:	05 90       	lpm	r0, Z+
      6a:	0d 92       	st	X+, r0
      6c:	ac 33       	cpi	r26, 0x3C	; 60
      6e:	b1 07       	cpc	r27, r17
      70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
      72:	21 e0       	ldi	r18, 0x01	; 1
      74:	ac e3       	ldi	r26, 0x3C	; 60
      76:	b1 e0       	ldi	r27, 0x01	; 1
      78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
      7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
      7c:	a0 3e       	cpi	r26, 0xE0	; 224
      7e:	b2 07       	cpc	r27, r18
      80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
      82:	0e 94 2d 05 	call	0xa5a	; 0xa5a <main>
      86:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
      8e:	ec e7       	ldi	r30, 0x7C	; 124
      90:	f0 e0       	ldi	r31, 0x00	; 0
      92:	80 81       	ld	r24, Z
      94:	8f 7b       	andi	r24, 0xBF	; 191
      96:	80 83       	st	Z, r24
      98:	a7 e7       	ldi	r26, 0x77	; 119
      9a:	b0 e0       	ldi	r27, 0x00	; 0
      9c:	8c 91       	ld	r24, X
      9e:	8b 7f       	andi	r24, 0xFB	; 251
      a0:	8c 93       	st	X, r24
      a2:	80 81       	ld	r24, Z
      a4:	88 60       	ori	r24, 0x08	; 8
      a6:	80 83       	st	Z, r24
      a8:	80 81       	ld	r24, Z
      aa:	88 7f       	andi	r24, 0xF8	; 248
      ac:	80 83       	st	Z, r24
      ae:	ea e7       	ldi	r30, 0x7A	; 122
      b0:	f0 e0       	ldi	r31, 0x00	; 0
      b2:	80 81       	ld	r24, Z
      b4:	88 68       	ori	r24, 0x88	; 136
      b6:	80 83       	st	Z, r24
      b8:	80 81       	ld	r24, Z
      ba:	88 7f       	andi	r24, 0xF8	; 248
      bc:	80 83       	st	Z, r24
      be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
      c0:	1f 92       	push	r1
      c2:	0f 92       	push	r0
      c4:	0f b6       	in	r0, 0x3f	; 63
      c6:	0f 92       	push	r0
      c8:	11 24       	eor	r1, r1
      ca:	2f 93       	push	r18
      cc:	8f 93       	push	r24
      ce:	9f 93       	push	r25
      d0:	ef 93       	push	r30
      d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
      d4:	ea e7       	ldi	r30, 0x7A	; 122
      d6:	f0 e0       	ldi	r31, 0x00	; 0
      d8:	80 81       	ld	r24, Z
      da:	80 61       	ori	r24, 0x10	; 16
      dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
      de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
      e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
      e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	98 2f       	mov	r25, r24
      ee:	88 27       	eor	r24, r24
      f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
      f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
      f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
      fc:	82 2b       	or	r24, r18
      fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     106:	ff 91       	pop	r31
     108:	ef 91       	pop	r30
     10a:	9f 91       	pop	r25
     10c:	8f 91       	pop	r24
     10e:	2f 91       	pop	r18
     110:	0f 90       	pop	r0
     112:	0f be       	out	0x3f, r0	; 63
     114:	0f 90       	pop	r0
     116:	1f 90       	pop	r1
     118:	18 95       	reti

0000011a <stop_signal>:

****************************************************************************/
void Release_Analog_Servo(void)
{
    // Stop signal
    stop_signal(NON_EVENT);
     11a:	60 e0       	ldi	r22, 0x00	; 0
     11c:	81 e0       	ldi	r24, 0x01	; 1
     11e:	0e 94 1e 07 	call	0xe3c	; 0xe3c <Set_PWM_Duty_Cycle>
     122:	08 95       	ret

00000124 <Init_Analog_Servo_Driver>:
     124:	60 e0       	ldi	r22, 0x00	; 0
     126:	70 e0       	ldi	r23, 0x00	; 0
     128:	cb 01       	movw	r24, r22
     12a:	0e 94 8d 00 	call	0x11a	; 0x11a <stop_signal>
     12e:	e3 e8       	ldi	r30, 0x83	; 131
     130:	f0 e0       	ldi	r31, 0x00	; 0
     132:	80 81       	ld	r24, Z
     134:	8f 7d       	andi	r24, 0xDF	; 223
     136:	80 83       	st	Z, r24
     138:	2b 98       	cbi	0x05, 3	; 5
     13a:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <__data_end>
     13e:	ef e6       	ldi	r30, 0x6F	; 111
     140:	f0 e0       	ldi	r31, 0x00	; 0
     142:	80 81       	ld	r24, Z
     144:	81 60       	ori	r24, 0x01	; 1
     146:	80 83       	st	Z, r24
     148:	6d e8       	ldi	r22, 0x8D	; 141
     14a:	70 e0       	ldi	r23, 0x00	; 0
     14c:	8d e3       	ldi	r24, 0x3D	; 61
     14e:	91 e0       	ldi	r25, 0x01	; 1
     150:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Register_Timer>
     154:	08 95       	ret

00000156 <Hold_Analog_Servo_Position>:
     156:	0f 93       	push	r16
     158:	1f 93       	push	r17
     15a:	cf 93       	push	r28
     15c:	df 93       	push	r29
     15e:	8f 3f       	cpi	r24, 0xFF	; 255
     160:	0f ef       	ldi	r16, 0xFF	; 255
     162:	90 07       	cpc	r25, r16
     164:	09 f4       	brne	.+2      	; 0x168 <Hold_Analog_Servo_Position+0x12>
     166:	64 c0       	rjmp	.+200    	; 0x230 <Hold_Analog_Servo_Position+0xda>
     168:	ec 01       	movw	r28, r24
     16a:	8d e3       	ldi	r24, 0x3D	; 61
     16c:	91 e0       	ldi	r25, 0x01	; 1
     16e:	0e 94 3c 08 	call	0x1078	; 0x1078 <Stop_Timer>
     172:	ce 01       	movw	r24, r28
     174:	a0 e0       	ldi	r26, 0x00	; 0
     176:	b0 e0       	ldi	r27, 0x00	; 0
     178:	ac 01       	movw	r20, r24
     17a:	bd 01       	movw	r22, r26
     17c:	44 0f       	add	r20, r20
     17e:	55 1f       	adc	r21, r21
     180:	66 1f       	adc	r22, r22
     182:	77 1f       	adc	r23, r23
     184:	44 0f       	add	r20, r20
     186:	55 1f       	adc	r21, r21
     188:	66 1f       	adc	r22, r22
     18a:	77 1f       	adc	r23, r23
     18c:	44 0f       	add	r20, r20
     18e:	55 1f       	adc	r21, r21
     190:	66 1f       	adc	r22, r22
     192:	77 1f       	adc	r23, r23
     194:	8a 01       	movw	r16, r20
     196:	9b 01       	movw	r18, r22
     198:	00 0f       	add	r16, r16
     19a:	11 1f       	adc	r17, r17
     19c:	22 1f       	adc	r18, r18
     19e:	33 1f       	adc	r19, r19
     1a0:	00 0f       	add	r16, r16
     1a2:	11 1f       	adc	r17, r17
     1a4:	22 1f       	adc	r18, r18
     1a6:	33 1f       	adc	r19, r19
     1a8:	40 0f       	add	r20, r16
     1aa:	51 1f       	adc	r21, r17
     1ac:	62 1f       	adc	r22, r18
     1ae:	73 1f       	adc	r23, r19
     1b0:	8a 01       	movw	r16, r20
     1b2:	9b 01       	movw	r18, r22
     1b4:	00 0f       	add	r16, r16
     1b6:	11 1f       	adc	r17, r17
     1b8:	22 1f       	adc	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	00 0f       	add	r16, r16
     1be:	11 1f       	adc	r17, r17
     1c0:	22 1f       	adc	r18, r18
     1c2:	33 1f       	adc	r19, r19
     1c4:	40 0f       	add	r20, r16
     1c6:	51 1f       	adc	r21, r17
     1c8:	62 1f       	adc	r22, r18
     1ca:	73 1f       	adc	r23, r19
     1cc:	8a 01       	movw	r16, r20
     1ce:	9b 01       	movw	r18, r22
     1d0:	00 0f       	add	r16, r16
     1d2:	11 1f       	adc	r17, r17
     1d4:	22 1f       	adc	r18, r18
     1d6:	33 1f       	adc	r19, r19
     1d8:	00 0f       	add	r16, r16
     1da:	11 1f       	adc	r17, r17
     1dc:	22 1f       	adc	r18, r18
     1de:	33 1f       	adc	r19, r19
     1e0:	40 0f       	add	r20, r16
     1e2:	51 1f       	adc	r21, r17
     1e4:	62 1f       	adc	r22, r18
     1e6:	73 1f       	adc	r23, r19
     1e8:	8a 01       	movw	r16, r20
     1ea:	9b 01       	movw	r18, r22
     1ec:	00 0f       	add	r16, r16
     1ee:	11 1f       	adc	r17, r17
     1f0:	22 1f       	adc	r18, r18
     1f2:	33 1f       	adc	r19, r19
     1f4:	00 0f       	add	r16, r16
     1f6:	11 1f       	adc	r17, r17
     1f8:	22 1f       	adc	r18, r18
     1fa:	33 1f       	adc	r19, r19
     1fc:	40 0f       	add	r20, r16
     1fe:	51 1f       	adc	r21, r17
     200:	62 1f       	adc	r22, r18
     202:	73 1f       	adc	r23, r19
     204:	8a 01       	movw	r16, r20
     206:	9b 01       	movw	r18, r22
     208:	08 1b       	sub	r16, r24
     20a:	19 0b       	sbc	r17, r25
     20c:	2a 0b       	sbc	r18, r26
     20e:	3b 0b       	sbc	r19, r27
     210:	c9 01       	movw	r24, r18
     212:	b8 01       	movw	r22, r16
     214:	28 e8       	ldi	r18, 0x88	; 136
     216:	33 e1       	ldi	r19, 0x13	; 19
     218:	40 e0       	ldi	r20, 0x00	; 0
     21a:	50 e0       	ldi	r21, 0x00	; 0
     21c:	0e 94 cd 0a 	call	0x159a	; 0x159a <__udivmodsi4>
     220:	87 e8       	ldi	r24, 0x87	; 135
     222:	93 e1       	ldi	r25, 0x13	; 19
     224:	82 1b       	sub	r24, r18
     226:	93 0b       	sbc	r25, r19
     228:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     22c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     230:	df 91       	pop	r29
     232:	cf 91       	pop	r28
     234:	1f 91       	pop	r17
     236:	0f 91       	pop	r16
     238:	08 95       	ret

0000023a <Is_Servo_Position_Valid>:
        Determines if position requested is a valid position,
            based on the slave parameters

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
     23a:	fc 01       	movw	r30, r24
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     23c:	6f 3f       	cpi	r22, 0xFF	; 255
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	78 07       	cpc	r23, r24
     242:	a9 f0       	breq	.+42     	; 0x26e <Is_Servo_Position_Valid+0x34>

    // If the requested position is greater than both the max and min,
    // or less than the max and min, then the position is invalid
    if  (   (p_slave_params->position_max < requested_position)
     244:	82 85       	ldd	r24, Z+10	; 0x0a
     246:	93 85       	ldd	r25, Z+11	; 0x0b
     248:	86 17       	cp	r24, r22
     24a:	97 07       	cpc	r25, r23
     24c:	28 f4       	brcc	.+10     	; 0x258 <Is_Servo_Position_Valid+0x1e>
            &&
     24e:	20 85       	ldd	r18, Z+8	; 0x08
     250:	31 85       	ldd	r19, Z+9	; 0x09
     252:	26 17       	cp	r18, r22
     254:	37 07       	cpc	r19, r23
     256:	68 f0       	brcs	.+26     	; 0x272 <Is_Servo_Position_Valid+0x38>
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
    }
    else if (   (p_slave_params->position_max > requested_position)
     258:	68 17       	cp	r22, r24
     25a:	79 07       	cpc	r23, r25
     25c:	60 f4       	brcc	.+24     	; 0x276 <Is_Servo_Position_Valid+0x3c>
                &&
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	20 85       	ldd	r18, Z+8	; 0x08
     262:	31 85       	ldd	r19, Z+9	; 0x09
     264:	62 17       	cp	r22, r18
     266:	73 07       	cpc	r23, r19
     268:	38 f4       	brcc	.+14     	; 0x278 <Is_Servo_Position_Valid+0x3e>
     26a:	80 e0       	ldi	r24, 0x00	; 0
     26c:	08 95       	ret

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     26e:	80 e0       	ldi	r24, 0x00	; 0
     270:	08 95       	ret
    if  (   (p_slave_params->position_max < requested_position)
            &&
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
     272:	80 e0       	ldi	r24, 0x00	; 0
     274:	08 95       	ret
    {
        return false;
    }
    else
    {
        return true;
     276:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     278:	08 95       	ret

0000027a <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     27a:	1f 92       	push	r1
     27c:	0f 92       	push	r0
     27e:	0f b6       	in	r0, 0x3f	; 63
     280:	0f 92       	push	r0
     282:	11 24       	eor	r1, r1
     284:	8f 93       	push	r24
     286:	ef 93       	push	r30
     288:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     28a:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <__data_end>
     28e:	88 23       	and	r24, r24
     290:	19 f0       	breq	.+6      	; 0x298 <__vector_9+0x1e>
     292:	81 30       	cpi	r24, 0x01	; 1
     294:	39 f0       	breq	.+14     	; 0x2a4 <__vector_9+0x2a>
     296:	0c c0       	rjmp	.+24     	; 0x2b0 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     298:	e3 e8       	ldi	r30, 0x83	; 131
     29a:	f0 e0       	ldi	r31, 0x00	; 0
     29c:	80 81       	ld	r24, Z
     29e:	80 62       	ori	r24, 0x20	; 32
     2a0:	80 83       	st	Z, r24
            break;
     2a2:	06 c0       	rjmp	.+12     	; 0x2b0 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     2a4:	e3 e8       	ldi	r30, 0x83	; 131
     2a6:	f0 e0       	ldi	r31, 0x00	; 0
     2a8:	80 81       	ld	r24, Z
     2aa:	8f 7d       	andi	r24, 0xDF	; 223
     2ac:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     2ae:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     2b0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <__data_end>
     2b4:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     2b6:	83 70       	andi	r24, 0x03	; 3
     2b8:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <__data_end>
}
     2bc:	ff 91       	pop	r31
     2be:	ef 91       	pop	r30
     2c0:	8f 91       	pop	r24
     2c2:	0f 90       	pop	r0
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	0f 90       	pop	r0
     2c8:	1f 90       	pop	r1
     2ca:	18 95       	reti

000002cc <Get_Intensity_Data>:
intensity_data_t Get_Intensity_Data(uint8_t * p_LIN_packet)
{
    intensity_data_t result;
    memcpy(&result, p_LIN_packet+INTENSITY_DATA_INDEX, INTENSITY_DATA_LEN);
    return result;
}
     2cc:	fc 01       	movw	r30, r24
     2ce:	80 81       	ld	r24, Z
     2d0:	08 95       	ret

000002d2 <Get_Position_Data>:
position_data_t Get_Position_Data(uint8_t * p_LIN_packet)
{
    position_data_t result;
    memcpy(&result, p_LIN_packet+POSITION_DATA_INDEX, POSITION_DATA_LEN);
    return result;
}
     2d2:	fc 01       	movw	r30, r24
     2d4:	81 81       	ldd	r24, Z+1	; 0x01
     2d6:	92 81       	ldd	r25, Z+2	; 0x02
     2d8:	08 95       	ret

000002da <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     2da:	fc 01       	movw	r30, r24
     2dc:	60 83       	st	Z, r22
     2de:	08 95       	ret

000002e0 <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     2e0:	fc 01       	movw	r30, r24
     2e2:	72 83       	std	Z+2, r23	; 0x02
     2e4:	61 83       	std	Z+1, r22	; 0x01
     2e6:	08 95       	ret

000002e8 <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     2e8:	70 e0       	ldi	r23, 0x00	; 0
     2ea:	61 50       	subi	r22, 0x01	; 1
     2ec:	71 09       	sbc	r23, r1
     2ee:	9b 01       	movw	r18, r22
     2f0:	22 0f       	add	r18, r18
     2f2:	33 1f       	adc	r19, r19
     2f4:	62 0f       	add	r22, r18
     2f6:	73 1f       	adc	r23, r19
}
     2f8:	86 0f       	add	r24, r22
     2fa:	97 1f       	adc	r25, r23
     2fc:	08 95       	ret

000002fe <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     2fe:	cf 92       	push	r12
     300:	df 92       	push	r13
     302:	ef 92       	push	r14
     304:	ff 92       	push	r15
     306:	0f 93       	push	r16
     308:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     30a:	00 91 41 01 	lds	r16, 0x0141	; 0x800141 <Pending_Events>
     30e:	10 91 42 01 	lds	r17, 0x0142	; 0x800142 <Pending_Events+0x1>
     312:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <Pending_Events+0x2>
     316:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <Pending_Events+0x3>
     31a:	6b 01       	movw	r12, r22
     31c:	7c 01       	movw	r14, r24
     31e:	c0 22       	and	r12, r16
     320:	d1 22       	and	r13, r17
     322:	e2 22       	and	r14, r18
     324:	f3 22       	and	r15, r19
     326:	6c 15       	cp	r22, r12
     328:	7d 05       	cpc	r23, r13
     32a:	8e 05       	cpc	r24, r14
     32c:	9f 05       	cpc	r25, r15
     32e:	a1 f4       	brne	.+40     	; 0x358 <__stack+0x59>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     330:	6b 01       	movw	r12, r22
     332:	7c 01       	movw	r14, r24
     334:	c0 94       	com	r12
     336:	d0 94       	com	r13
     338:	e0 94       	com	r14
     33a:	f0 94       	com	r15
     33c:	0c 21       	and	r16, r12
     33e:	1d 21       	and	r17, r13
     340:	2e 21       	and	r18, r14
     342:	3f 21       	and	r19, r15
     344:	00 93 41 01 	sts	0x0141, r16	; 0x800141 <Pending_Events>
     348:	10 93 42 01 	sts	0x0142, r17	; 0x800142 <Pending_Events+0x1>
     34c:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <Pending_Events+0x2>
     350:	30 93 44 01 	sts	0x0144, r19	; 0x800144 <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     354:	0e 94 08 02 	call	0x410	; 0x410 <Run_Services>
    }
}
     358:	1f 91       	pop	r17
     35a:	0f 91       	pop	r16
     35c:	ff 90       	pop	r15
     35e:	ef 90       	pop	r14
     360:	df 90       	pop	r13
     362:	cf 90       	pop	r12
     364:	08 95       	ret

00000366 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     366:	0f 93       	push	r16
     368:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     36a:	00 91 41 01 	lds	r16, 0x0141	; 0x800141 <Pending_Events>
     36e:	10 91 42 01 	lds	r17, 0x0142	; 0x800142 <Pending_Events+0x1>
     372:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <Pending_Events+0x2>
     376:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <Pending_Events+0x3>
     37a:	dc 01       	movw	r26, r24
     37c:	cb 01       	movw	r24, r22
     37e:	80 2b       	or	r24, r16
     380:	91 2b       	or	r25, r17
     382:	a2 2b       	or	r26, r18
     384:	b3 2b       	or	r27, r19
     386:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <Pending_Events>
     38a:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <Pending_Events+0x1>
     38e:	a0 93 43 01 	sts	0x0143, r26	; 0x800143 <Pending_Events+0x2>
     392:	b0 93 44 01 	sts	0x0144, r27	; 0x800144 <Pending_Events+0x3>
}
     396:	1f 91       	pop	r17
     398:	0f 91       	pop	r16
     39a:	08 95       	ret

0000039c <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     39c:	61 e0       	ldi	r22, 0x01	; 1
     39e:	70 e0       	ldi	r23, 0x00	; 0
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     3a8:	62 e0       	ldi	r22, 0x02	; 2
     3aa:	70 e0       	ldi	r23, 0x00	; 0
     3ac:	80 e0       	ldi	r24, 0x00	; 0
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     3b4:	64 e0       	ldi	r22, 0x04	; 4
     3b6:	70 e0       	ldi	r23, 0x00	; 0
     3b8:	80 e0       	ldi	r24, 0x00	; 0
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     3c0:	68 e0       	ldi	r22, 0x08	; 8
     3c2:	70 e0       	ldi	r23, 0x00	; 0
     3c4:	80 e0       	ldi	r24, 0x00	; 0
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     3cc:	60 e1       	ldi	r22, 0x10	; 16
     3ce:	70 e0       	ldi	r23, 0x00	; 0
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	90 e0       	ldi	r25, 0x00	; 0
     3d4:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     3d8:	60 e2       	ldi	r22, 0x20	; 32
     3da:	70 e0       	ldi	r23, 0x00	; 0
     3dc:	80 e0       	ldi	r24, 0x00	; 0
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     3e4:	60 e4       	ldi	r22, 0x40	; 64
     3e6:	70 e0       	ldi	r23, 0x00	; 0
     3e8:	80 e0       	ldi	r24, 0x00	; 0
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	0e 94 7f 01 	call	0x2fe	; 0x2fe <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     3f0:	d5 cf       	rjmp	.-86     	; 0x39c <Run_Events>

000003f2 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     3f2:	0e 94 88 07 	call	0xf10	; 0xf10 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     3f6:	0e 94 1c 05 	call	0xa38	; 0xa38 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     3fa:	0e 94 f6 06 	call	0xdec	; 0xdec <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     3fe:	0e 94 0b 02 	call	0x416	; 0x416 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     402:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     406:	0e 94 92 00 	call	0x124	; 0x124 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     40a:	0e 94 53 05 	call	0xaa6	; 0xaa6 <Init_Master_Service>
     40e:	08 95       	ret

00000410 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     410:	0e 94 93 05 	call	0xb26	; 0xb26 <Run_Master_Service>
     414:	08 95       	ret

00000416 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     416:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
     418:	e9 e6       	ldi	r30, 0x69	; 105
     41a:	f0 e0       	ldi	r31, 0x00	; 0
     41c:	80 81       	ld	r24, Z
     41e:	8d 7f       	andi	r24, 0xFD	; 253
     420:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
     422:	80 81       	ld	r24, Z
     424:	81 60       	ori	r24, 0x01	; 1
     426:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     428:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     42a:	e0 9a       	sbi	0x1c, 0	; 28
     42c:	08 95       	ret

0000042e <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     42e:	1f 92       	push	r1
     430:	0f 92       	push	r0
     432:	0f b6       	in	r0, 0x3f	; 63
     434:	0f 92       	push	r0
     436:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     438:	e0 9a       	sbi	0x1c, 0	; 28
}
     43a:	0f 90       	pop	r0
     43c:	0f be       	out	0x3f, r0	; 63
     43e:	0f 90       	pop	r0
     440:	1f 90       	pop	r1
     442:	18 95       	reti

00000444 <compute_cw_angular_distance>:
            (start_angle+return_angle)%360=end+angle

****************************************************************************/
static uint16_t compute_cw_angular_distance(uint16_t start_angle, uint16_t end_angle)
{
    if (end_angle > start_angle)
     444:	86 17       	cp	r24, r22
     446:	97 07       	cpc	r25, r23
     448:	28 f4       	brcc	.+10     	; 0x454 <compute_cw_angular_distance+0x10>
    {
        // Just do the positive biased subtraction
        return end_angle-start_angle;
     44a:	9b 01       	movw	r18, r22
     44c:	28 1b       	sub	r18, r24
     44e:	39 0b       	sbc	r19, r25
     450:	c9 01       	movw	r24, r18
     452:	08 95       	ret
    }
    else if (end_angle < start_angle)
     454:	68 17       	cp	r22, r24
     456:	79 07       	cpc	r23, r25
     458:	30 f4       	brcc	.+12     	; 0x466 <compute_cw_angular_distance+0x22>
    {
        // Take the compliment of the positive biased subtraction
        // *Note: this is for cases where the end angle is right of 0 degs
        //      and start is left of 0 degs
        return DEGS_FULL_CIRCLE-(start_angle-end_angle);
     45a:	68 1b       	sub	r22, r24
     45c:	79 0b       	sbc	r23, r25
     45e:	cb 01       	movw	r24, r22
     460:	88 59       	subi	r24, 0x98	; 152
     462:	9e 4f       	sbci	r25, 0xFE	; 254
     464:	08 95       	ret
    }
    else
    {
        // The angles are equal
        return DEGS_FULL_CIRCLE;
     466:	88 e6       	ldi	r24, 0x68	; 104
     468:	91 e0       	ldi	r25, 0x01	; 1
    }
}
     46a:	08 95       	ret

0000046c <Compute_Individual_Light_Settings>:
****************************************************************************/
void Compute_Individual_Light_Settings(
                                        const slave_parameters_t * p_slave_params,
                                        uint8_t * p_cmd_data,
                                        rect_vect_t v_desired_location)
{
     46c:	4f 92       	push	r4
     46e:	5f 92       	push	r5
     470:	6f 92       	push	r6
     472:	7f 92       	push	r7
     474:	8f 92       	push	r8
     476:	9f 92       	push	r9
     478:	af 92       	push	r10
     47a:	bf 92       	push	r11
     47c:	cf 92       	push	r12
     47e:	df 92       	push	r13
     480:	ef 92       	push	r14
     482:	ff 92       	push	r15
     484:	0f 93       	push	r16
     486:	1f 93       	push	r17
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	ec 01       	movw	r28, r24
     48e:	8b 01       	movw	r16, r22
    // If NULL pointers, return immediately
    if (!p_slave_params) return;
     490:	89 2b       	or	r24, r25
     492:	09 f4       	brne	.+2      	; 0x496 <Compute_Individual_Light_Settings+0x2a>
     494:	e0 c1       	rjmp	.+960    	; 0x856 <Compute_Individual_Light_Settings+0x3ea>
    if (!p_cmd_data) return;
     496:	67 2b       	or	r22, r23
     498:	09 f4       	brne	.+2      	; 0x49c <Compute_Individual_Light_Settings+0x30>
     49a:	dd c1       	rjmp	.+954    	; 0x856 <Compute_Individual_Light_Settings+0x3ea>
    // This is because we want to see the angle relative to where we are,
    // For example, we could be at (1,0) with 180 FOV and the requested
    //  loc. could be (0.8,1) and the angle would be within our bounds,
    //  but if we use the desired location relative to us, the angle would
    //  be outside of our bounds.
    v_desired_relative.x = v_desired_location.x-p_slave_params->rect_position.x;
     49c:	88 81       	ld	r24, Y
     49e:	99 81       	ldd	r25, Y+1	; 0x01
     4a0:	69 01       	movw	r12, r18
     4a2:	c8 1a       	sub	r12, r24
     4a4:	d9 0a       	sbc	r13, r25
     4a6:	e9 ed       	ldi	r30, 0xD9	; 217
     4a8:	f1 e0       	ldi	r31, 0x01	; 1
     4aa:	d1 82       	std	Z+1, r13	; 0x01
     4ac:	c0 82       	st	Z, r12
    v_desired_relative.y = v_desired_location.y-p_slave_params->rect_position.y;
     4ae:	8a 81       	ldd	r24, Y+2	; 0x02
     4b0:	9b 81       	ldd	r25, Y+3	; 0x03
     4b2:	7a 01       	movw	r14, r20
     4b4:	e8 1a       	sub	r14, r24
     4b6:	f9 0a       	sbc	r15, r25
     4b8:	f3 82       	std	Z+3, r15	; 0x03
     4ba:	e2 82       	std	Z+2, r14	; 0x02
        Returns the squared norm of a 2-D vector

****************************************************************************/
static uint16_t norm2_rect_vect(rect_vect_t vect)
{
    return ((vect.x*vect.x) + (vect.y*vect.y));
     4bc:	c6 01       	movw	r24, r12
     4be:	b6 01       	movw	r22, r12
     4c0:	0e 94 a8 0a 	call	0x1550	; 0x1550 <__mulhi3>
     4c4:	4c 01       	movw	r8, r24
     4c6:	c7 01       	movw	r24, r14
     4c8:	b7 01       	movw	r22, r14
     4ca:	0e 94 a8 0a 	call	0x1550	; 0x1550 <__mulhi3>
     4ce:	88 0e       	add	r8, r24
     4d0:	99 1e       	adc	r9, r25
    v_desired_relative.x = v_desired_location.x-p_slave_params->rect_position.x;
    v_desired_relative.y = v_desired_location.y-p_slave_params->rect_position.y;

    // COMPUTE:
    // distance^2 from node to desired location
    norm2_desired_relative = norm2_rect_vect(v_desired_relative);
     4d2:	90 92 d6 01 	sts	0x01D6, r9	; 0x8001d6 <norm2_desired_relative+0x1>
     4d6:	80 92 d5 01 	sts	0x01D5, r8	; 0x8001d5 <norm2_desired_relative>
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     4da:	b4 01       	movw	r22, r8
     4dc:	80 e0       	ldi	r24, 0x00	; 0
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <__floatunsisf>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
     4e4:	9b 01       	movw	r18, r22
     4e6:	ac 01       	movw	r20, r24
     4e8:	55 95       	asr	r21
     4ea:	47 95       	ror	r20
     4ec:	37 95       	ror	r19
     4ee:	27 95       	ror	r18
     4f0:	0f 2e       	mov	r0, r31
     4f2:	ff ed       	ldi	r31, 0xDF	; 223
     4f4:	4f 2e       	mov	r4, r31
     4f6:	f9 e5       	ldi	r31, 0x59	; 89
     4f8:	5f 2e       	mov	r5, r31
     4fa:	f7 e3       	ldi	r31, 0x37	; 55
     4fc:	6f 2e       	mov	r6, r31
     4fe:	ff e5       	ldi	r31, 0x5F	; 95
     500:	7f 2e       	mov	r7, r31
     502:	f0 2d       	mov	r31, r0
     504:	42 1a       	sub	r4, r18
     506:	53 0a       	sbc	r5, r19
     508:	64 0a       	sbc	r6, r20
     50a:	75 0a       	sbc	r7, r21
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     50c:	20 e0       	ldi	r18, 0x00	; 0
     50e:	30 e0       	ldi	r19, 0x00	; 0
     510:	40 e0       	ldi	r20, 0x00	; 0
     512:	5f e3       	ldi	r21, 0x3F	; 63
     514:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
	y  = * ( float * ) &i;
	y  = y * ( threehalfs - ( x2 * y * y ) );   // 1st iteration
     518:	a3 01       	movw	r20, r6
     51a:	92 01       	movw	r18, r4
     51c:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     520:	9b 01       	movw	r18, r22
     522:	ac 01       	movw	r20, r24
     524:	c3 01       	movw	r24, r6
     526:	b2 01       	movw	r22, r4
     528:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     52c:	9b 01       	movw	r18, r22
     52e:	ac 01       	movw	r20, r24
     530:	60 e0       	ldi	r22, 0x00	; 0
     532:	70 e0       	ldi	r23, 0x00	; 0
     534:	80 ec       	ldi	r24, 0xC0	; 192
     536:	9f e3       	ldi	r25, 0x3F	; 63
     538:	0e 94 db 08 	call	0x11b6	; 0x11b6 <__subsf3>
     53c:	9b 01       	movw	r18, r22
     53e:	ac 01       	movw	r20, r24
     540:	c3 01       	movw	r24, r6
     542:	b2 01       	movw	r22, r4
     544:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     548:	2b 01       	movw	r4, r22
     54a:	3c 01       	movw	r6, r24
	//	y  = y * ( threehalfs - ( x2 * y * y ) );   // 2nd iteration, this can be removed

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
     54c:	b7 01       	movw	r22, r14
     54e:	ff 0c       	add	r15, r15
     550:	88 0b       	sbc	r24, r24
     552:	99 0b       	sbc	r25, r25
     554:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__floatsisf>
     558:	9b 01       	movw	r18, r22
     55a:	ac 01       	movw	r20, r24
     55c:	c3 01       	movw	r24, r6
     55e:	b2 01       	movw	r22, r4
     560:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     564:	2b 01       	movw	r4, r22
     566:	3c 01       	movw	r6, r24
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     568:	20 e0       	ldi	r18, 0x00	; 0
     56a:	30 e0       	ldi	r19, 0x00	; 0
     56c:	40 e8       	ldi	r20, 0x80	; 128
     56e:	5f e3       	ldi	r21, 0x3F	; 63
     570:	0e 94 2e 0a 	call	0x145c	; 0x145c <__gesf2>
     574:	18 16       	cp	r1, r24
     576:	9c f0       	brlt	.+38     	; 0x59e <Compute_Individual_Light_Settings+0x132>
    if (-1 > normalized_y) normalized_y = -1;   // clamp since we are dealing with approximations
     578:	20 e0       	ldi	r18, 0x00	; 0
     57a:	30 e0       	ldi	r19, 0x00	; 0
     57c:	40 e8       	ldi	r20, 0x80	; 128
     57e:	5f eb       	ldi	r21, 0xBF	; 191
     580:	c3 01       	movw	r24, r6
     582:	b2 01       	movw	r22, r4
     584:	0e 94 48 09 	call	0x1290	; 0x1290 <__cmpsf2>
     588:	88 23       	and	r24, r24
     58a:	8c f4       	brge	.+34     	; 0x5ae <Compute_Individual_Light_Settings+0x142>
     58c:	0f 2e       	mov	r0, r31
     58e:	41 2c       	mov	r4, r1
     590:	51 2c       	mov	r5, r1
     592:	f0 e8       	ldi	r31, 0x80	; 128
     594:	6f 2e       	mov	r6, r31
     596:	ff eb       	ldi	r31, 0xBF	; 191
     598:	7f 2e       	mov	r7, r31
     59a:	f0 2d       	mov	r31, r0
     59c:	08 c0       	rjmp	.+16     	; 0x5ae <Compute_Individual_Light_Settings+0x142>

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     59e:	0f 2e       	mov	r0, r31
     5a0:	41 2c       	mov	r4, r1
     5a2:	51 2c       	mov	r5, r1
     5a4:	f0 e8       	ldi	r31, 0x80	; 128
     5a6:	6f 2e       	mov	r6, r31
     5a8:	ff e3       	ldi	r31, 0x3F	; 63
     5aa:	7f 2e       	mov	r7, r31
     5ac:	f0 2d       	mov	r31, r0
    //
    // We only care about our relative y component because our zero degree vector is <0,1>
    //  and the dot product is just the y component
    // Wolfram Alpha: plot 57*arccos(x) for x = {-1,1}
    //  acos ranges from 0 to 180 degrees
    uint16_t angle = 57*((-0.69813170079773212 * normalized_y * normalized_y - 0.87266462599716477) * normalized_y + 1.5707963267948966);
     5ae:	22 ec       	ldi	r18, 0xC2	; 194
     5b0:	38 eb       	ldi	r19, 0xB8	; 184
     5b2:	42 e3       	ldi	r20, 0x32	; 50
     5b4:	5f eb       	ldi	r21, 0xBF	; 191
     5b6:	c3 01       	movw	r24, r6
     5b8:	b2 01       	movw	r22, r4
     5ba:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     5be:	9b 01       	movw	r18, r22
     5c0:	ac 01       	movw	r20, r24
     5c2:	c3 01       	movw	r24, r6
     5c4:	b2 01       	movw	r22, r4
     5c6:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     5ca:	23 ef       	ldi	r18, 0xF3	; 243
     5cc:	36 e6       	ldi	r19, 0x66	; 102
     5ce:	4f e5       	ldi	r20, 0x5F	; 95
     5d0:	5f e3       	ldi	r21, 0x3F	; 63
     5d2:	0e 94 db 08 	call	0x11b6	; 0x11b6 <__subsf3>
     5d6:	9b 01       	movw	r18, r22
     5d8:	ac 01       	movw	r20, r24
     5da:	c3 01       	movw	r24, r6
     5dc:	b2 01       	movw	r22, r4
     5de:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     5e2:	2b ed       	ldi	r18, 0xDB	; 219
     5e4:	3f e0       	ldi	r19, 0x0F	; 15
     5e6:	49 ec       	ldi	r20, 0xC9	; 201
     5e8:	5f e3       	ldi	r21, 0x3F	; 63
     5ea:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <__addsf3>
     5ee:	20 e0       	ldi	r18, 0x00	; 0
     5f0:	30 e0       	ldi	r19, 0x00	; 0
     5f2:	44 e6       	ldi	r20, 0x64	; 100
     5f4:	52 e4       	ldi	r21, 0x42	; 66
     5f6:	0e 94 33 0a 	call	0x1466	; 0x1466 <__mulsf3>
     5fa:	0e 94 4d 09 	call	0x129a	; 0x129a <__fixunssfsi>

    //
    // Output angle
    //
    if (0 > v_rel.x)
     5fe:	dd 20       	and	r13, r13
     600:	34 f4       	brge	.+12     	; 0x60e <Compute_Individual_Light_Settings+0x1a2>
    {
        // The vector is in the left half
        // Subtract computed angle from 360 to get cw angle
        return DEGS_FULL_CIRCLE-angle;
     602:	28 e6       	ldi	r18, 0x68	; 104
     604:	31 e0       	ldi	r19, 0x01	; 1
     606:	59 01       	movw	r10, r18
     608:	a6 1a       	sub	r10, r22
     60a:	b7 0a       	sbc	r11, r23
     60c:	01 c0       	rjmp	.+2      	; 0x610 <Compute_Individual_Light_Settings+0x1a4>
    }
    else
    {
        // The vector is in the right half.
        // Leave computed angle between as is
        return angle;
     60e:	5b 01       	movw	r10, r22
    // distance^2 from node to desired location
    norm2_desired_relative = norm2_rect_vect(v_desired_relative);

    // COMPUTE:
    // the relative angle of the desired location to us
    desired_theta = compute_our_rel_angle(v_desired_relative, norm2_desired_relative);
     610:	b0 92 d2 01 	sts	0x01D2, r11	; 0x8001d2 <desired_theta+0x1>
     614:	a0 92 d1 01 	sts	0x01D1, r10	; 0x8001d1 <desired_theta>

    // COMPUTE:
    //  Light range in degs
    if (p_slave_params->move_equipped)
     618:	8e 85       	ldd	r24, Y+14	; 0x0e
     61a:	88 23       	and	r24, r24
     61c:	79 f0       	breq	.+30     	; 0x63c <Compute_Individual_Light_Settings+0x1d0>
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        light_range = compute_cw_angular_distance(p_slave_params->theta_min, p_slave_params->theta_max)
     61e:	6e 81       	ldd	r22, Y+6	; 0x06
     620:	7f 81       	ldd	r23, Y+7	; 0x07
     622:	8c 81       	ldd	r24, Y+4	; 0x04
     624:	9d 81       	ldd	r25, Y+5	; 0x05
     626:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
                        + p_slave_params->fov;
     62a:	2c 85       	ldd	r18, Y+12	; 0x0c
     62c:	3d 85       	ldd	r19, Y+13	; 0x0d
     62e:	82 0f       	add	r24, r18
     630:	93 1f       	adc	r25, r19
    // COMPUTE:
    //  Light range in degs
    if (p_slave_params->move_equipped)
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        light_range = compute_cw_angular_distance(p_slave_params->theta_min, p_slave_params->theta_max)
     632:	90 93 d4 01 	sts	0x01D4, r25	; 0x8001d4 <light_range+0x1>
     636:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <light_range>
     63a:	06 c0       	rjmp	.+12     	; 0x648 <Compute_Individual_Light_Settings+0x1dc>
                        + p_slave_params->fov;
    }
    else
    {
        // The theta_min/max must be the same angle in slave_parameters
        light_range = p_slave_params->fov;
     63c:	8c 85       	ldd	r24, Y+12	; 0x0c
     63e:	9d 85       	ldd	r25, Y+13	; 0x0d
     640:	90 93 d4 01 	sts	0x01D4, r25	; 0x8001d4 <light_range+0x1>
     644:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <light_range>
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    theta_light_min = (p_slave_params->theta_min-(p_slave_params->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     648:	2c 85       	ldd	r18, Y+12	; 0x0c
     64a:	3d 85       	ldd	r19, Y+13	; 0x0d
     64c:	36 95       	lsr	r19
     64e:	27 95       	ror	r18
     650:	8c 81       	ldd	r24, Y+4	; 0x04
     652:	9d 81       	ldd	r25, Y+5	; 0x05
     654:	88 59       	subi	r24, 0x98	; 152
     656:	9e 4f       	sbci	r25, 0xFE	; 254
     658:	82 1b       	sub	r24, r18
     65a:	93 0b       	sbc	r25, r19
     65c:	e8 e6       	ldi	r30, 0x68	; 104
     65e:	f1 e0       	ldi	r31, 0x01	; 1
     660:	bf 01       	movw	r22, r30
     662:	0e 94 b9 0a 	call	0x1572	; 0x1572 <__udivmodhi4>
     666:	7c 01       	movw	r14, r24
     668:	90 93 d0 01 	sts	0x01D0, r25	; 0x8001d0 <theta_light_min+0x1>
     66c:	80 93 cf 01 	sts	0x01CF, r24	; 0x8001cf <theta_light_min>
     670:	8e 81       	ldd	r24, Y+6	; 0x06
     672:	9f 81       	ldd	r25, Y+7	; 0x07
     674:	88 59       	subi	r24, 0x98	; 152
     676:	9e 4f       	sbci	r25, 0xFE	; 254
    theta_light_max = (p_slave_params->theta_max+(p_slave_params->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     678:	82 0f       	add	r24, r18
     67a:	93 1f       	adc	r25, r19
     67c:	bf 01       	movw	r22, r30
     67e:	0e 94 b9 0a 	call	0x1572	; 0x1572 <__udivmodhi4>
     682:	6c 01       	movw	r12, r24
     684:	90 93 d8 01 	sts	0x01D8, r25	; 0x8001d8 <theta_light_max+0x1>
     688:	80 93 d7 01 	sts	0x01D7, r24	; 0x8001d7 <theta_light_max>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(theta_light_min, desired_theta)
     68c:	b5 01       	movw	r22, r10
     68e:	c7 01       	movw	r24, r14
     690:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
     694:	5c 01       	movw	r10, r24
            <=
            compute_cw_angular_distance(theta_light_min, theta_light_max))
     696:	b6 01       	movw	r22, r12
     698:	c7 01       	movw	r24, r14
     69a:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(theta_light_min, desired_theta)
     69e:	8a 15       	cp	r24, r10
     6a0:	9b 05       	cpc	r25, r11
     6a2:	40 f4       	brcc	.+16     	; 0x6b4 <Compute_Individual_Light_Settings+0x248>
            <=
            compute_cw_angular_distance(theta_light_min, theta_light_max))

            ||
     6a4:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <light_range>
     6a8:	90 91 d4 01 	lds	r25, 0x01D4	; 0x8001d4 <light_range+0x1>
     6ac:	88 36       	cpi	r24, 0x68	; 104
     6ae:	91 40       	sbci	r25, 0x01	; 1
     6b0:	08 f4       	brcc	.+2      	; 0x6b4 <Compute_Individual_Light_Settings+0x248>
     6b2:	bc c0       	rjmp	.+376    	; 0x82c <Compute_Individual_Light_Settings+0x3c0>
        //  1. Set slave settings with some intensity > 0 and <= 100
        //  2. Set slave position via interpolation

        // Compute and set light intensity
        intensity_data_t temp_intensity = INTENSITY_NON_COMMAND;
        temp_intensity = (MAX_LIGHT_INTENSITY*INTENSITY_SCALING_FACTOR)/norm2_desired_relative;
     6b4:	88 ee       	ldi	r24, 0xE8	; 232
     6b6:	93 e0       	ldi	r25, 0x03	; 3
     6b8:	b4 01       	movw	r22, r8
     6ba:	0e 94 b9 0a 	call	0x1572	; 0x1572 <__udivmodhi4>
        if (MIN_LIGHT_INTENSITY > temp_intensity)
     6be:	6e 31       	cpi	r22, 0x1E	; 30
     6c0:	20 f0       	brcs	.+8      	; 0x6ca <Compute_Individual_Light_Settings+0x25e>
     6c2:	65 36       	cpi	r22, 0x65	; 101
     6c4:	18 f0       	brcs	.+6      	; 0x6cc <Compute_Individual_Light_Settings+0x260>
     6c6:	64 e6       	ldi	r22, 0x64	; 100
     6c8:	01 c0       	rjmp	.+2      	; 0x6cc <Compute_Individual_Light_Settings+0x260>
        {
            temp_intensity = MIN_LIGHT_INTENSITY;
     6ca:	6e e1       	ldi	r22, 0x1E	; 30
        }
        else
        {
            // Leave as is. Valid light intensity.
        }
        Write_Intensity_Data(result_settings, temp_intensity);
     6cc:	8d ed       	ldi	r24, 0xDD	; 221
     6ce:	91 e0       	ldi	r25, 0x01	; 1
     6d0:	0e 94 6d 01 	call	0x2da	; 0x2da <Write_Intensity_Data>

        // Interpolate position between min and max if this slave is equipped to move
        position_data_t temp_position = POSITION_NON_COMMAND;
        if (p_slave_params->move_equipped)
     6d4:	8e 85       	ldd	r24, Y+14	; 0x0e
     6d6:	88 23       	and	r24, r24
     6d8:	09 f4       	brne	.+2      	; 0x6dc <Compute_Individual_Light_Settings+0x270>
     6da:	9b c0       	rjmp	.+310    	; 0x812 <Compute_Individual_Light_Settings+0x3a6>
    position_data_t result = POSITION_NON_COMMAND;

    /* CALCULATE RANGE OF SLAVE IN DEGREES */
    // Calculate the range of degrees between min and max
    uint16_t slave_range_degs;
    slave_range_degs = compute_cw_angular_distance(p_slave_params->theta_min, p_slave_params->theta_max);
     6dc:	8e 80       	ldd	r8, Y+6	; 0x06
     6de:	9f 80       	ldd	r9, Y+7	; 0x07
     6e0:	ec 80       	ldd	r14, Y+4	; 0x04
     6e2:	fd 80       	ldd	r15, Y+5	; 0x05
     6e4:	b4 01       	movw	r22, r8
     6e6:	c7 01       	movw	r24, r14
     6e8:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
     6ec:	3c 01       	movw	r6, r24

    /* COMPUTE RATIO OF DESIRED ANGLE ABOVE THE MINIMUM ANGLE*/
    position_data_t position_range;
    // If the desired angle is outside of our move ability
    if  (   compute_cw_angular_distance(p_slave_params->theta_min, desired_theta)
     6ee:	a0 90 d1 01 	lds	r10, 0x01D1	; 0x8001d1 <desired_theta>
     6f2:	b0 90 d2 01 	lds	r11, 0x01D2	; 0x8001d2 <desired_theta+0x1>
     6f6:	b5 01       	movw	r22, r10
     6f8:	c7 01       	movw	r24, r14
     6fa:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
     6fe:	6c 01       	movw	r12, r24
     700:	86 15       	cp	r24, r6
     702:	97 05       	cpc	r25, r7
     704:	90 f0       	brcs	.+36     	; 0x72a <Compute_Individual_Light_Settings+0x2be>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_slave_params->theta_max, desired_theta)
     706:	b5 01       	movw	r22, r10
     708:	c4 01       	movw	r24, r8
     70a:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
     70e:	6c 01       	movw	r12, r24
                >
                compute_cw_angular_distance(desired_theta, p_slave_params->theta_min)
     710:	b7 01       	movw	r22, r14
     712:	c5 01       	movw	r24, r10
     714:	0e 94 22 02 	call	0x444	; 0x444 <compute_cw_angular_distance>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_slave_params->theta_max, desired_theta)
     718:	8c 15       	cp	r24, r12
     71a:	9d 05       	cpc	r25, r13
     71c:	18 f4       	brcc	.+6      	; 0x724 <Compute_Individual_Light_Settings+0x2b8>
                >
                compute_cw_angular_distance(desired_theta, p_slave_params->theta_min)
            )
        {
            // Return our min position
            result = p_slave_params->position_min;
     71e:	e8 84       	ldd	r14, Y+8	; 0x08
     720:	f9 84       	ldd	r15, Y+9	; 0x09
     722:	70 c0       	rjmp	.+224    	; 0x804 <Compute_Individual_Light_Settings+0x398>
        }
        // Otherwise, the desired angle is closer to our max
        else
        {
            // Return our max position
            result = p_slave_params->position_max;
     724:	ea 84       	ldd	r14, Y+10	; 0x0a
     726:	fb 84       	ldd	r15, Y+11	; 0x0b
     728:	6d c0       	rjmp	.+218    	; 0x804 <Compute_Individual_Light_Settings+0x398>
    // Otherwise, angle is actually between our min and max (going CW)
    //      so... interpolate
    else
    {
        // If positions are increasing from min to max
        if (p_slave_params->position_max > p_slave_params->position_min)
     72a:	4a 84       	ldd	r4, Y+10	; 0x0a
     72c:	5b 84       	ldd	r5, Y+11	; 0x0b
     72e:	e8 84       	ldd	r14, Y+8	; 0x08
     730:	f9 84       	ldd	r15, Y+9	; 0x09
     732:	e4 14       	cp	r14, r4
     734:	f5 04       	cpc	r15, r5
     736:	90 f5       	brcc	.+100    	; 0x79c <Compute_Individual_Light_Settings+0x330>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_slave_params->position_max-p_slave_params->position_min;
            result = p_slave_params->position_min + (0.5+((compute_cw_angular_distance(p_slave_params->theta_min, desired_theta) * (uint32_t) position_range)/slave_range_degs));
     738:	b7 01       	movw	r22, r14
     73a:	80 e0       	ldi	r24, 0x00	; 0
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <__floatunsisf>
     742:	4b 01       	movw	r8, r22
     744:	5c 01       	movw	r10, r24
     746:	b6 01       	movw	r22, r12
     748:	80 e0       	ldi	r24, 0x00	; 0
     74a:	90 e0       	ldi	r25, 0x00	; 0
        if (p_slave_params->position_max > p_slave_params->position_min)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_slave_params->position_max-p_slave_params->position_min;
     74c:	92 01       	movw	r18, r4
     74e:	2e 19       	sub	r18, r14
     750:	3f 09       	sbc	r19, r15
            result = p_slave_params->position_min + (0.5+((compute_cw_angular_distance(p_slave_params->theta_min, desired_theta) * (uint32_t) position_range)/slave_range_degs));
     752:	40 e0       	ldi	r20, 0x00	; 0
     754:	50 e0       	ldi	r21, 0x00	; 0
     756:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <__umulsidi3>
     75a:	f2 2f       	mov	r31, r18
     75c:	e3 2f       	mov	r30, r19
     75e:	b4 2f       	mov	r27, r20
     760:	a5 2f       	mov	r26, r21
     762:	93 01       	movw	r18, r6
     764:	40 e0       	ldi	r20, 0x00	; 0
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	6f 2f       	mov	r22, r31
     76a:	7e 2f       	mov	r23, r30
     76c:	8b 2f       	mov	r24, r27
     76e:	9a 2f       	mov	r25, r26
     770:	0e 94 cd 0a 	call	0x159a	; 0x159a <__udivmodsi4>
     774:	ca 01       	movw	r24, r20
     776:	b9 01       	movw	r22, r18
     778:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <__floatunsisf>
     77c:	20 e0       	ldi	r18, 0x00	; 0
     77e:	30 e0       	ldi	r19, 0x00	; 0
     780:	40 e0       	ldi	r20, 0x00	; 0
     782:	5f e3       	ldi	r21, 0x3F	; 63
     784:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <__addsf3>
     788:	9b 01       	movw	r18, r22
     78a:	ac 01       	movw	r20, r24
     78c:	c5 01       	movw	r24, r10
     78e:	b4 01       	movw	r22, r8
     790:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <__addsf3>
     794:	0e 94 4d 09 	call	0x129a	; 0x129a <__fixunssfsi>
     798:	7b 01       	movw	r14, r22
     79a:	34 c0       	rjmp	.+104    	; 0x804 <Compute_Individual_Light_Settings+0x398>
        }
        // If positions are decreasing from min to max
        else if (p_slave_params->position_min > p_slave_params->position_max)
     79c:	4e 14       	cp	r4, r14
     79e:	5f 04       	cpc	r5, r15
     7a0:	88 f5       	brcc	.+98     	; 0x804 <Compute_Individual_Light_Settings+0x398>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_slave_params->position_min-p_slave_params->position_max;
            result = p_slave_params->position_min - (0.5+((compute_cw_angular_distance(p_slave_params->theta_min, desired_theta) * (uint32_t) position_range)/slave_range_degs));
     7a2:	b7 01       	movw	r22, r14
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <__floatunsisf>
     7ac:	4b 01       	movw	r8, r22
     7ae:	5c 01       	movw	r10, r24
     7b0:	b6 01       	movw	r22, r12
     7b2:	80 e0       	ldi	r24, 0x00	; 0
     7b4:	90 e0       	ldi	r25, 0x00	; 0
        else if (p_slave_params->position_min > p_slave_params->position_max)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_slave_params->position_min-p_slave_params->position_max;
     7b6:	97 01       	movw	r18, r14
     7b8:	24 19       	sub	r18, r4
     7ba:	35 09       	sbc	r19, r5
            result = p_slave_params->position_min - (0.5+((compute_cw_angular_distance(p_slave_params->theta_min, desired_theta) * (uint32_t) position_range)/slave_range_degs));
     7bc:	40 e0       	ldi	r20, 0x00	; 0
     7be:	50 e0       	ldi	r21, 0x00	; 0
     7c0:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <__umulsidi3>
     7c4:	b2 2f       	mov	r27, r18
     7c6:	a3 2f       	mov	r26, r19
     7c8:	f4 2f       	mov	r31, r20
     7ca:	e5 2f       	mov	r30, r21
     7cc:	93 01       	movw	r18, r6
     7ce:	40 e0       	ldi	r20, 0x00	; 0
     7d0:	50 e0       	ldi	r21, 0x00	; 0
     7d2:	6b 2f       	mov	r22, r27
     7d4:	7a 2f       	mov	r23, r26
     7d6:	8f 2f       	mov	r24, r31
     7d8:	9e 2f       	mov	r25, r30
     7da:	0e 94 cd 0a 	call	0x159a	; 0x159a <__udivmodsi4>
     7de:	ca 01       	movw	r24, r20
     7e0:	b9 01       	movw	r22, r18
     7e2:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <__floatunsisf>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	5f e3       	ldi	r21, 0x3F	; 63
     7ee:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <__addsf3>
     7f2:	9b 01       	movw	r18, r22
     7f4:	ac 01       	movw	r20, r24
     7f6:	c5 01       	movw	r24, r10
     7f8:	b4 01       	movw	r22, r8
     7fa:	0e 94 db 08 	call	0x11b6	; 0x11b6 <__subsf3>
     7fe:	0e 94 4d 09 	call	0x129a	; 0x129a <__fixunssfsi>
     802:	7b 01       	movw	r14, r22
        }
    }

    // Check for position validity before returning
    // @TODO: We might want to still move it to the closest edge.
    if (Is_Servo_Position_Valid(p_slave_params, result)) 
     804:	b7 01       	movw	r22, r14
     806:	ce 01       	movw	r24, r28
     808:	0e 94 1d 01 	call	0x23a	; 0x23a <Is_Servo_Position_Valid>
     80c:	88 23       	and	r24, r24
     80e:	29 f0       	breq	.+10     	; 0x81a <Compute_Individual_Light_Settings+0x3ae>
     810:	07 c0       	rjmp	.+14     	; 0x820 <Compute_Individual_Light_Settings+0x3b4>
        }
        else
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
     812:	ee 24       	eor	r14, r14
     814:	ea 94       	dec	r14
     816:	fe 2c       	mov	r15, r14
     818:	03 c0       	rjmp	.+6      	; 0x820 <Compute_Individual_Light_Settings+0x3b4>
    {
        return result;
    }
    else
    {
        return POSITION_NON_COMMAND;
     81a:	ee 24       	eor	r14, r14
     81c:	ea 94       	dec	r14
     81e:	fe 2c       	mov	r15, r14
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
        }
        Write_Position_Data(result_settings, temp_position);
     820:	b7 01       	movw	r22, r14
     822:	8d ed       	ldi	r24, 0xDD	; 221
     824:	91 e0       	ldi	r25, 0x01	; 1
     826:	0e 94 70 01 	call	0x2e0	; 0x2e0 <Write_Position_Data>

            ||

            (DEGS_FULL_CIRCLE <= light_range)
        )
    {
     82a:	0b c0       	rjmp	.+22     	; 0x842 <Compute_Individual_Light_Settings+0x3d6>
    // Otherwise, this slave cannot put any light in the requested location
    else
    {
        // The desired position cannot be reached with light via this node.
        // Turn off the light and keep the servo where it is (send non command to servo)
        Write_Intensity_Data(result_settings, INTENSITY_NON_COMMAND);
     82c:	6f ef       	ldi	r22, 0xFF	; 255
     82e:	8d ed       	ldi	r24, 0xDD	; 221
     830:	91 e0       	ldi	r25, 0x01	; 1
     832:	0e 94 6d 01 	call	0x2da	; 0x2da <Write_Intensity_Data>
        Write_Position_Data(result_settings, POSITION_NON_COMMAND);
     836:	6f ef       	ldi	r22, 0xFF	; 255
     838:	7f ef       	ldi	r23, 0xFF	; 255
     83a:	8d ed       	ldi	r24, 0xDD	; 221
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	0e 94 70 01 	call	0x2e0	; 0x2e0 <Write_Position_Data>
    // *Note: after this algorithm runs, the light intensity will be set,
    //  and the servo position may or may not be a real position,
    //  (either NON_COMMAND or a valid position)

    // Copy data to location provided by caller
    memcpy(p_cmd_data, result_settings, LIN_PACKET_LEN);
     842:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <result_settings>
     846:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <result_settings+0x1>
     84a:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <result_settings+0x2>
     84e:	f8 01       	movw	r30, r16
     850:	80 83       	st	Z, r24
     852:	91 83       	std	Z+1, r25	; 0x01
     854:	a2 83       	std	Z+2, r26	; 0x02
}
     856:	df 91       	pop	r29
     858:	cf 91       	pop	r28
     85a:	1f 91       	pop	r17
     85c:	0f 91       	pop	r16
     85e:	ff 90       	pop	r15
     860:	ef 90       	pop	r14
     862:	df 90       	pop	r13
     864:	cf 90       	pop	r12
     866:	bf 90       	pop	r11
     868:	af 90       	pop	r10
     86a:	9f 90       	pop	r9
     86c:	8f 90       	pop	r8
     86e:	7f 90       	pop	r7
     870:	6f 90       	pop	r6
     872:	5f 90       	pop	r5
     874:	4f 90       	pop	r4
     876:	08 95       	ret

00000878 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     878:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     87a:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     87c:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     87e:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     880:	90 e8       	ldi	r25, 0x80	; 128
     882:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     886:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     88a:	ed ec       	ldi	r30, 0xCD	; 205
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	10 82       	st	Z, r1
     890:	ae ec       	ldi	r26, 0xCE	; 206
     892:	b0 e0       	ldi	r27, 0x00	; 0
     894:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     896:	25 2f       	mov	r18, r21
     898:	33 27       	eor	r19, r19
     89a:	2c 93       	st	X, r18
     89c:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     89e:	80 34       	cpi	r24, 0x40	; 64
     8a0:	21 f4       	brne	.+8      	; 0x8aa <lin_init+0x32>
    			Lin_1x_enable();
     8a2:	88 e4       	ldi	r24, 0x48	; 72
     8a4:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     8a8:	05 c0       	rjmp	.+10     	; 0x8b4 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     8aa:	81 11       	cpse	r24, r1
     8ac:	0d c0       	rjmp	.+26     	; 0x8c8 <lin_init+0x50>
    			Lin_2x_enable();
     8ae:	88 e0       	ldi	r24, 0x08	; 8
     8b0:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     8b4:	8f e0       	ldi	r24, 0x0F	; 15
     8b6:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     8ba:	ec ec       	ldi	r30, 0xCC	; 204
     8bc:	f0 e0       	ldi	r31, 0x00	; 0
     8be:	80 81       	ld	r24, Z
     8c0:	80 68       	ori	r24, 0x80	; 128
     8c2:	80 83       	st	Z, r24
    }
    
    return 1;
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     8c8:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     8ca:	08 95       	ret

000008cc <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     8cc:	e8 ec       	ldi	r30, 0xC8	; 200
     8ce:	f0 e0       	ldi	r31, 0x00	; 0
     8d0:	90 81       	ld	r25, Z
     8d2:	9c 7f       	andi	r25, 0xFC	; 252
     8d4:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. Break-in-Data behavior)
    				
    if (l_type == LIN_1X) {
     8d6:	80 34       	cpi	r24, 0x40	; 64
     8d8:	c1 f4       	brne	.+48     	; 0x90a <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     8da:	e0 ed       	ldi	r30, 0xD0	; 208
     8dc:	f0 e0       	ldi	r31, 0x00	; 0
     8de:	80 81       	ld	r24, Z
     8e0:	80 7f       	andi	r24, 0xF0	; 240
     8e2:	80 83       	st	Z, r24
     8e4:	80 81       	ld	r24, Z
     8e6:	6f 70       	andi	r22, 0x0F	; 15
     8e8:	68 2b       	or	r22, r24
     8ea:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     8ec:	80 81       	ld	r24, Z
     8ee:	8f 7c       	andi	r24, 0xCF	; 207
     8f0:	80 83       	st	Z, r24
     8f2:	80 81       	ld	r24, Z
     8f4:	50 e0       	ldi	r21, 0x00	; 0
     8f6:	4c 5f       	subi	r20, 0xFC	; 252
     8f8:	5f 4f       	sbci	r21, 0xFF	; 255
     8fa:	44 0f       	add	r20, r20
     8fc:	55 1f       	adc	r21, r21
     8fe:	44 0f       	add	r20, r20
     900:	55 1f       	adc	r21, r21
     902:	40 73       	andi	r20, 0x30	; 48
     904:	48 2b       	or	r20, r24
     906:	40 83       	st	Z, r20
     908:	0b c0       	rjmp	.+22     	; 0x920 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     90a:	81 11       	cpse	r24, r1
     90c:	13 c0       	rjmp	.+38     	; 0x934 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     90e:	e0 ed       	ldi	r30, 0xD0	; 208
     910:	f0 e0       	ldi	r31, 0x00	; 0
     912:	80 81       	ld	r24, Z
     914:	80 7c       	andi	r24, 0xC0	; 192
     916:	80 83       	st	Z, r24
     918:	80 81       	ld	r24, Z
     91a:	6f 73       	andi	r22, 0x3F	; 63
     91c:	68 2b       	or	r22, r24
     91e:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     920:	e8 ec       	ldi	r30, 0xC8	; 200
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	80 81       	ld	r24, Z
     926:	8c 7f       	andi	r24, 0xFC	; 252
     928:	80 83       	st	Z, r24
     92a:	80 81       	ld	r24, Z
     92c:	81 60       	ori	r24, 0x01	; 1
     92e:	80 83       	st	Z, r24
    return 1;
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     934:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     936:	08 95       	ret

00000938 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     938:	80 34       	cpi	r24, 0x40	; 64
     93a:	31 f4       	brne	.+12     	; 0x948 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     93c:	e8 ec       	ldi	r30, 0xC8	; 200
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	80 81       	ld	r24, Z
     942:	80 64       	ori	r24, 0x40	; 64
     944:	80 83       	st	Z, r24
     946:	09 c0       	rjmp	.+18     	; 0x95a <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     948:	81 11       	cpse	r24, r1
     94a:	11 c0       	rjmp	.+34     	; 0x96e <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     94c:	e8 ec       	ldi	r30, 0xC8	; 200
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	80 81       	ld	r24, Z
     952:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     954:	6f 70       	andi	r22, 0x0F	; 15
     956:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     95a:	e8 ec       	ldi	r30, 0xC8	; 200
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	8c 7f       	andi	r24, 0xFC	; 252
     962:	80 83       	st	Z, r24
     964:	80 81       	ld	r24, Z
     966:	82 60       	ori	r24, 0x02	; 2
     968:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     96a:	81 e0       	ldi	r24, 0x01	; 1
     96c:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     96e:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     970:	08 95       	ret

00000972 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     972:	80 34       	cpi	r24, 0x40	; 64
     974:	31 f4       	brne	.+12     	; 0x982 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     976:	e8 ec       	ldi	r30, 0xC8	; 200
     978:	f0 e0       	ldi	r31, 0x00	; 0
     97a:	80 81       	ld	r24, Z
     97c:	80 64       	ori	r24, 0x40	; 64
     97e:	80 83       	st	Z, r24
     980:	0b c0       	rjmp	.+22     	; 0x998 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     982:	81 11       	cpse	r24, r1
     984:	25 c0       	rjmp	.+74     	; 0x9d0 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     986:	e8 ec       	ldi	r30, 0xC8	; 200
     988:	f0 e0       	ldi	r31, 0x00	; 0
     98a:	80 81       	ld	r24, Z
     98c:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     98e:	84 2f       	mov	r24, r20
     990:	82 95       	swap	r24
     992:	80 7f       	andi	r24, 0xF0	; 240
     994:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     998:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     99c:	44 23       	and	r20, r20
     99e:	71 f0       	breq	.+28     	; 0x9bc <lin_tx_response+0x4a>
     9a0:	fb 01       	movw	r30, r22
     9a2:	41 50       	subi	r20, 0x01	; 1
     9a4:	50 e0       	ldi	r21, 0x00	; 0
     9a6:	4f 5f       	subi	r20, 0xFF	; 255
     9a8:	5f 4f       	sbci	r21, 0xFF	; 255
     9aa:	64 0f       	add	r22, r20
     9ac:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     9ae:	a2 ed       	ldi	r26, 0xD2	; 210
     9b0:	b0 e0       	ldi	r27, 0x00	; 0
     9b2:	81 91       	ld	r24, Z+
     9b4:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     9b6:	e6 17       	cp	r30, r22
     9b8:	f7 07       	cpc	r31, r23
     9ba:	d9 f7       	brne	.-10     	; 0x9b2 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     9bc:	e8 ec       	ldi	r30, 0xC8	; 200
     9be:	f0 e0       	ldi	r31, 0x00	; 0
     9c0:	80 81       	ld	r24, Z
     9c2:	8c 7f       	andi	r24, 0xFC	; 252
     9c4:	80 83       	st	Z, r24
     9c6:	80 81       	ld	r24, Z
     9c8:	83 60       	ori	r24, 0x03	; 3
     9ca:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     9d0:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     9d2:	08 95       	ret

000009d4 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     9d4:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     9d8:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     9da:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     9de:	22 23       	and	r18, r18
     9e0:	71 f0       	breq	.+28     	; 0x9fe <lin_get_response+0x2a>
     9e2:	fc 01       	movw	r30, r24
     9e4:	21 50       	subi	r18, 0x01	; 1
     9e6:	30 e0       	ldi	r19, 0x00	; 0
     9e8:	2f 5f       	subi	r18, 0xFF	; 255
     9ea:	3f 4f       	sbci	r19, 0xFF	; 255
     9ec:	82 0f       	add	r24, r18
     9ee:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     9f0:	a2 ed       	ldi	r26, 0xD2	; 210
     9f2:	b0 e0       	ldi	r27, 0x00	; 0
     9f4:	2c 91       	ld	r18, X
     9f6:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     9f8:	e8 17       	cp	r30, r24
     9fa:	f9 07       	cpc	r31, r25
     9fc:	d9 f7       	brne	.-10     	; 0x9f4 <lin_get_response+0x20>
     9fe:	08 95       	ret

00000a00 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     a00:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <Parity>
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	89 27       	eor	r24, r25
     a08:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     a0c:	81 11       	cpse	r24, r1
     a0e:	0a c0       	rjmp	.+20     	; 0xa24 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     a10:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     a12:	42 e0       	ldi	r20, 0x02	; 2
     a14:	50 e0       	ldi	r21, 0x00	; 0
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	70 e0       	ldi	r23, 0x00	; 0
     a1a:	86 e4       	ldi	r24, 0x46	; 70
     a1c:	91 e0       	ldi	r25, 0x01	; 1
     a1e:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
     a22:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     a24:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     a26:	43 e2       	ldi	r20, 0x23	; 35
     a28:	50 e0       	ldi	r21, 0x00	; 0
     a2a:	60 e0       	ldi	r22, 0x00	; 0
     a2c:	70 e0       	ldi	r23, 0x00	; 0
     a2e:	86 e4       	ldi	r24, 0x46	; 70
     a30:	91 e0       	ldi	r25, 0x01	; 1
     a32:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
     a36:	08 95       	ret

00000a38 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     a38:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     a3a:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     a3c:	60 e0       	ldi	r22, 0x00	; 0
     a3e:	75 e0       	ldi	r23, 0x05	; 5
     a40:	86 e4       	ldi	r24, 0x46	; 70
     a42:	91 e0       	ldi	r25, 0x01	; 1
     a44:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     a48:	43 e2       	ldi	r20, 0x23	; 35
     a4a:	50 e0       	ldi	r21, 0x00	; 0
     a4c:	60 e0       	ldi	r22, 0x00	; 0
     a4e:	70 e0       	ldi	r23, 0x00	; 0
     a50:	86 e4       	ldi	r24, 0x46	; 70
     a52:	91 e0       	ldi	r25, 0x01	; 1
     a54:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
     a58:	08 95       	ret

00000a5a <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
     a5a:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     a5c:	e1 e6       	ldi	r30, 0x61	; 97
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	80 e8       	ldi	r24, 0x80	; 128
     a62:	80 83       	st	Z, r24
    CLKPR = 0;
     a64:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     a66:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     a6a:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     a6c:	0e 94 ce 01 	call	0x39c	; 0x39c <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	08 95       	ret

00000a76 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     a76:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
     a7a:	0e 94 47 06 	call	0xc8e	; 0xc8e <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
     a7e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
     a82:	85 30       	cpi	r24, 0x05	; 5
     a84:	21 f4       	brne	.+8      	; 0xa8e <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     a86:	82 e0       	ldi	r24, 0x02	; 2
     a88:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
     a8c:	03 c0       	rjmp	.+6      	; 0xa94 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
     a8e:	8f 5f       	subi	r24, 0xFF	; 255
     a90:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     a94:	45 e0       	ldi	r20, 0x05	; 5
     a96:	50 e0       	ldi	r21, 0x00	; 0
     a98:	60 e0       	ldi	r22, 0x00	; 0
     a9a:	70 e0       	ldi	r23, 0x00	; 0
     a9c:	8f e4       	ldi	r24, 0x4F	; 79
     a9e:	91 e0       	ldi	r25, 0x01	; 1
     aa0:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
     aa4:	08 95       	ret

00000aa6 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
     aa6:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     aa8:	10 92 5f 01 	sts	0x015F, r1	; 0x80015f <My_Node_ID>
     aac:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
     aae:	6c 2f       	mov	r22, r28
     ab0:	89 e5       	ldi	r24, 0x59	; 89
     ab2:	91 e0       	ldi	r25, 0x01	; 1
     ab4:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     ab8:	6f ef       	ldi	r22, 0xFF	; 255
     aba:	0e 94 6d 01 	call	0x2da	; 0x2da <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
     abe:	6c 2f       	mov	r22, r28
     ac0:	89 e5       	ldi	r24, 0x59	; 89
     ac2:	91 e0       	ldi	r25, 0x01	; 1
     ac4:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     ac8:	6f ef       	ldi	r22, 0xFF	; 255
     aca:	7f ef       	ldi	r23, 0xFF	; 255
     acc:	0e 94 70 01 	call	0x2e0	; 0x2e0 <Write_Position_Data>
     ad0:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
     ad2:	c3 30       	cpi	r28, 0x03	; 3
     ad4:	61 f7       	brne	.-40     	; 0xaae <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
     ad6:	43 e5       	ldi	r20, 0x53	; 83
     ad8:	51 e0       	ldi	r21, 0x01	; 1
     ada:	69 e5       	ldi	r22, 0x59	; 89
     adc:	71 e0       	ldi	r23, 0x01	; 1
     ade:	8f e5       	ldi	r24, 0x5F	; 95
     ae0:	91 e0       	ldi	r25, 0x01	; 1
     ae2:	0e 94 22 06 	call	0xc44	; 0xc44 <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
     ae6:	6b e3       	ldi	r22, 0x3B	; 59
     ae8:	75 e0       	ldi	r23, 0x05	; 5
     aea:	8f e4       	ldi	r24, 0x4F	; 79
     aec:	91 e0       	ldi	r25, 0x01	; 1
     aee:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     af2:	45 e0       	ldi	r20, 0x05	; 5
     af4:	50 e0       	ldi	r21, 0x00	; 0
     af6:	60 e0       	ldi	r22, 0x00	; 0
     af8:	70 e0       	ldi	r23, 0x00	; 0
     afa:	8f e4       	ldi	r24, 0x4F	; 79
     afc:	91 e0       	ldi	r25, 0x01	; 1
     afe:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     b02:	63 eb       	ldi	r22, 0xB3	; 179
     b04:	71 e0       	ldi	r23, 0x01	; 1
     b06:	85 e0       	ldi	r24, 0x05	; 5
     b08:	91 e0       	ldi	r25, 0x01	; 1
     b0a:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
     b0e:	48 e8       	ldi	r20, 0x88	; 136
     b10:	53 e1       	ldi	r21, 0x13	; 19
     b12:	60 e0       	ldi	r22, 0x00	; 0
     b14:	70 e0       	ldi	r23, 0x00	; 0
     b16:	85 e0       	ldi	r24, 0x05	; 5
     b18:	91 e0       	ldi	r25, 0x01	; 1
     b1a:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
    PORTB &= ~(1<<PINB6);
     b1e:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
     b20:	26 9a       	sbi	0x04, 6	; 4
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
}
     b22:	cf 91       	pop	r28
     b24:	08 95       	ret

00000b26 <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
     b26:	cf 92       	push	r12
     b28:	df 92       	push	r13
     b2a:	ef 92       	push	r14
     b2c:	ff 92       	push	r15
     b2e:	0f 93       	push	r16
     b30:	1f 93       	push	r17
     b32:	cf 93       	push	r28
    switch(event_mask)
     b34:	60 34       	cpi	r22, 0x40	; 64
     b36:	71 05       	cpc	r23, r1
     b38:	81 05       	cpc	r24, r1
     b3a:	91 05       	cpc	r25, r1
     b3c:	09 f0       	breq	.+2      	; 0xb40 <Run_Master_Service+0x1a>
     b3e:	7a c0       	rjmp	.+244    	; 0xc34 <Run_Master_Service+0x10e>

        case EVT_TEST_TIMEOUT:
            // Just a test
//
            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, 80);
     b40:	60 e5       	ldi	r22, 0x50	; 80
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	0e 94 1e 07 	call	0xe3c	; 0xe3c <Set_PWM_Duty_Cycle>
            Hold_Analog_Servo_Position(750+position_counter);
     b48:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <position_counter>
     b4c:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <position_counter+0x1>
     b50:	82 51       	subi	r24, 0x12	; 18
     b52:	9d 4f       	sbci	r25, 0xFD	; 253
     b54:	0e 94 ab 00 	call	0x156	; 0x156 <Hold_Analog_Servo_Position>
            if ((1500 == position_counter) || (0 == position_counter)) {up_count ^= 1;};
     b58:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <position_counter>
     b5c:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <position_counter+0x1>
     b60:	8c 3d       	cpi	r24, 0xDC	; 220
     b62:	25 e0       	ldi	r18, 0x05	; 5
     b64:	92 07       	cpc	r25, r18
     b66:	11 f0       	breq	.+4      	; 0xb6c <Run_Master_Service+0x46>
     b68:	00 97       	sbiw	r24, 0x00	; 0
     b6a:	31 f4       	brne	.+12     	; 0xb78 <Run_Master_Service+0x52>
     b6c:	30 91 04 01 	lds	r19, 0x0104	; 0x800104 <up_count>
     b70:	21 e0       	ldi	r18, 0x01	; 1
     b72:	23 27       	eor	r18, r19
     b74:	20 93 04 01 	sts	0x0104, r18	; 0x800104 <up_count>
            if (up_count)
     b78:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <up_count>
     b7c:	22 23       	and	r18, r18
     b7e:	31 f0       	breq	.+12     	; 0xb8c <Run_Master_Service+0x66>
            {
                position_counter++;
     b80:	01 96       	adiw	r24, 0x01	; 1
     b82:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <position_counter+0x1>
     b86:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <position_counter>
     b8a:	05 c0       	rjmp	.+10     	; 0xb96 <Run_Master_Service+0x70>
            }
            else
            {
                position_counter--;
     b8c:	01 97       	sbiw	r24, 0x01	; 1
     b8e:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <position_counter+0x1>
     b92:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <position_counter>
//             }
//             else
//             {
//                 PORTB &= ~(1<<PINB6);
//             }
            Start_Timer(&Testing_Timer, 500);
     b96:	44 ef       	ldi	r20, 0xF4	; 244
     b98:	51 e0       	ldi	r21, 0x01	; 1
     b9a:	60 e0       	ldi	r22, 0x00	; 0
     b9c:	70 e0       	ldi	r23, 0x00	; 0
     b9e:	85 e0       	ldi	r24, 0x05	; 5
     ba0:	91 e0       	ldi	r25, 0x01	; 1
     ba2:	0e 94 fb 07 	call	0xff6	; 0xff6 <Start_Timer>
//             clear_cmds();
//             // Start transmitting headers
//             Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
            // Begin updating the commands, which will
            //      be sent in the background
            PORTB |= (1<<PINB6);
     ba6:	2e 9a       	sbi	0x05, 6	; 5
     ba8:	e0 91 4d 01 	lds	r30, 0x014D	; 0x80014d <test_counter>
     bac:	f0 91 4e 01 	lds	r31, 0x014E	; 0x80014e <test_counter+0x1>
     bb0:	ee 0f       	add	r30, r30
     bb2:	ff 1f       	adc	r31, r31
     bb4:	ee 0f       	add	r30, r30
     bb6:	ff 1f       	adc	r31, r31
     bb8:	e6 5f       	subi	r30, 0xF6	; 246
     bba:	fe 4f       	sbci	r31, 0xFE	; 254
     bbc:	c0 80       	ld	r12, Z
     bbe:	d1 80       	ldd	r13, Z+1	; 0x01
     bc0:	e2 80       	ldd	r14, Z+2	; 0x02
     bc2:	f3 80       	ldd	r15, Z+3	; 0x03
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
     bc4:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Run algorithm to compute the individual light settings
        Compute_Individual_Light_Settings(Get_Pointer_To_Slave_Parameters(slave_num),
     bc6:	6c 2f       	mov	r22, r28
     bc8:	89 e5       	ldi	r24, 0x59	; 89
     bca:	91 e0       	ldi	r25, 0x01	; 1
     bcc:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     bd0:	8c 01       	movw	r16, r24
     bd2:	8c 2f       	mov	r24, r28
     bd4:	0e 94 73 07 	call	0xee6	; 0xee6 <Get_Pointer_To_Slave_Parameters>
     bd8:	a7 01       	movw	r20, r14
     bda:	96 01       	movw	r18, r12
     bdc:	b8 01       	movw	r22, r16
     bde:	0e 94 36 02 	call	0x46c	; 0x46c <Compute_Individual_Light_Settings>
     be2:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void update_cmds(rect_vect_t requested_location)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
     be4:	c3 30       	cpi	r28, 0x03	; 3
     be6:	79 f7       	brne	.-34     	; 0xbc6 <Run_Master_Service+0xa0>
            //      be sent in the background
            PORTB |= (1<<PINB6);
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
            position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
     be8:	61 e0       	ldi	r22, 0x01	; 1
     bea:	89 e5       	ldi	r24, 0x59	; 89
     bec:	91 e0       	ldi	r25, 0x01	; 1
     bee:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     bf2:	0e 94 69 01 	call	0x2d2	; 0x2d2 <Get_Position_Data>
     bf6:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <position_to_watch+0x1>
     bfa:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <position_to_watch>
            intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
     bfe:	61 e0       	ldi	r22, 0x01	; 1
     c00:	89 e5       	ldi	r24, 0x59	; 89
     c02:	91 e0       	ldi	r25, 0x01	; 1
     c04:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     c08:	0e 94 66 01 	call	0x2cc	; 0x2cc <Get_Intensity_Data>
     c0c:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <intensity_to_watch>
            test_counter++;
     c10:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <test_counter>
     c14:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <test_counter+0x1>
     c18:	01 96       	adiw	r24, 0x01	; 1
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
     c1a:	85 30       	cpi	r24, 0x05	; 5
     c1c:	91 05       	cpc	r25, r1
     c1e:	28 f4       	brcc	.+10     	; 0xc2a <Run_Master_Service+0x104>
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
            position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
     c20:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <test_counter+0x1>
     c24:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <test_counter>
     c28:	04 c0       	rjmp	.+8      	; 0xc32 <Run_Master_Service+0x10c>
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
     c2a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <test_counter+0x1>
     c2e:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <test_counter>
            PORTB &= ~(1<<PINB6);
     c32:	2e 98       	cbi	0x05, 6	; 5
            break;

        default:
            break;
    }
}
     c34:	cf 91       	pop	r28
     c36:	1f 91       	pop	r17
     c38:	0f 91       	pop	r16
     c3a:	ff 90       	pop	r15
     c3c:	ef 90       	pop	r14
     c3e:	df 90       	pop	r13
     c40:	cf 90       	pop	r12
     c42:	08 95       	ret

00000c44 <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
     c44:	ef 92       	push	r14
     c46:	ff 92       	push	r15
     c48:	0f 93       	push	r16
     c4a:	1f 93       	push	r17
     c4c:	cf 93       	push	r28
     c4e:	df 93       	push	r29
     c50:	7c 01       	movw	r14, r24
     c52:	8b 01       	movw	r16, r22
     c54:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
     c56:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
     c58:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
     c5a:	4c e0       	ldi	r20, 0x0C	; 12
     c5c:	50 e0       	ldi	r21, 0x00	; 0
     c5e:	60 e0       	ldi	r22, 0x00	; 0
     c60:	70 e0       	ldi	r23, 0x00	; 0
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	0e 94 3c 04 	call	0x878	; 0x878 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
     c68:	f0 92 66 01 	sts	0x0166, r15	; 0x800166 <p_My_Node_ID+0x1>
     c6c:	e0 92 65 01 	sts	0x0165, r14	; 0x800165 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
     c70:	10 93 64 01 	sts	0x0164, r17	; 0x800164 <p_My_Command_Data+0x1>
     c74:	00 93 63 01 	sts	0x0163, r16	; 0x800163 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
     c78:	d0 93 62 01 	sts	0x0162, r29	; 0x800162 <p_My_Status_Data+0x1>
     c7c:	c0 93 61 01 	sts	0x0161, r28	; 0x800161 <p_My_Status_Data>
}
     c80:	df 91       	pop	r29
     c82:	cf 91       	pop	r28
     c84:	1f 91       	pop	r17
     c86:	0f 91       	pop	r16
     c88:	ff 90       	pop	r15
     c8a:	ef 90       	pop	r14
     c8c:	08 95       	ret

00000c8e <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
     c8e:	40 e0       	ldi	r20, 0x00	; 0
     c90:	68 2f       	mov	r22, r24
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	0e 94 66 04 	call	0x8cc	; 0x8cc <lin_tx_header>
     c98:	08 95       	ret

00000c9a <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
     c9a:	1f 92       	push	r1
     c9c:	0f 92       	push	r0
     c9e:	0f b6       	in	r0, 0x3f	; 63
     ca0:	0f 92       	push	r0
     ca2:	11 24       	eor	r1, r1
     ca4:	2f 93       	push	r18
     ca6:	3f 93       	push	r19
     ca8:	4f 93       	push	r20
     caa:	5f 93       	push	r21
     cac:	6f 93       	push	r22
     cae:	7f 93       	push	r23
     cb0:	8f 93       	push	r24
     cb2:	9f 93       	push	r25
     cb4:	af 93       	push	r26
     cb6:	bf 93       	push	r27
     cb8:	ef 93       	push	r30
     cba:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
     cbc:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     cc0:	8f 70       	andi	r24, 0x0F	; 15
     cc2:	82 30       	cpi	r24, 0x02	; 2
     cc4:	09 f4       	brne	.+2      	; 0xcc8 <__vector_12+0x2e>
     cc6:	68 c0       	rjmp	.+208    	; 0xd98 <__vector_12+0xfe>
     cc8:	84 30       	cpi	r24, 0x04	; 4
     cca:	21 f0       	breq	.+8      	; 0xcd4 <__vector_12+0x3a>
     ccc:	81 30       	cpi	r24, 0x01	; 1
     cce:	09 f0       	breq	.+2      	; 0xcd2 <__vector_12+0x38>
     cd0:	66 c0       	rjmp	.+204    	; 0xd9e <__vector_12+0x104>
     cd2:	36 c0       	rjmp	.+108    	; 0xd40 <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
     cd4:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     cd8:	69 2f       	mov	r22, r25
     cda:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
     cdc:	e0 91 65 01 	lds	r30, 0x0165	; 0x800165 <p_My_Node_ID>
     ce0:	f0 91 66 01 	lds	r31, 0x0166	; 0x800166 <p_My_Node_ID+0x1>
     ce4:	80 81       	ld	r24, Z
     ce6:	68 13       	cpse	r22, r24
     ce8:	05 c0       	rjmp	.+10     	; 0xcf4 <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     cea:	63 e0       	ldi	r22, 0x03	; 3
     cec:	80 e0       	ldi	r24, 0x00	; 0
     cee:	0e 94 9c 04 	call	0x938	; 0x938 <lin_rx_response>
     cf2:	22 c0       	rjmp	.+68     	; 0xd38 <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
     cf4:	28 2f       	mov	r18, r24
     cf6:	21 60       	ori	r18, 0x01	; 1
     cf8:	62 13       	cpse	r22, r18
     cfa:	09 c0       	rjmp	.+18     	; 0xd0e <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
     cfc:	60 91 61 01 	lds	r22, 0x0161	; 0x800161 <p_My_Status_Data>
     d00:	70 91 62 01 	lds	r23, 0x0162	; 0x800162 <p_My_Status_Data+0x1>
     d04:	43 e0       	ldi	r20, 0x03	; 3
     d06:	80 e0       	ldi	r24, 0x00	; 0
     d08:	0e 94 b9 04 	call	0x972	; 0x972 <lin_tx_response>
     d0c:	15 c0       	rjmp	.+42     	; 0xd38 <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
     d0e:	81 11       	cpse	r24, r1
     d10:	13 c0       	rjmp	.+38     	; 0xd38 <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
     d12:	90 fd       	sbrc	r25, 0
     d14:	0d c0       	rjmp	.+26     	; 0xd30 <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
     d16:	66 95       	lsr	r22
     d18:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <p_My_Command_Data>
     d1c:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <p_My_Command_Data+0x1>
     d20:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     d24:	43 e0       	ldi	r20, 0x03	; 3
     d26:	bc 01       	movw	r22, r24
     d28:	80 e0       	ldi	r24, 0x00	; 0
     d2a:	0e 94 b9 04 	call	0x972	; 0x972 <lin_tx_response>
     d2e:	04 c0       	rjmp	.+8      	; 0xd38 <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     d30:	63 e0       	ldi	r22, 0x03	; 3
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	0e 94 9c 04 	call	0x938	; 0x938 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
     d38:	84 e0       	ldi	r24, 0x04	; 4
     d3a:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     d3e:	2f c0       	rjmp	.+94     	; 0xd9e <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
     d40:	e0 91 65 01 	lds	r30, 0x0165	; 0x800165 <p_My_Node_ID>
     d44:	f0 91 66 01 	lds	r31, 0x0166	; 0x800166 <p_My_Node_ID+0x1>
     d48:	80 81       	ld	r24, Z
     d4a:	81 11       	cpse	r24, r1
     d4c:	15 c0       	rjmp	.+42     	; 0xd78 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
     d4e:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     d52:	6f 73       	andi	r22, 0x3F	; 63
     d54:	70 e0       	ldi	r23, 0x00	; 0
     d56:	75 95       	asr	r23
     d58:	67 95       	ror	r22
     d5a:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <p_My_Status_Data>
     d5e:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <p_My_Status_Data+0x1>
     d62:	0e 94 74 01 	call	0x2e8	; 0x2e8 <Get_Pointer_To_Slave_Data>
     d66:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
     d6a:	60 e1       	ldi	r22, 0x10	; 16
     d6c:	70 e0       	ldi	r23, 0x00	; 0
     d6e:	80 e0       	ldi	r24, 0x00	; 0
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	0e 94 b3 01 	call	0x366	; 0x366 <Post_Event>
     d76:	0c c0       	rjmp	.+24     	; 0xd90 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
     d78:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <p_My_Command_Data>
     d7c:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <p_My_Command_Data+0x1>
     d80:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
     d84:	62 e0       	ldi	r22, 0x02	; 2
     d86:	70 e0       	ldi	r23, 0x00	; 0
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	0e 94 b3 01 	call	0x366	; 0x366 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     d96:	03 c0       	rjmp	.+6      	; 0xd9e <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
     d98:	82 e0       	ldi	r24, 0x02	; 2
     d9a:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
     d9e:	ff 91       	pop	r31
     da0:	ef 91       	pop	r30
     da2:	bf 91       	pop	r27
     da4:	af 91       	pop	r26
     da6:	9f 91       	pop	r25
     da8:	8f 91       	pop	r24
     daa:	7f 91       	pop	r23
     dac:	6f 91       	pop	r22
     dae:	5f 91       	pop	r21
     db0:	4f 91       	pop	r20
     db2:	3f 91       	pop	r19
     db4:	2f 91       	pop	r18
     db6:	0f 90       	pop	r0
     db8:	0f be       	out	0x3f, r0	; 63
     dba:	0f 90       	pop	r0
     dbc:	1f 90       	pop	r1
     dbe:	18 95       	reti

00000dc0 <__vector_13>:

ISR(LIN_ERR_vect)
{
     dc0:	1f 92       	push	r1
     dc2:	0f 92       	push	r0
     dc4:	0f b6       	in	r0, 0x3f	; 63
     dc6:	0f 92       	push	r0
     dc8:	11 24       	eor	r1, r1
     dca:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
     dcc:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
     dd0:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <My_LIN_Error_Count>
     dd4:	8f 5f       	subi	r24, 0xFF	; 255
     dd6:	80 93 60 01 	sts	0x0160, r24	; 0x800160 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
     dda:	88 e0       	ldi	r24, 0x08	; 8
     ddc:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     de0:	8f 91       	pop	r24
     de2:	0f 90       	pop	r0
     de4:	0f be       	out	0x3f, r0	; 63
     de6:	0f 90       	pop	r0
     de8:	1f 90       	pop	r1
     dea:	18 95       	reti

00000dec <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     dec:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     dee:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
     df0:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
     df4:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
     df8:	84 e2       	ldi	r24, 0x24	; 36
     dfa:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
     dfe:	84 b1       	in	r24, 0x04	; 4
     e00:	88 61       	ori	r24, 0x18	; 24
     e02:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
     e04:	87 e8       	ldi	r24, 0x87	; 135
     e06:	93 e1       	ldi	r25, 0x13	; 19
     e08:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
     e0c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
     e10:	8f ef       	ldi	r24, 0xFF	; 255
     e12:	9f ef       	ldi	r25, 0xFF	; 255
     e14:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     e18:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
     e1c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     e20:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
     e24:	82 ef       	ldi	r24, 0xF2	; 242
     e26:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
     e2a:	e1 e8       	ldi	r30, 0x81	; 129
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	88 e1       	ldi	r24, 0x18	; 24
     e30:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
     e32:	80 81       	ld	r24, Z
     e34:	82 60       	ori	r24, 0x02	; 2
     e36:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     e38:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     e3a:	08 95       	ret

00000e3c <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
     e3c:	88 23       	and	r24, r24
     e3e:	19 f0       	breq	.+6      	; 0xe46 <Set_PWM_Duty_Cycle+0xa>
     e40:	81 30       	cpi	r24, 0x01	; 1
     e42:	49 f1       	breq	.+82     	; 0xe96 <Set_PWM_Duty_Cycle+0x5a>
     e44:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     e46:	64 36       	cpi	r22, 0x64	; 100
     e48:	e0 f4       	brcc	.+56     	; 0xe82 <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     e4a:	8f ef       	ldi	r24, 0xFF	; 255
     e4c:	86 0f       	add	r24, r22
     e4e:	83 36       	cpi	r24, 0x63	; 99
     e50:	d8 f4       	brcc	.+54     	; 0xe88 <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     e52:	70 e0       	ldi	r23, 0x00	; 0
     e54:	cb 01       	movw	r24, r22
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	88 0f       	add	r24, r24
     e5c:	99 1f       	adc	r25, r25
     e5e:	68 0f       	add	r22, r24
     e60:	79 1f       	adc	r23, r25
     e62:	cb 01       	movw	r24, r22
     e64:	88 0f       	add	r24, r24
     e66:	99 1f       	adc	r25, r25
     e68:	88 0f       	add	r24, r24
     e6a:	99 1f       	adc	r25, r25
     e6c:	68 0f       	add	r22, r24
     e6e:	79 1f       	adc	r23, r25
     e70:	66 0f       	add	r22, r22
     e72:	77 1f       	adc	r23, r23
     e74:	88 27       	eor	r24, r24
     e76:	99 27       	eor	r25, r25
     e78:	86 1b       	sub	r24, r22
     e7a:	97 0b       	sbc	r25, r23
     e7c:	88 57       	subi	r24, 0x78	; 120
     e7e:	9c 4e       	sbci	r25, 0xEC	; 236
     e80:	05 c0       	rjmp	.+10     	; 0xe8c <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     e88:	8f ef       	ldi	r24, 0xFF	; 255
     e8a:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
     e8c:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     e90:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
     e94:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     e96:	64 36       	cpi	r22, 0x64	; 100
     e98:	e0 f4       	brcc	.+56     	; 0xed2 <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     e9a:	8f ef       	ldi	r24, 0xFF	; 255
     e9c:	86 0f       	add	r24, r22
     e9e:	83 36       	cpi	r24, 0x63	; 99
     ea0:	d8 f4       	brcc	.+54     	; 0xed8 <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     ea2:	70 e0       	ldi	r23, 0x00	; 0
     ea4:	cb 01       	movw	r24, r22
     ea6:	88 0f       	add	r24, r24
     ea8:	99 1f       	adc	r25, r25
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	68 0f       	add	r22, r24
     eb0:	79 1f       	adc	r23, r25
     eb2:	cb 01       	movw	r24, r22
     eb4:	88 0f       	add	r24, r24
     eb6:	99 1f       	adc	r25, r25
     eb8:	88 0f       	add	r24, r24
     eba:	99 1f       	adc	r25, r25
     ebc:	68 0f       	add	r22, r24
     ebe:	79 1f       	adc	r23, r25
     ec0:	66 0f       	add	r22, r22
     ec2:	77 1f       	adc	r23, r23
     ec4:	88 27       	eor	r24, r24
     ec6:	99 27       	eor	r25, r25
     ec8:	86 1b       	sub	r24, r22
     eca:	97 0b       	sbc	r25, r23
     ecc:	88 57       	subi	r24, 0x78	; 120
     ece:	9c 4e       	sbci	r25, 0xEC	; 236
     ed0:	05 c0       	rjmp	.+10     	; 0xedc <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     ed2:	80 e0       	ldi	r24, 0x00	; 0
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	02 c0       	rjmp	.+4      	; 0xedc <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     ed8:	8f ef       	ldi	r24, 0xFF	; 255
     eda:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
     edc:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     ee0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     ee4:	08 95       	ret

00000ee6 <Get_Pointer_To_Slave_Parameters>:
****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
            ||
     ee6:	9f ef       	ldi	r25, 0xFF	; 255
     ee8:	98 0f       	add	r25, r24

****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
     eea:	92 30       	cpi	r25, 0x02	; 2
     eec:	70 f4       	brcc	.+28     	; 0xf0a <Get_Pointer_To_Slave_Parameters+0x24>
        // Return false
        return NULL;
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
     eee:	28 2f       	mov	r18, r24
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	c9 01       	movw	r24, r18
     ef4:	82 95       	swap	r24
     ef6:	92 95       	swap	r25
     ef8:	90 7f       	andi	r25, 0xF0	; 240
     efa:	98 27       	eor	r25, r24
     efc:	80 7f       	andi	r24, 0xF0	; 240
     efe:	98 27       	eor	r25, r24
     f00:	82 1b       	sub	r24, r18
     f02:	93 0b       	sbc	r25, r19
     f04:	81 5f       	subi	r24, 0xF1	; 241
     f06:	9e 4f       	sbci	r25, 0xFE	; 254
     f08:	08 95       	ret
            ||
            (HIGHEST_SLAVE_NUMBER < slave_num)
        )
    {
        // Return false
        return NULL;
     f0a:	80 e0       	ldi	r24, 0x00	; 0
     f0c:	90 e0       	ldi	r25, 0x00	; 0
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
}
     f0e:	08 95       	ret

00000f10 <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     f10:	e7 e6       	ldi	r30, 0x67	; 103
     f12:	f1 e0       	ldi	r31, 0x01	; 1
     f14:	ab e6       	ldi	r26, 0x6B	; 107
     f16:	b1 e0       	ldi	r27, 0x01	; 1
     f18:	8f ec       	ldi	r24, 0xCF	; 207
     f1a:	91 e0       	ldi	r25, 0x01	; 1
     f1c:	11 82       	std	Z+1, r1	; 0x01
     f1e:	10 82       	st	Z, r1
     f20:	13 82       	std	Z+3, r1	; 0x03
     f22:	12 82       	std	Z+2, r1	; 0x02
     f24:	1c 92       	st	X, r1
     f26:	15 82       	std	Z+5, r1	; 0x05
     f28:	16 82       	std	Z+6, r1	; 0x06
     f2a:	17 82       	std	Z+7, r1	; 0x07
     f2c:	10 86       	std	Z+8, r1	; 0x08
     f2e:	11 86       	std	Z+9, r1	; 0x09
     f30:	12 86       	std	Z+10, r1	; 0x0a
     f32:	13 86       	std	Z+11, r1	; 0x0b
     f34:	14 86       	std	Z+12, r1	; 0x0c
     f36:	3d 96       	adiw	r30, 0x0d	; 13
     f38:	1d 96       	adiw	r26, 0x0d	; 13
     f3a:	e8 17       	cp	r30, r24
     f3c:	f9 07       	cpc	r31, r25
     f3e:	71 f7       	brne	.-36     	; 0xf1c <Init_Timer_Module+0xc>
     f40:	15 bc       	out	0x25, r1	; 37
     f42:	16 bc       	out	0x26, r1	; 38
     f44:	18 bc       	out	0x28, r1	; 40
     f46:	88 b5       	in	r24, 0x28	; 40
     f48:	83 58       	subi	r24, 0x83	; 131
     f4a:	88 bd       	out	0x28, r24	; 40
     f4c:	82 e0       	ldi	r24, 0x02	; 2
     f4e:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
     f52:	16 bc       	out	0x26, r1	; 38
     f54:	86 b5       	in	r24, 0x26	; 38
     f56:	83 60       	ori	r24, 0x03	; 3
     f58:	86 bd       	out	0x26, r24	; 38
     f5a:	08 95       	ret

00000f5c <Register_Timer>:
     f5c:	cf 93       	push	r28
     f5e:	df 93       	push	r29
     f60:	c0 91 67 01 	lds	r28, 0x0167	; 0x800167 <Timers>
     f64:	d0 91 68 01 	lds	r29, 0x0168	; 0x800168 <Timers+0x1>
     f68:	c8 17       	cp	r28, r24
     f6a:	d9 07       	cpc	r29, r25
     f6c:	09 f4       	brne	.+2      	; 0xf70 <Register_Timer+0x14>
     f6e:	40 c0       	rjmp	.+128    	; 0xff0 <Register_Timer+0x94>
     f70:	a7 e6       	ldi	r26, 0x67	; 103
     f72:	b1 e0       	ldi	r27, 0x01	; 1
     f74:	42 ec       	ldi	r20, 0xC2	; 194
     f76:	51 e0       	ldi	r21, 0x01	; 1
     f78:	fd 01       	movw	r30, r26
     f7a:	25 85       	ldd	r18, Z+13	; 0x0d
     f7c:	36 85       	ldd	r19, Z+14	; 0x0e
     f7e:	28 17       	cp	r18, r24
     f80:	39 07       	cpc	r19, r25
     f82:	b1 f1       	breq	.+108    	; 0xff0 <Register_Timer+0x94>
     f84:	3d 96       	adiw	r30, 0x0d	; 13
     f86:	e4 17       	cp	r30, r20
     f88:	f5 07       	cpc	r31, r21
     f8a:	b9 f7       	brne	.-18     	; 0xf7a <Register_Timer+0x1e>
     f8c:	2c c0       	rjmp	.+88     	; 0xfe6 <Register_Timer+0x8a>
     f8e:	1d 96       	adiw	r26, 0x0d	; 13
     f90:	4d 91       	ld	r20, X+
     f92:	5c 91       	ld	r21, X
     f94:	1e 97       	sbiw	r26, 0x0e	; 14
     f96:	45 2b       	or	r20, r21
     f98:	f9 f4       	brne	.+62     	; 0xfd8 <Register_Timer+0x7c>
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <Register_Timer+0x44>
     f9c:	20 e0       	ldi	r18, 0x00	; 0
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	f9 01       	movw	r30, r18
     fa2:	ee 0f       	add	r30, r30
     fa4:	ff 1f       	adc	r31, r31
     fa6:	e2 0f       	add	r30, r18
     fa8:	f3 1f       	adc	r31, r19
     faa:	ee 0f       	add	r30, r30
     fac:	ff 1f       	adc	r31, r31
     fae:	ee 0f       	add	r30, r30
     fb0:	ff 1f       	adc	r31, r31
     fb2:	2e 0f       	add	r18, r30
     fb4:	3f 1f       	adc	r19, r31
     fb6:	f9 01       	movw	r30, r18
     fb8:	e9 59       	subi	r30, 0x99	; 153
     fba:	fe 4f       	sbci	r31, 0xFE	; 254
     fbc:	91 83       	std	Z+1, r25	; 0x01
     fbe:	80 83       	st	Z, r24
     fc0:	73 83       	std	Z+3, r23	; 0x03
     fc2:	62 83       	std	Z+2, r22	; 0x02
     fc4:	14 82       	std	Z+4, r1	; 0x04
     fc6:	15 82       	std	Z+5, r1	; 0x05
     fc8:	16 82       	std	Z+6, r1	; 0x06
     fca:	17 82       	std	Z+7, r1	; 0x07
     fcc:	10 86       	std	Z+8, r1	; 0x08
     fce:	11 86       	std	Z+9, r1	; 0x09
     fd0:	12 86       	std	Z+10, r1	; 0x0a
     fd2:	13 86       	std	Z+11, r1	; 0x0b
     fd4:	14 86       	std	Z+12, r1	; 0x0c
     fd6:	0c c0       	rjmp	.+24     	; 0xff0 <Register_Timer+0x94>
     fd8:	2f 5f       	subi	r18, 0xFF	; 255
     fda:	3f 4f       	sbci	r19, 0xFF	; 255
     fdc:	1d 96       	adiw	r26, 0x0d	; 13
     fde:	28 30       	cpi	r18, 0x08	; 8
     fe0:	31 05       	cpc	r19, r1
     fe2:	a9 f6       	brne	.-86     	; 0xf8e <Register_Timer+0x32>
     fe4:	05 c0       	rjmp	.+10     	; 0xff0 <Register_Timer+0x94>
     fe6:	cd 2b       	or	r28, r29
     fe8:	c9 f2       	breq	.-78     	; 0xf9c <Register_Timer+0x40>
     fea:	21 e0       	ldi	r18, 0x01	; 1
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	cf cf       	rjmp	.-98     	; 0xf8e <Register_Timer+0x32>
     ff0:	df 91       	pop	r29
     ff2:	cf 91       	pop	r28
     ff4:	08 95       	ret

00000ff6 <Start_Timer>:
     ff6:	cf 92       	push	r12
     ff8:	df 92       	push	r13
     ffa:	ef 92       	push	r14
     ffc:	ff 92       	push	r15
     ffe:	20 91 67 01 	lds	r18, 0x0167	; 0x800167 <Timers>
    1002:	30 91 68 01 	lds	r19, 0x0168	; 0x800168 <Timers+0x1>
    1006:	28 17       	cp	r18, r24
    1008:	39 07       	cpc	r19, r25
    100a:	51 f0       	breq	.+20     	; 0x1020 <Start_Timer+0x2a>
    100c:	e7 e6       	ldi	r30, 0x67	; 103
    100e:	f1 e0       	ldi	r31, 0x01	; 1
    1010:	21 e0       	ldi	r18, 0x01	; 1
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	a5 85       	ldd	r26, Z+13	; 0x0d
    1016:	b6 85       	ldd	r27, Z+14	; 0x0e
    1018:	a8 17       	cp	r26, r24
    101a:	b9 07       	cpc	r27, r25
    101c:	11 f5       	brne	.+68     	; 0x1062 <Start_Timer+0x6c>
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <Start_Timer+0x2e>
    1020:	20 e0       	ldi	r18, 0x00	; 0
    1022:	30 e0       	ldi	r19, 0x00	; 0
    1024:	f9 01       	movw	r30, r18
    1026:	ee 0f       	add	r30, r30
    1028:	ff 1f       	adc	r31, r31
    102a:	e2 0f       	add	r30, r18
    102c:	f3 1f       	adc	r31, r19
    102e:	ee 0f       	add	r30, r30
    1030:	ff 1f       	adc	r31, r31
    1032:	ee 0f       	add	r30, r30
    1034:	ff 1f       	adc	r31, r31
    1036:	2e 0f       	add	r18, r30
    1038:	3f 1f       	adc	r19, r31
    103a:	f9 01       	movw	r30, r18
    103c:	e9 59       	subi	r30, 0x99	; 153
    103e:	fe 4f       	sbci	r31, 0xFE	; 254
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	84 83       	std	Z+4, r24	; 0x04
    1044:	15 82       	std	Z+5, r1	; 0x05
    1046:	16 82       	std	Z+6, r1	; 0x06
    1048:	17 82       	std	Z+7, r1	; 0x07
    104a:	10 86       	std	Z+8, r1	; 0x08
    104c:	6a 01       	movw	r12, r20
    104e:	7b 01       	movw	r14, r22
    1050:	cc 0c       	add	r12, r12
    1052:	dd 1c       	adc	r13, r13
    1054:	ee 1c       	adc	r14, r14
    1056:	ff 1c       	adc	r15, r15
    1058:	c1 86       	std	Z+9, r12	; 0x09
    105a:	d2 86       	std	Z+10, r13	; 0x0a
    105c:	e3 86       	std	Z+11, r14	; 0x0b
    105e:	f4 86       	std	Z+12, r15	; 0x0c
    1060:	06 c0       	rjmp	.+12     	; 0x106e <Start_Timer+0x78>
    1062:	2f 5f       	subi	r18, 0xFF	; 255
    1064:	3f 4f       	sbci	r19, 0xFF	; 255
    1066:	3d 96       	adiw	r30, 0x0d	; 13
    1068:	28 30       	cpi	r18, 0x08	; 8
    106a:	31 05       	cpc	r19, r1
    106c:	99 f6       	brne	.-90     	; 0x1014 <Start_Timer+0x1e>
    106e:	ff 90       	pop	r15
    1070:	ef 90       	pop	r14
    1072:	df 90       	pop	r13
    1074:	cf 90       	pop	r12
    1076:	08 95       	ret

00001078 <Stop_Timer>:
    1078:	20 91 67 01 	lds	r18, 0x0167	; 0x800167 <Timers>
    107c:	30 91 68 01 	lds	r19, 0x0168	; 0x800168 <Timers+0x1>
    1080:	28 17       	cp	r18, r24
    1082:	39 07       	cpc	r19, r25
    1084:	51 f0       	breq	.+20     	; 0x109a <Stop_Timer+0x22>
    1086:	e7 e6       	ldi	r30, 0x67	; 103
    1088:	f1 e0       	ldi	r31, 0x01	; 1
    108a:	21 e0       	ldi	r18, 0x01	; 1
    108c:	30 e0       	ldi	r19, 0x00	; 0
    108e:	45 85       	ldd	r20, Z+13	; 0x0d
    1090:	56 85       	ldd	r21, Z+14	; 0x0e
    1092:	48 17       	cp	r20, r24
    1094:	59 07       	cpc	r21, r25
    1096:	99 f4       	brne	.+38     	; 0x10be <Stop_Timer+0x46>
    1098:	02 c0       	rjmp	.+4      	; 0x109e <Stop_Timer+0x26>
    109a:	20 e0       	ldi	r18, 0x00	; 0
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	f9 01       	movw	r30, r18
    10a0:	ee 0f       	add	r30, r30
    10a2:	ff 1f       	adc	r31, r31
    10a4:	e2 0f       	add	r30, r18
    10a6:	f3 1f       	adc	r31, r19
    10a8:	ee 0f       	add	r30, r30
    10aa:	ff 1f       	adc	r31, r31
    10ac:	ee 0f       	add	r30, r30
    10ae:	ff 1f       	adc	r31, r31
    10b0:	2e 0f       	add	r18, r30
    10b2:	3f 1f       	adc	r19, r31
    10b4:	f9 01       	movw	r30, r18
    10b6:	e9 59       	subi	r30, 0x99	; 153
    10b8:	fe 4f       	sbci	r31, 0xFE	; 254
    10ba:	14 82       	std	Z+4, r1	; 0x04
    10bc:	08 95       	ret
    10be:	2f 5f       	subi	r18, 0xFF	; 255
    10c0:	3f 4f       	sbci	r19, 0xFF	; 255
    10c2:	3d 96       	adiw	r30, 0x0d	; 13
    10c4:	28 30       	cpi	r18, 0x08	; 8
    10c6:	31 05       	cpc	r19, r1
    10c8:	11 f7       	brne	.-60     	; 0x108e <Stop_Timer+0x16>
    10ca:	08 95       	ret

000010cc <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    10cc:	1f 92       	push	r1
    10ce:	0f 92       	push	r0
    10d0:	0f b6       	in	r0, 0x3f	; 63
    10d2:	0f 92       	push	r0
    10d4:	11 24       	eor	r1, r1
    10d6:	ef 92       	push	r14
    10d8:	ff 92       	push	r15
    10da:	0f 93       	push	r16
    10dc:	1f 93       	push	r17
    10de:	2f 93       	push	r18
    10e0:	3f 93       	push	r19
    10e2:	4f 93       	push	r20
    10e4:	5f 93       	push	r21
    10e6:	6f 93       	push	r22
    10e8:	7f 93       	push	r23
    10ea:	8f 93       	push	r24
    10ec:	9f 93       	push	r25
    10ee:	af 93       	push	r26
    10f0:	bf 93       	push	r27
    10f2:	cf 93       	push	r28
    10f4:	df 93       	push	r29
    10f6:	ef 93       	push	r30
    10f8:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    10fa:	88 b5       	in	r24, 0x28	; 40
    10fc:	83 58       	subi	r24, 0x83	; 131
    10fe:	88 bd       	out	0x28, r24	; 40
    1100:	0b e6       	ldi	r16, 0x6B	; 107
    1102:	11 e0       	ldi	r17, 0x01	; 1
    1104:	c7 e6       	ldi	r28, 0x67	; 103
    1106:	d1 e0       	ldi	r29, 0x01	; 1
    1108:	0f 2e       	mov	r0, r31
    110a:	ff ec       	ldi	r31, 0xCF	; 207
    110c:	ef 2e       	mov	r14, r31
    110e:	f1 e0       	ldi	r31, 0x01	; 1
    1110:	ff 2e       	mov	r15, r31
    1112:	f0 2d       	mov	r31, r0
    1114:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    1116:	80 81       	ld	r24, Z
    1118:	88 23       	and	r24, r24
    111a:	81 f1       	breq	.+96     	; 0x117c <__vector_10+0xb0>
    111c:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    111e:	89 85       	ldd	r24, Y+9	; 0x09
    1120:	9a 85       	ldd	r25, Y+10	; 0x0a
    1122:	ab 85       	ldd	r26, Y+11	; 0x0b
    1124:	bc 85       	ldd	r27, Y+12	; 0x0c
    1126:	00 97       	sbiw	r24, 0x00	; 0
    1128:	a1 05       	cpc	r26, r1
    112a:	b1 05       	cpc	r27, r1
    112c:	b9 f0       	breq	.+46     	; 0x115c <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    112e:	4d 81       	ldd	r20, Y+5	; 0x05
    1130:	5e 81       	ldd	r21, Y+6	; 0x06
    1132:	6f 81       	ldd	r22, Y+7	; 0x07
    1134:	78 85       	ldd	r23, Y+8	; 0x08
    1136:	4f 5f       	subi	r20, 0xFF	; 255
    1138:	5f 4f       	sbci	r21, 0xFF	; 255
    113a:	6f 4f       	sbci	r22, 0xFF	; 255
    113c:	7f 4f       	sbci	r23, 0xFF	; 255
    113e:	4d 83       	std	Y+5, r20	; 0x05
    1140:	5e 83       	std	Y+6, r21	; 0x06
    1142:	6f 83       	std	Y+7, r22	; 0x07
    1144:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    1146:	01 97       	sbiw	r24, 0x01	; 1
    1148:	a1 09       	sbc	r26, r1
    114a:	b1 09       	sbc	r27, r1
    114c:	89 87       	std	Y+9, r24	; 0x09
    114e:	9a 87       	std	Y+10, r25	; 0x0a
    1150:	ab 87       	std	Y+11, r26	; 0x0b
    1152:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    1154:	89 2b       	or	r24, r25
    1156:	8a 2b       	or	r24, r26
    1158:	8b 2b       	or	r24, r27
    115a:	81 f4       	brne	.+32     	; 0x117c <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    115c:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    115e:	d9 01       	movw	r26, r18
    1160:	12 96       	adiw	r26, 0x02	; 2
    1162:	ed 91       	ld	r30, X+
    1164:	fc 91       	ld	r31, X
    1166:	13 97       	sbiw	r26, 0x03	; 3
    1168:	30 97       	sbiw	r30, 0x00	; 0
    116a:	41 f0       	breq	.+16     	; 0x117c <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    116c:	8d 91       	ld	r24, X+
    116e:	9c 91       	ld	r25, X
    1170:	dc 01       	movw	r26, r24
    1172:	6d 91       	ld	r22, X+
    1174:	7d 91       	ld	r23, X+
    1176:	8d 91       	ld	r24, X+
    1178:	9c 91       	ld	r25, X
    117a:	09 95       	icall
    117c:	03 5f       	subi	r16, 0xF3	; 243
    117e:	1f 4f       	sbci	r17, 0xFF	; 255
    1180:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1182:	ce 15       	cp	r28, r14
    1184:	df 05       	cpc	r29, r15
    1186:	31 f6       	brne	.-116    	; 0x1114 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    1188:	ff 91       	pop	r31
    118a:	ef 91       	pop	r30
    118c:	df 91       	pop	r29
    118e:	cf 91       	pop	r28
    1190:	bf 91       	pop	r27
    1192:	af 91       	pop	r26
    1194:	9f 91       	pop	r25
    1196:	8f 91       	pop	r24
    1198:	7f 91       	pop	r23
    119a:	6f 91       	pop	r22
    119c:	5f 91       	pop	r21
    119e:	4f 91       	pop	r20
    11a0:	3f 91       	pop	r19
    11a2:	2f 91       	pop	r18
    11a4:	1f 91       	pop	r17
    11a6:	0f 91       	pop	r16
    11a8:	ff 90       	pop	r15
    11aa:	ef 90       	pop	r14
    11ac:	0f 90       	pop	r0
    11ae:	0f be       	out	0x3f, r0	; 63
    11b0:	0f 90       	pop	r0
    11b2:	1f 90       	pop	r1
    11b4:	18 95       	reti

000011b6 <__subsf3>:
    11b6:	50 58       	subi	r21, 0x80	; 128

000011b8 <__addsf3>:
    11b8:	bb 27       	eor	r27, r27
    11ba:	aa 27       	eor	r26, r26
    11bc:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <__addsf3x>
    11c0:	0c 94 f4 09 	jmp	0x13e8	; 0x13e8 <__fp_round>
    11c4:	0e 94 e6 09 	call	0x13cc	; 0x13cc <__fp_pscA>
    11c8:	38 f0       	brcs	.+14     	; 0x11d8 <__addsf3+0x20>
    11ca:	0e 94 ed 09 	call	0x13da	; 0x13da <__fp_pscB>
    11ce:	20 f0       	brcs	.+8      	; 0x11d8 <__addsf3+0x20>
    11d0:	39 f4       	brne	.+14     	; 0x11e0 <__addsf3+0x28>
    11d2:	9f 3f       	cpi	r25, 0xFF	; 255
    11d4:	19 f4       	brne	.+6      	; 0x11dc <__addsf3+0x24>
    11d6:	26 f4       	brtc	.+8      	; 0x11e0 <__addsf3+0x28>
    11d8:	0c 94 e3 09 	jmp	0x13c6	; 0x13c6 <__fp_nan>
    11dc:	0e f4       	brtc	.+2      	; 0x11e0 <__addsf3+0x28>
    11de:	e0 95       	com	r30
    11e0:	e7 fb       	bst	r30, 7
    11e2:	0c 94 dd 09 	jmp	0x13ba	; 0x13ba <__fp_inf>

000011e6 <__addsf3x>:
    11e6:	e9 2f       	mov	r30, r25
    11e8:	0e 94 05 0a 	call	0x140a	; 0x140a <__fp_split3>
    11ec:	58 f3       	brcs	.-42     	; 0x11c4 <__addsf3+0xc>
    11ee:	ba 17       	cp	r27, r26
    11f0:	62 07       	cpc	r22, r18
    11f2:	73 07       	cpc	r23, r19
    11f4:	84 07       	cpc	r24, r20
    11f6:	95 07       	cpc	r25, r21
    11f8:	20 f0       	brcs	.+8      	; 0x1202 <__addsf3x+0x1c>
    11fa:	79 f4       	brne	.+30     	; 0x121a <__addsf3x+0x34>
    11fc:	a6 f5       	brtc	.+104    	; 0x1266 <__addsf3x+0x80>
    11fe:	0c 94 27 0a 	jmp	0x144e	; 0x144e <__fp_zero>
    1202:	0e f4       	brtc	.+2      	; 0x1206 <__addsf3x+0x20>
    1204:	e0 95       	com	r30
    1206:	0b 2e       	mov	r0, r27
    1208:	ba 2f       	mov	r27, r26
    120a:	a0 2d       	mov	r26, r0
    120c:	0b 01       	movw	r0, r22
    120e:	b9 01       	movw	r22, r18
    1210:	90 01       	movw	r18, r0
    1212:	0c 01       	movw	r0, r24
    1214:	ca 01       	movw	r24, r20
    1216:	a0 01       	movw	r20, r0
    1218:	11 24       	eor	r1, r1
    121a:	ff 27       	eor	r31, r31
    121c:	59 1b       	sub	r21, r25
    121e:	99 f0       	breq	.+38     	; 0x1246 <__addsf3x+0x60>
    1220:	59 3f       	cpi	r21, 0xF9	; 249
    1222:	50 f4       	brcc	.+20     	; 0x1238 <__addsf3x+0x52>
    1224:	50 3e       	cpi	r21, 0xE0	; 224
    1226:	68 f1       	brcs	.+90     	; 0x1282 <__addsf3x+0x9c>
    1228:	1a 16       	cp	r1, r26
    122a:	f0 40       	sbci	r31, 0x00	; 0
    122c:	a2 2f       	mov	r26, r18
    122e:	23 2f       	mov	r18, r19
    1230:	34 2f       	mov	r19, r20
    1232:	44 27       	eor	r20, r20
    1234:	58 5f       	subi	r21, 0xF8	; 248
    1236:	f3 cf       	rjmp	.-26     	; 0x121e <__addsf3x+0x38>
    1238:	46 95       	lsr	r20
    123a:	37 95       	ror	r19
    123c:	27 95       	ror	r18
    123e:	a7 95       	ror	r26
    1240:	f0 40       	sbci	r31, 0x00	; 0
    1242:	53 95       	inc	r21
    1244:	c9 f7       	brne	.-14     	; 0x1238 <__addsf3x+0x52>
    1246:	7e f4       	brtc	.+30     	; 0x1266 <__addsf3x+0x80>
    1248:	1f 16       	cp	r1, r31
    124a:	ba 0b       	sbc	r27, r26
    124c:	62 0b       	sbc	r22, r18
    124e:	73 0b       	sbc	r23, r19
    1250:	84 0b       	sbc	r24, r20
    1252:	ba f0       	brmi	.+46     	; 0x1282 <__addsf3x+0x9c>
    1254:	91 50       	subi	r25, 0x01	; 1
    1256:	a1 f0       	breq	.+40     	; 0x1280 <__addsf3x+0x9a>
    1258:	ff 0f       	add	r31, r31
    125a:	bb 1f       	adc	r27, r27
    125c:	66 1f       	adc	r22, r22
    125e:	77 1f       	adc	r23, r23
    1260:	88 1f       	adc	r24, r24
    1262:	c2 f7       	brpl	.-16     	; 0x1254 <__addsf3x+0x6e>
    1264:	0e c0       	rjmp	.+28     	; 0x1282 <__addsf3x+0x9c>
    1266:	ba 0f       	add	r27, r26
    1268:	62 1f       	adc	r22, r18
    126a:	73 1f       	adc	r23, r19
    126c:	84 1f       	adc	r24, r20
    126e:	48 f4       	brcc	.+18     	; 0x1282 <__addsf3x+0x9c>
    1270:	87 95       	ror	r24
    1272:	77 95       	ror	r23
    1274:	67 95       	ror	r22
    1276:	b7 95       	ror	r27
    1278:	f7 95       	ror	r31
    127a:	9e 3f       	cpi	r25, 0xFE	; 254
    127c:	08 f0       	brcs	.+2      	; 0x1280 <__addsf3x+0x9a>
    127e:	b0 cf       	rjmp	.-160    	; 0x11e0 <__addsf3+0x28>
    1280:	93 95       	inc	r25
    1282:	88 0f       	add	r24, r24
    1284:	08 f0       	brcs	.+2      	; 0x1288 <__addsf3x+0xa2>
    1286:	99 27       	eor	r25, r25
    1288:	ee 0f       	add	r30, r30
    128a:	97 95       	ror	r25
    128c:	87 95       	ror	r24
    128e:	08 95       	ret

00001290 <__cmpsf2>:
    1290:	0e 94 b9 09 	call	0x1372	; 0x1372 <__fp_cmp>
    1294:	08 f4       	brcc	.+2      	; 0x1298 <__cmpsf2+0x8>
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	08 95       	ret

0000129a <__fixunssfsi>:
    129a:	0e 94 0d 0a 	call	0x141a	; 0x141a <__fp_splitA>
    129e:	88 f0       	brcs	.+34     	; 0x12c2 <__fixunssfsi+0x28>
    12a0:	9f 57       	subi	r25, 0x7F	; 127
    12a2:	98 f0       	brcs	.+38     	; 0x12ca <__fixunssfsi+0x30>
    12a4:	b9 2f       	mov	r27, r25
    12a6:	99 27       	eor	r25, r25
    12a8:	b7 51       	subi	r27, 0x17	; 23
    12aa:	b0 f0       	brcs	.+44     	; 0x12d8 <__fixunssfsi+0x3e>
    12ac:	e1 f0       	breq	.+56     	; 0x12e6 <__fixunssfsi+0x4c>
    12ae:	66 0f       	add	r22, r22
    12b0:	77 1f       	adc	r23, r23
    12b2:	88 1f       	adc	r24, r24
    12b4:	99 1f       	adc	r25, r25
    12b6:	1a f0       	brmi	.+6      	; 0x12be <__fixunssfsi+0x24>
    12b8:	ba 95       	dec	r27
    12ba:	c9 f7       	brne	.-14     	; 0x12ae <__fixunssfsi+0x14>
    12bc:	14 c0       	rjmp	.+40     	; 0x12e6 <__fixunssfsi+0x4c>
    12be:	b1 30       	cpi	r27, 0x01	; 1
    12c0:	91 f0       	breq	.+36     	; 0x12e6 <__fixunssfsi+0x4c>
    12c2:	0e 94 27 0a 	call	0x144e	; 0x144e <__fp_zero>
    12c6:	b1 e0       	ldi	r27, 0x01	; 1
    12c8:	08 95       	ret
    12ca:	0c 94 27 0a 	jmp	0x144e	; 0x144e <__fp_zero>
    12ce:	67 2f       	mov	r22, r23
    12d0:	78 2f       	mov	r23, r24
    12d2:	88 27       	eor	r24, r24
    12d4:	b8 5f       	subi	r27, 0xF8	; 248
    12d6:	39 f0       	breq	.+14     	; 0x12e6 <__fixunssfsi+0x4c>
    12d8:	b9 3f       	cpi	r27, 0xF9	; 249
    12da:	cc f3       	brlt	.-14     	; 0x12ce <__fixunssfsi+0x34>
    12dc:	86 95       	lsr	r24
    12de:	77 95       	ror	r23
    12e0:	67 95       	ror	r22
    12e2:	b3 95       	inc	r27
    12e4:	d9 f7       	brne	.-10     	; 0x12dc <__fixunssfsi+0x42>
    12e6:	3e f4       	brtc	.+14     	; 0x12f6 <__fixunssfsi+0x5c>
    12e8:	90 95       	com	r25
    12ea:	80 95       	com	r24
    12ec:	70 95       	com	r23
    12ee:	61 95       	neg	r22
    12f0:	7f 4f       	sbci	r23, 0xFF	; 255
    12f2:	8f 4f       	sbci	r24, 0xFF	; 255
    12f4:	9f 4f       	sbci	r25, 0xFF	; 255
    12f6:	08 95       	ret

000012f8 <__floatunsisf>:
    12f8:	e8 94       	clt
    12fa:	09 c0       	rjmp	.+18     	; 0x130e <__floatsisf+0x12>

000012fc <__floatsisf>:
    12fc:	97 fb       	bst	r25, 7
    12fe:	3e f4       	brtc	.+14     	; 0x130e <__floatsisf+0x12>
    1300:	90 95       	com	r25
    1302:	80 95       	com	r24
    1304:	70 95       	com	r23
    1306:	61 95       	neg	r22
    1308:	7f 4f       	sbci	r23, 0xFF	; 255
    130a:	8f 4f       	sbci	r24, 0xFF	; 255
    130c:	9f 4f       	sbci	r25, 0xFF	; 255
    130e:	99 23       	and	r25, r25
    1310:	a9 f0       	breq	.+42     	; 0x133c <__floatsisf+0x40>
    1312:	f9 2f       	mov	r31, r25
    1314:	96 e9       	ldi	r25, 0x96	; 150
    1316:	bb 27       	eor	r27, r27
    1318:	93 95       	inc	r25
    131a:	f6 95       	lsr	r31
    131c:	87 95       	ror	r24
    131e:	77 95       	ror	r23
    1320:	67 95       	ror	r22
    1322:	b7 95       	ror	r27
    1324:	f1 11       	cpse	r31, r1
    1326:	f8 cf       	rjmp	.-16     	; 0x1318 <__floatsisf+0x1c>
    1328:	fa f4       	brpl	.+62     	; 0x1368 <__floatsisf+0x6c>
    132a:	bb 0f       	add	r27, r27
    132c:	11 f4       	brne	.+4      	; 0x1332 <__floatsisf+0x36>
    132e:	60 ff       	sbrs	r22, 0
    1330:	1b c0       	rjmp	.+54     	; 0x1368 <__floatsisf+0x6c>
    1332:	6f 5f       	subi	r22, 0xFF	; 255
    1334:	7f 4f       	sbci	r23, 0xFF	; 255
    1336:	8f 4f       	sbci	r24, 0xFF	; 255
    1338:	9f 4f       	sbci	r25, 0xFF	; 255
    133a:	16 c0       	rjmp	.+44     	; 0x1368 <__floatsisf+0x6c>
    133c:	88 23       	and	r24, r24
    133e:	11 f0       	breq	.+4      	; 0x1344 <__floatsisf+0x48>
    1340:	96 e9       	ldi	r25, 0x96	; 150
    1342:	11 c0       	rjmp	.+34     	; 0x1366 <__floatsisf+0x6a>
    1344:	77 23       	and	r23, r23
    1346:	21 f0       	breq	.+8      	; 0x1350 <__floatsisf+0x54>
    1348:	9e e8       	ldi	r25, 0x8E	; 142
    134a:	87 2f       	mov	r24, r23
    134c:	76 2f       	mov	r23, r22
    134e:	05 c0       	rjmp	.+10     	; 0x135a <__floatsisf+0x5e>
    1350:	66 23       	and	r22, r22
    1352:	71 f0       	breq	.+28     	; 0x1370 <__floatsisf+0x74>
    1354:	96 e8       	ldi	r25, 0x86	; 134
    1356:	86 2f       	mov	r24, r22
    1358:	70 e0       	ldi	r23, 0x00	; 0
    135a:	60 e0       	ldi	r22, 0x00	; 0
    135c:	2a f0       	brmi	.+10     	; 0x1368 <__floatsisf+0x6c>
    135e:	9a 95       	dec	r25
    1360:	66 0f       	add	r22, r22
    1362:	77 1f       	adc	r23, r23
    1364:	88 1f       	adc	r24, r24
    1366:	da f7       	brpl	.-10     	; 0x135e <__floatsisf+0x62>
    1368:	88 0f       	add	r24, r24
    136a:	96 95       	lsr	r25
    136c:	87 95       	ror	r24
    136e:	97 f9       	bld	r25, 7
    1370:	08 95       	ret

00001372 <__fp_cmp>:
    1372:	99 0f       	add	r25, r25
    1374:	00 08       	sbc	r0, r0
    1376:	55 0f       	add	r21, r21
    1378:	aa 0b       	sbc	r26, r26
    137a:	e0 e8       	ldi	r30, 0x80	; 128
    137c:	fe ef       	ldi	r31, 0xFE	; 254
    137e:	16 16       	cp	r1, r22
    1380:	17 06       	cpc	r1, r23
    1382:	e8 07       	cpc	r30, r24
    1384:	f9 07       	cpc	r31, r25
    1386:	c0 f0       	brcs	.+48     	; 0x13b8 <__fp_cmp+0x46>
    1388:	12 16       	cp	r1, r18
    138a:	13 06       	cpc	r1, r19
    138c:	e4 07       	cpc	r30, r20
    138e:	f5 07       	cpc	r31, r21
    1390:	98 f0       	brcs	.+38     	; 0x13b8 <__fp_cmp+0x46>
    1392:	62 1b       	sub	r22, r18
    1394:	73 0b       	sbc	r23, r19
    1396:	84 0b       	sbc	r24, r20
    1398:	95 0b       	sbc	r25, r21
    139a:	39 f4       	brne	.+14     	; 0x13aa <__fp_cmp+0x38>
    139c:	0a 26       	eor	r0, r26
    139e:	61 f0       	breq	.+24     	; 0x13b8 <__fp_cmp+0x46>
    13a0:	23 2b       	or	r18, r19
    13a2:	24 2b       	or	r18, r20
    13a4:	25 2b       	or	r18, r21
    13a6:	21 f4       	brne	.+8      	; 0x13b0 <__fp_cmp+0x3e>
    13a8:	08 95       	ret
    13aa:	0a 26       	eor	r0, r26
    13ac:	09 f4       	brne	.+2      	; 0x13b0 <__fp_cmp+0x3e>
    13ae:	a1 40       	sbci	r26, 0x01	; 1
    13b0:	a6 95       	lsr	r26
    13b2:	8f ef       	ldi	r24, 0xFF	; 255
    13b4:	81 1d       	adc	r24, r1
    13b6:	81 1d       	adc	r24, r1
    13b8:	08 95       	ret

000013ba <__fp_inf>:
    13ba:	97 f9       	bld	r25, 7
    13bc:	9f 67       	ori	r25, 0x7F	; 127
    13be:	80 e8       	ldi	r24, 0x80	; 128
    13c0:	70 e0       	ldi	r23, 0x00	; 0
    13c2:	60 e0       	ldi	r22, 0x00	; 0
    13c4:	08 95       	ret

000013c6 <__fp_nan>:
    13c6:	9f ef       	ldi	r25, 0xFF	; 255
    13c8:	80 ec       	ldi	r24, 0xC0	; 192
    13ca:	08 95       	ret

000013cc <__fp_pscA>:
    13cc:	00 24       	eor	r0, r0
    13ce:	0a 94       	dec	r0
    13d0:	16 16       	cp	r1, r22
    13d2:	17 06       	cpc	r1, r23
    13d4:	18 06       	cpc	r1, r24
    13d6:	09 06       	cpc	r0, r25
    13d8:	08 95       	ret

000013da <__fp_pscB>:
    13da:	00 24       	eor	r0, r0
    13dc:	0a 94       	dec	r0
    13de:	12 16       	cp	r1, r18
    13e0:	13 06       	cpc	r1, r19
    13e2:	14 06       	cpc	r1, r20
    13e4:	05 06       	cpc	r0, r21
    13e6:	08 95       	ret

000013e8 <__fp_round>:
    13e8:	09 2e       	mov	r0, r25
    13ea:	03 94       	inc	r0
    13ec:	00 0c       	add	r0, r0
    13ee:	11 f4       	brne	.+4      	; 0x13f4 <__fp_round+0xc>
    13f0:	88 23       	and	r24, r24
    13f2:	52 f0       	brmi	.+20     	; 0x1408 <__fp_round+0x20>
    13f4:	bb 0f       	add	r27, r27
    13f6:	40 f4       	brcc	.+16     	; 0x1408 <__fp_round+0x20>
    13f8:	bf 2b       	or	r27, r31
    13fa:	11 f4       	brne	.+4      	; 0x1400 <__fp_round+0x18>
    13fc:	60 ff       	sbrs	r22, 0
    13fe:	04 c0       	rjmp	.+8      	; 0x1408 <__fp_round+0x20>
    1400:	6f 5f       	subi	r22, 0xFF	; 255
    1402:	7f 4f       	sbci	r23, 0xFF	; 255
    1404:	8f 4f       	sbci	r24, 0xFF	; 255
    1406:	9f 4f       	sbci	r25, 0xFF	; 255
    1408:	08 95       	ret

0000140a <__fp_split3>:
    140a:	57 fd       	sbrc	r21, 7
    140c:	90 58       	subi	r25, 0x80	; 128
    140e:	44 0f       	add	r20, r20
    1410:	55 1f       	adc	r21, r21
    1412:	59 f0       	breq	.+22     	; 0x142a <__fp_splitA+0x10>
    1414:	5f 3f       	cpi	r21, 0xFF	; 255
    1416:	71 f0       	breq	.+28     	; 0x1434 <__fp_splitA+0x1a>
    1418:	47 95       	ror	r20

0000141a <__fp_splitA>:
    141a:	88 0f       	add	r24, r24
    141c:	97 fb       	bst	r25, 7
    141e:	99 1f       	adc	r25, r25
    1420:	61 f0       	breq	.+24     	; 0x143a <__fp_splitA+0x20>
    1422:	9f 3f       	cpi	r25, 0xFF	; 255
    1424:	79 f0       	breq	.+30     	; 0x1444 <__fp_splitA+0x2a>
    1426:	87 95       	ror	r24
    1428:	08 95       	ret
    142a:	12 16       	cp	r1, r18
    142c:	13 06       	cpc	r1, r19
    142e:	14 06       	cpc	r1, r20
    1430:	55 1f       	adc	r21, r21
    1432:	f2 cf       	rjmp	.-28     	; 0x1418 <__fp_split3+0xe>
    1434:	46 95       	lsr	r20
    1436:	f1 df       	rcall	.-30     	; 0x141a <__fp_splitA>
    1438:	08 c0       	rjmp	.+16     	; 0x144a <__fp_splitA+0x30>
    143a:	16 16       	cp	r1, r22
    143c:	17 06       	cpc	r1, r23
    143e:	18 06       	cpc	r1, r24
    1440:	99 1f       	adc	r25, r25
    1442:	f1 cf       	rjmp	.-30     	; 0x1426 <__fp_splitA+0xc>
    1444:	86 95       	lsr	r24
    1446:	71 05       	cpc	r23, r1
    1448:	61 05       	cpc	r22, r1
    144a:	08 94       	sec
    144c:	08 95       	ret

0000144e <__fp_zero>:
    144e:	e8 94       	clt

00001450 <__fp_szero>:
    1450:	bb 27       	eor	r27, r27
    1452:	66 27       	eor	r22, r22
    1454:	77 27       	eor	r23, r23
    1456:	cb 01       	movw	r24, r22
    1458:	97 f9       	bld	r25, 7
    145a:	08 95       	ret

0000145c <__gesf2>:
    145c:	0e 94 b9 09 	call	0x1372	; 0x1372 <__fp_cmp>
    1460:	08 f4       	brcc	.+2      	; 0x1464 <__gesf2+0x8>
    1462:	8f ef       	ldi	r24, 0xFF	; 255
    1464:	08 95       	ret

00001466 <__mulsf3>:
    1466:	0e 94 45 0a 	call	0x148a	; 0x148a <__mulsf3x>
    146a:	0c 94 f4 09 	jmp	0x13e8	; 0x13e8 <__fp_round>
    146e:	0e 94 e6 09 	call	0x13cc	; 0x13cc <__fp_pscA>
    1472:	38 f0       	brcs	.+14     	; 0x1482 <__mulsf3+0x1c>
    1474:	0e 94 ed 09 	call	0x13da	; 0x13da <__fp_pscB>
    1478:	20 f0       	brcs	.+8      	; 0x1482 <__mulsf3+0x1c>
    147a:	95 23       	and	r25, r21
    147c:	11 f0       	breq	.+4      	; 0x1482 <__mulsf3+0x1c>
    147e:	0c 94 dd 09 	jmp	0x13ba	; 0x13ba <__fp_inf>
    1482:	0c 94 e3 09 	jmp	0x13c6	; 0x13c6 <__fp_nan>
    1486:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <__fp_szero>

0000148a <__mulsf3x>:
    148a:	0e 94 05 0a 	call	0x140a	; 0x140a <__fp_split3>
    148e:	78 f3       	brcs	.-34     	; 0x146e <__mulsf3+0x8>

00001490 <__mulsf3_pse>:
    1490:	99 23       	and	r25, r25
    1492:	c9 f3       	breq	.-14     	; 0x1486 <__mulsf3+0x20>
    1494:	55 23       	and	r21, r21
    1496:	b9 f3       	breq	.-18     	; 0x1486 <__mulsf3+0x20>
    1498:	95 0f       	add	r25, r21
    149a:	50 e0       	ldi	r21, 0x00	; 0
    149c:	55 1f       	adc	r21, r21
    149e:	aa 27       	eor	r26, r26
    14a0:	ee 27       	eor	r30, r30
    14a2:	ff 27       	eor	r31, r31
    14a4:	bb 27       	eor	r27, r27
    14a6:	00 24       	eor	r0, r0
    14a8:	08 94       	sec
    14aa:	67 95       	ror	r22
    14ac:	20 f4       	brcc	.+8      	; 0x14b6 <__mulsf3_pse+0x26>
    14ae:	e2 0f       	add	r30, r18
    14b0:	f3 1f       	adc	r31, r19
    14b2:	b4 1f       	adc	r27, r20
    14b4:	0a 1e       	adc	r0, r26
    14b6:	22 0f       	add	r18, r18
    14b8:	33 1f       	adc	r19, r19
    14ba:	44 1f       	adc	r20, r20
    14bc:	aa 1f       	adc	r26, r26
    14be:	66 95       	lsr	r22
    14c0:	a9 f7       	brne	.-22     	; 0x14ac <__mulsf3_pse+0x1c>
    14c2:	77 95       	ror	r23
    14c4:	30 f4       	brcc	.+12     	; 0x14d2 <__mulsf3_pse+0x42>
    14c6:	f3 0f       	add	r31, r19
    14c8:	b4 1f       	adc	r27, r20
    14ca:	0a 1e       	adc	r0, r26
    14cc:	12 1e       	adc	r1, r18
    14ce:	08 f4       	brcc	.+2      	; 0x14d2 <__mulsf3_pse+0x42>
    14d0:	63 95       	inc	r22
    14d2:	33 0f       	add	r19, r19
    14d4:	44 1f       	adc	r20, r20
    14d6:	aa 1f       	adc	r26, r26
    14d8:	22 1f       	adc	r18, r18
    14da:	76 95       	lsr	r23
    14dc:	99 f7       	brne	.-26     	; 0x14c4 <__mulsf3_pse+0x34>
    14de:	87 95       	ror	r24
    14e0:	20 f4       	brcc	.+8      	; 0x14ea <__mulsf3_pse+0x5a>
    14e2:	b4 0f       	add	r27, r20
    14e4:	0a 1e       	adc	r0, r26
    14e6:	12 1e       	adc	r1, r18
    14e8:	63 1f       	adc	r22, r19
    14ea:	44 0f       	add	r20, r20
    14ec:	aa 1f       	adc	r26, r26
    14ee:	22 1f       	adc	r18, r18
    14f0:	33 1f       	adc	r19, r19
    14f2:	86 95       	lsr	r24
    14f4:	a9 f7       	brne	.-22     	; 0x14e0 <__mulsf3_pse+0x50>
    14f6:	86 2f       	mov	r24, r22
    14f8:	71 2d       	mov	r23, r1
    14fa:	60 2d       	mov	r22, r0
    14fc:	11 24       	eor	r1, r1
    14fe:	9f 57       	subi	r25, 0x7F	; 127
    1500:	50 40       	sbci	r21, 0x00	; 0
    1502:	9a f0       	brmi	.+38     	; 0x152a <__mulsf3_pse+0x9a>
    1504:	f1 f0       	breq	.+60     	; 0x1542 <__mulsf3_pse+0xb2>
    1506:	88 23       	and	r24, r24
    1508:	4a f0       	brmi	.+18     	; 0x151c <__mulsf3_pse+0x8c>
    150a:	ee 0f       	add	r30, r30
    150c:	ff 1f       	adc	r31, r31
    150e:	bb 1f       	adc	r27, r27
    1510:	66 1f       	adc	r22, r22
    1512:	77 1f       	adc	r23, r23
    1514:	88 1f       	adc	r24, r24
    1516:	91 50       	subi	r25, 0x01	; 1
    1518:	50 40       	sbci	r21, 0x00	; 0
    151a:	a9 f7       	brne	.-22     	; 0x1506 <__mulsf3_pse+0x76>
    151c:	9e 3f       	cpi	r25, 0xFE	; 254
    151e:	51 05       	cpc	r21, r1
    1520:	80 f0       	brcs	.+32     	; 0x1542 <__mulsf3_pse+0xb2>
    1522:	0c 94 dd 09 	jmp	0x13ba	; 0x13ba <__fp_inf>
    1526:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <__fp_szero>
    152a:	5f 3f       	cpi	r21, 0xFF	; 255
    152c:	e4 f3       	brlt	.-8      	; 0x1526 <__mulsf3_pse+0x96>
    152e:	98 3e       	cpi	r25, 0xE8	; 232
    1530:	d4 f3       	brlt	.-12     	; 0x1526 <__mulsf3_pse+0x96>
    1532:	86 95       	lsr	r24
    1534:	77 95       	ror	r23
    1536:	67 95       	ror	r22
    1538:	b7 95       	ror	r27
    153a:	f7 95       	ror	r31
    153c:	e7 95       	ror	r30
    153e:	9f 5f       	subi	r25, 0xFF	; 255
    1540:	c1 f7       	brne	.-16     	; 0x1532 <__mulsf3_pse+0xa2>
    1542:	fe 2b       	or	r31, r30
    1544:	88 0f       	add	r24, r24
    1546:	91 1d       	adc	r25, r1
    1548:	96 95       	lsr	r25
    154a:	87 95       	ror	r24
    154c:	97 f9       	bld	r25, 7
    154e:	08 95       	ret

00001550 <__mulhi3>:
    1550:	00 24       	eor	r0, r0
    1552:	55 27       	eor	r21, r21
    1554:	04 c0       	rjmp	.+8      	; 0x155e <__mulhi3+0xe>
    1556:	08 0e       	add	r0, r24
    1558:	59 1f       	adc	r21, r25
    155a:	88 0f       	add	r24, r24
    155c:	99 1f       	adc	r25, r25
    155e:	00 97       	sbiw	r24, 0x00	; 0
    1560:	29 f0       	breq	.+10     	; 0x156c <__mulhi3+0x1c>
    1562:	76 95       	lsr	r23
    1564:	67 95       	ror	r22
    1566:	b8 f3       	brcs	.-18     	; 0x1556 <__mulhi3+0x6>
    1568:	71 05       	cpc	r23, r1
    156a:	b9 f7       	brne	.-18     	; 0x155a <__mulhi3+0xa>
    156c:	80 2d       	mov	r24, r0
    156e:	95 2f       	mov	r25, r21
    1570:	08 95       	ret

00001572 <__udivmodhi4>:
    1572:	aa 1b       	sub	r26, r26
    1574:	bb 1b       	sub	r27, r27
    1576:	51 e1       	ldi	r21, 0x11	; 17
    1578:	07 c0       	rjmp	.+14     	; 0x1588 <__udivmodhi4_ep>

0000157a <__udivmodhi4_loop>:
    157a:	aa 1f       	adc	r26, r26
    157c:	bb 1f       	adc	r27, r27
    157e:	a6 17       	cp	r26, r22
    1580:	b7 07       	cpc	r27, r23
    1582:	10 f0       	brcs	.+4      	; 0x1588 <__udivmodhi4_ep>
    1584:	a6 1b       	sub	r26, r22
    1586:	b7 0b       	sbc	r27, r23

00001588 <__udivmodhi4_ep>:
    1588:	88 1f       	adc	r24, r24
    158a:	99 1f       	adc	r25, r25
    158c:	5a 95       	dec	r21
    158e:	a9 f7       	brne	.-22     	; 0x157a <__udivmodhi4_loop>
    1590:	80 95       	com	r24
    1592:	90 95       	com	r25
    1594:	bc 01       	movw	r22, r24
    1596:	cd 01       	movw	r24, r26
    1598:	08 95       	ret

0000159a <__udivmodsi4>:
    159a:	a1 e2       	ldi	r26, 0x21	; 33
    159c:	1a 2e       	mov	r1, r26
    159e:	aa 1b       	sub	r26, r26
    15a0:	bb 1b       	sub	r27, r27
    15a2:	fd 01       	movw	r30, r26
    15a4:	0d c0       	rjmp	.+26     	; 0x15c0 <__udivmodsi4_ep>

000015a6 <__udivmodsi4_loop>:
    15a6:	aa 1f       	adc	r26, r26
    15a8:	bb 1f       	adc	r27, r27
    15aa:	ee 1f       	adc	r30, r30
    15ac:	ff 1f       	adc	r31, r31
    15ae:	a2 17       	cp	r26, r18
    15b0:	b3 07       	cpc	r27, r19
    15b2:	e4 07       	cpc	r30, r20
    15b4:	f5 07       	cpc	r31, r21
    15b6:	20 f0       	brcs	.+8      	; 0x15c0 <__udivmodsi4_ep>
    15b8:	a2 1b       	sub	r26, r18
    15ba:	b3 0b       	sbc	r27, r19
    15bc:	e4 0b       	sbc	r30, r20
    15be:	f5 0b       	sbc	r31, r21

000015c0 <__udivmodsi4_ep>:
    15c0:	66 1f       	adc	r22, r22
    15c2:	77 1f       	adc	r23, r23
    15c4:	88 1f       	adc	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	1a 94       	dec	r1
    15ca:	69 f7       	brne	.-38     	; 0x15a6 <__udivmodsi4_loop>
    15cc:	60 95       	com	r22
    15ce:	70 95       	com	r23
    15d0:	80 95       	com	r24
    15d2:	90 95       	com	r25
    15d4:	9b 01       	movw	r18, r22
    15d6:	ac 01       	movw	r20, r24
    15d8:	bd 01       	movw	r22, r26
    15da:	cf 01       	movw	r24, r30
    15dc:	08 95       	ret

000015de <__mulsidi3>:
    15de:	68 94       	set
    15e0:	00 13       	cpse	r16, r16

000015e2 <__umulsidi3>:
    15e2:	e8 94       	clt
    15e4:	a0 e0       	ldi	r26, 0x00	; 0
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e8 ef       	ldi	r30, 0xF8	; 248
    15ea:	fa e0       	ldi	r31, 0x0A	; 10
    15ec:	0c 94 17 0b 	jmp	0x162e	; 0x162e <__prologue_saves__+0x10>
    15f0:	ef ef       	ldi	r30, 0xFF	; 255
    15f2:	e7 f9       	bld	r30, 7
    15f4:	59 01       	movw	r10, r18
    15f6:	6a 01       	movw	r12, r20
    15f8:	5e 23       	and	r21, r30
    15fa:	55 0f       	add	r21, r21
    15fc:	ee 08       	sbc	r14, r14
    15fe:	fe 2c       	mov	r15, r14
    1600:	87 01       	movw	r16, r14
    1602:	9b 01       	movw	r18, r22
    1604:	ac 01       	movw	r20, r24
    1606:	9e 23       	and	r25, r30
    1608:	99 0f       	add	r25, r25
    160a:	66 0b       	sbc	r22, r22
    160c:	76 2f       	mov	r23, r22
    160e:	cb 01       	movw	r24, r22
    1610:	0e 94 46 0b 	call	0x168c	; 0x168c <__muldi3>
    1614:	cd b7       	in	r28, 0x3d	; 61
    1616:	de b7       	in	r29, 0x3e	; 62
    1618:	ea e0       	ldi	r30, 0x0A	; 10
    161a:	0c 94 33 0b 	jmp	0x1666	; 0x1666 <__epilogue_restores__+0x10>

0000161e <__prologue_saves__>:
    161e:	2f 92       	push	r2
    1620:	3f 92       	push	r3
    1622:	4f 92       	push	r4
    1624:	5f 92       	push	r5
    1626:	6f 92       	push	r6
    1628:	7f 92       	push	r7
    162a:	8f 92       	push	r8
    162c:	9f 92       	push	r9
    162e:	af 92       	push	r10
    1630:	bf 92       	push	r11
    1632:	cf 92       	push	r12
    1634:	df 92       	push	r13
    1636:	ef 92       	push	r14
    1638:	ff 92       	push	r15
    163a:	0f 93       	push	r16
    163c:	1f 93       	push	r17
    163e:	cf 93       	push	r28
    1640:	df 93       	push	r29
    1642:	cd b7       	in	r28, 0x3d	; 61
    1644:	de b7       	in	r29, 0x3e	; 62
    1646:	ca 1b       	sub	r28, r26
    1648:	db 0b       	sbc	r29, r27
    164a:	0f b6       	in	r0, 0x3f	; 63
    164c:	f8 94       	cli
    164e:	de bf       	out	0x3e, r29	; 62
    1650:	0f be       	out	0x3f, r0	; 63
    1652:	cd bf       	out	0x3d, r28	; 61
    1654:	09 94       	ijmp

00001656 <__epilogue_restores__>:
    1656:	2a 88       	ldd	r2, Y+18	; 0x12
    1658:	39 88       	ldd	r3, Y+17	; 0x11
    165a:	48 88       	ldd	r4, Y+16	; 0x10
    165c:	5f 84       	ldd	r5, Y+15	; 0x0f
    165e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1660:	7d 84       	ldd	r7, Y+13	; 0x0d
    1662:	8c 84       	ldd	r8, Y+12	; 0x0c
    1664:	9b 84       	ldd	r9, Y+11	; 0x0b
    1666:	aa 84       	ldd	r10, Y+10	; 0x0a
    1668:	b9 84       	ldd	r11, Y+9	; 0x09
    166a:	c8 84       	ldd	r12, Y+8	; 0x08
    166c:	df 80       	ldd	r13, Y+7	; 0x07
    166e:	ee 80       	ldd	r14, Y+6	; 0x06
    1670:	fd 80       	ldd	r15, Y+5	; 0x05
    1672:	0c 81       	ldd	r16, Y+4	; 0x04
    1674:	1b 81       	ldd	r17, Y+3	; 0x03
    1676:	aa 81       	ldd	r26, Y+2	; 0x02
    1678:	b9 81       	ldd	r27, Y+1	; 0x01
    167a:	ce 0f       	add	r28, r30
    167c:	d1 1d       	adc	r29, r1
    167e:	0f b6       	in	r0, 0x3f	; 63
    1680:	f8 94       	cli
    1682:	de bf       	out	0x3e, r29	; 62
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	cd bf       	out	0x3d, r28	; 61
    1688:	ed 01       	movw	r28, r26
    168a:	08 95       	ret

0000168c <__muldi3>:
    168c:	df 93       	push	r29
    168e:	cf 93       	push	r28
    1690:	9f 92       	push	r9
    1692:	a0 e4       	ldi	r26, 0x40	; 64
    1694:	9a 2e       	mov	r9, r26
    1696:	00 24       	eor	r0, r0
    1698:	d0 01       	movw	r26, r0
    169a:	e0 01       	movw	r28, r0
    169c:	f0 01       	movw	r30, r0
    169e:	16 95       	lsr	r17
    16a0:	07 95       	ror	r16
    16a2:	f7 94       	ror	r15
    16a4:	e7 94       	ror	r14
    16a6:	d7 94       	ror	r13
    16a8:	c7 94       	ror	r12
    16aa:	b7 94       	ror	r11
    16ac:	a7 94       	ror	r10
    16ae:	48 f4       	brcc	.+18     	; 0x16c2 <__muldi3+0x36>
    16b0:	10 68       	ori	r17, 0x80	; 128
    16b2:	a2 0f       	add	r26, r18
    16b4:	b3 1f       	adc	r27, r19
    16b6:	c4 1f       	adc	r28, r20
    16b8:	d5 1f       	adc	r29, r21
    16ba:	e6 1f       	adc	r30, r22
    16bc:	f7 1f       	adc	r31, r23
    16be:	08 1e       	adc	r0, r24
    16c0:	19 1e       	adc	r1, r25
    16c2:	22 0f       	add	r18, r18
    16c4:	33 1f       	adc	r19, r19
    16c6:	44 1f       	adc	r20, r20
    16c8:	55 1f       	adc	r21, r21
    16ca:	66 1f       	adc	r22, r22
    16cc:	77 1f       	adc	r23, r23
    16ce:	88 1f       	adc	r24, r24
    16d0:	99 1f       	adc	r25, r25
    16d2:	9a 94       	dec	r9
    16d4:	21 f7       	brne	.-56     	; 0x169e <__muldi3+0x12>
    16d6:	9d 01       	movw	r18, r26
    16d8:	ae 01       	movw	r20, r28
    16da:	bf 01       	movw	r22, r30
    16dc:	c0 01       	movw	r24, r0
    16de:	11 24       	eor	r1, r1
    16e0:	9f 90       	pop	r9
    16e2:	cf 91       	pop	r28
    16e4:	df 91       	pop	r29
    16e6:	08 95       	ret

000016e8 <_exit>:
    16e8:	f8 94       	cli

000016ea <__stop_program>:
    16ea:	ff cf       	rjmp	.-2      	; 0x16ea <__stop_program>
