PPA Report for 74. gate_level_mult.sv (Module: gate_level_mult)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 0
IO Count: 8
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.888 ns
Detected Clock Signals: None

POWER METRICS:
-------------
Total Power Consumption: 1.206 W
