** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:50 on Jun 30,2021
vcom -work work -2008 ../../vhdl/mem_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package mem_pkg
-- Compiling package body mem_pkg
-- Loading package mem_pkg
End time: 15:15:50 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:50 on Jun 30,2021
vcom -work work -2008 ../../vhdl/core_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Compiling package core_pkg
-- Compiling package body core_pkg
-- Loading package core_pkg
End time: 15:15:50 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:50 on Jun 30,2021
vcom -work work -2008 ../../vhdl/op_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Compiling package op_pkg
End time: 15:15:50 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:50 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/cache_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mem_pkg
-- Compiling package cache_pkg
End time: 15:15:50 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/ram/single_clock_rw_ram_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package single_clock_rw_ram_pkg
End time: 15:15:51 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/ram/single_clock_rw_ram.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity single_clock_rw_ram
-- Compiling architecture rtl of single_clock_rw_ram
End time: 15:15:51 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/data_st_1w.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Loading package single_clock_rw_ram_pkg
-- Compiling entity data_st_1w
-- Compiling architecture impl of data_st_1w
-- Loading entity single_clock_rw_ram
End time: 15:15:51 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/data_st.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Loading package single_clock_rw_ram_pkg
-- Compiling entity data_st
-- Compiling architecture impl of data_st
-- Loading entity data_st_1w
End time: 15:15:51 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/mgmt_st_1w.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Compiling entity mgmt_st_1w
-- Compiling architecture impl of mgmt_st_1w
End time: 15:15:51 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:51 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/mgmt_st.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Compiling entity mgmt_st
-- Compiling architecture impl of mgmt_st
-- Loading entity mgmt_st_1w
End time: 15:15:52 on Jun 30,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:52 on Jun 30,2021
vcom -work work -2008 ../../vhdl/cache/cache.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Compiling entity cache
-- Compiling architecture bypass of cache
-- Compiling architecture impl of cache
-- Loading entity cache
-- Loading entity mgmt_st
-- Loading package single_clock_rw_ram_pkg
-- Loading entity data_st
End time: 15:15:52 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:52 on Jun 30,2021
vcom -work work -2008 ../tb_util_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Compiling package tb_util_pkg
-- Compiling package body tb_util_pkg
-- Loading package tb_util_pkg
End time: 15:15:52 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:15:52 on Jun 30,2021
vcom -work work -2008 tb/cache_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package cache_pkg
-- Loading package std_logic_textio
-- Loading package core_pkg
-- Loading package op_pkg
-- Loading package tb_util_pkg
-- Compiling entity tb
-- Compiling architecture bench of tb
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cache
End time: 15:15:52 on Jun 30,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
