$date
	Sun Oct 23 03:47:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1008833
b11010 !
1"
#1008834
b11010 &
b11010 %
1$
#1008835
0"
#1008838
b1101 &
b1101 %
#1008842
b101000 &
b101000 %
#1008846
b10100 &
b10100 %
#1008850
b1010 &
b1010 %
#1008854
b101 &
b101 %
#1008858
b10000 &
b10000 %
#1008862
b1000 &
b1000 %
#1008866
b100 &
b100 %
#1008870
b10 &
b10 %
#1008874
b1 &
b1 %
1#
#1008878
b0 &
0#
b0 %
0$
#2015759
b10110 !
1"
#2015762
b10110 &
b10110 %
1$
#2015763
0"
#2015766
b1011 &
b1011 %
#2015770
b100010 &
b100010 %
#2015774
b10001 &
b10001 %
#2015778
b110100 &
b110100 %
#2015782
b11010 &
b11010 %
#2015786
b1101 &
b1101 %
#2015790
b101000 &
b101000 %
#2015794
b10100 &
b10100 %
#2015798
b1010 &
b1010 %
#2015802
b101 &
b101 %
#2015806
b10000 &
b10000 %
#2015810
b1000 &
b1000 %
#2015814
b100 &
b100 %
#2015818
b10 &
b10 %
#2015822
b1 &
1#
b1 %
#2015826
b0 &
b0 %
0#
0$
#3016329
b10101 !
1"
#3016330
b10101 &
b10101 %
1$
#3016331
0"
#3016334
b1000000 &
b1000000 %
#3016338
b100000 &
b100000 %
#3016342
b10000 &
b10000 %
#3016346
b1000 &
b1000 %
#3016350
b100 &
b100 %
#3016354
b10 &
b10 %
#3016358
b1 &
1#
b1 %
#3016362
b0 &
b0 %
0#
0$
#4500012
