<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___s_p_i___clock___phase" xml:lang="en-US">
<title>SPI_Clock_Phase</title>
<indexterm><primary>SPI_Clock_Phase</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga208be78b79c51df200a495c4d2110b57">SPI_PHASE_1EDGE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga960275ac1d01d302c48e713399990c36">SPI_PHASE_2EDGE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___clock___phase_1ga6441f08edf79dd5b243c54b888d3cbf7">IS_SPI_CPHA</link>(CPHA)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___s_p_i___clock___phase_1ga6441f08edf79dd5b243c54b888d3cbf7"/><section>
    <title>IS_SPI_CPHA</title>
<indexterm><primary>IS_SPI_CPHA</primary><secondary>SPI_Clock_Phase</secondary></indexterm>
<indexterm><primary>SPI_Clock_Phase</primary><secondary>IS_SPI_CPHA</secondary></indexterm>
<para><computeroutput>#define IS_SPI_CPHA( CPHA)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((CPHA)&#32;==&#32;<link linkend="_group___s_p_i___clock___phase_1ga208be78b79c51df200a495c4d2110b57">SPI_PHASE_1EDGE</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((CPHA)&#32;==&#32;<link linkend="_group___s_p_i___clock___phase_1ga960275ac1d01d302c48e713399990c36">SPI_PHASE_2EDGE</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00238">238</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
<anchor xml:id="_group___s_p_i___clock___phase_1ga208be78b79c51df200a495c4d2110b57"/><section>
    <title>SPI_PHASE_1EDGE</title>
<indexterm><primary>SPI_PHASE_1EDGE</primary><secondary>SPI_Clock_Phase</secondary></indexterm>
<indexterm><primary>SPI_Clock_Phase</primary><secondary>SPI_PHASE_1EDGE</secondary></indexterm>
<para><computeroutput>#define SPI_PHASE_1EDGE   ((uint32_t)0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00235">235</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
<anchor xml:id="_group___s_p_i___clock___phase_1ga960275ac1d01d302c48e713399990c36"/><section>
    <title>SPI_PHASE_2EDGE</title>
<indexterm><primary>SPI_PHASE_2EDGE</primary><secondary>SPI_Clock_Phase</secondary></indexterm>
<indexterm><primary>SPI_Clock_Phase</primary><secondary>SPI_PHASE_2EDGE</secondary></indexterm>
<para><computeroutput>#define SPI_PHASE_2EDGE   <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00236">236</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
</section>
</section>
