// Seed: 2830953257
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri id_6,
    input uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    output wand id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    input wire id_18,
    output wor id_19,
    output wire id_20,
    input tri1 id_21,
    output supply1 id_22
);
  wire id_24;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  logic id_1,
    input  wand  id_2,
    input  logic id_3,
    input  tri   id_4,
    output logic id_5,
    output uwire id_6
);
  always id_5 <= id_3;
  logic id_8;
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_2,
      id_4,
      id_6,
      id_6,
      id_2,
      id_6,
      id_0,
      id_4,
      id_0,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_6,
      id_0,
      id_2,
      id_0
  );
endmodule
