
#####  START OF RAM REPORT FOR COMPILE POINT: CAXI4DMAl1IOI_Z9  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                          DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l[101:14]      RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_2     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_3     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_4     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_5     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_6     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_7     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l[165:102]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_2     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_3     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_4     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                       FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_5     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAIIO0l[12:0]        RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAIIO0l_CAXI4DMAIIO0l_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: CAXI4DMAl1IOI_Z9  #####

