
*** Running vivado
    with args -log Parallel_FIR_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parallel_FIR_filter.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Parallel_FIR_filter.tcl -notrace
Command: synth_design -top Parallel_FIR_filter -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2024.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12976 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.504 ; gain = 168.660 ; free physical = 20883 ; free virtual = 97598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Parallel_FIR_filter' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:53]
	Parameter FILTER_TAPS bound to: 60 - type: integer 
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter COEFF_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'test_reg' is read in the process but is not in the sensitivity list [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element sum_reg_reg was removed.  [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element test_reg was removed.  [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Parallel_FIR_filter' (1#1) [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:53]
WARNING: [Synth 8-3917] design Parallel_FIR_filter has port data_o_valid driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.266 ; gain = 222.422 ; free physical = 20942 ; free virtual = 97643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1774.195 ; gain = 228.352 ; free physical = 20943 ; free virtual = 97644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.109 ; gain = 247.266 ; free physical = 20943 ; free virtual = 97645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1793.117 ; gain = 247.273 ; free physical = 20930 ; free virtual = 97621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  60 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	               16 Bit    Registers := 120   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_FIR_filter 
Detailed RTL Component Info : 
+---Adders : 
	  60 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	               16 Bit    Registers := 120   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'shift_reg_reg[0][15:0]' into 'shift_reg_reg[0][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[1][15:0]' into 'shift_reg_reg[1][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[2][15:0]' into 'shift_reg_reg[2][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[3][15:0]' into 'shift_reg_reg[3][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[4][15:0]' into 'shift_reg_reg[4][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[5][15:0]' into 'shift_reg_reg[5][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[6][15:0]' into 'shift_reg_reg[6][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[7][15:0]' into 'shift_reg_reg[7][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[8][15:0]' into 'shift_reg_reg[8][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[9][15:0]' into 'shift_reg_reg[9][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[10][15:0]' into 'shift_reg_reg[10][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[11][15:0]' into 'shift_reg_reg[11][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[12][15:0]' into 'shift_reg_reg[12][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[13][15:0]' into 'shift_reg_reg[13][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[14][15:0]' into 'shift_reg_reg[14][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[15][15:0]' into 'shift_reg_reg[15][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[16][15:0]' into 'shift_reg_reg[16][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[17][15:0]' into 'shift_reg_reg[17][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[18][15:0]' into 'shift_reg_reg[18][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[19][15:0]' into 'shift_reg_reg[19][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[20][15:0]' into 'shift_reg_reg[20][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[21][15:0]' into 'shift_reg_reg[21][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[22][15:0]' into 'shift_reg_reg[22][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[23][15:0]' into 'shift_reg_reg[23][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[24][15:0]' into 'shift_reg_reg[24][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[25][15:0]' into 'shift_reg_reg[25][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[26][15:0]' into 'shift_reg_reg[26][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[27][15:0]' into 'shift_reg_reg[27][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[28][15:0]' into 'shift_reg_reg[28][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[29][15:0]' into 'shift_reg_reg[29][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[30][15:0]' into 'shift_reg_reg[30][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[31][15:0]' into 'shift_reg_reg[31][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[32][15:0]' into 'shift_reg_reg[32][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[33][15:0]' into 'shift_reg_reg[33][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[34][15:0]' into 'shift_reg_reg[34][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[35][15:0]' into 'shift_reg_reg[35][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[36][15:0]' into 'shift_reg_reg[36][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[37][15:0]' into 'shift_reg_reg[37][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[38][15:0]' into 'shift_reg_reg[38][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[39][15:0]' into 'shift_reg_reg[39][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[40][15:0]' into 'shift_reg_reg[40][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[41][15:0]' into 'shift_reg_reg[41][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[42][15:0]' into 'shift_reg_reg[42][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[43][15:0]' into 'shift_reg_reg[43][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[44][15:0]' into 'shift_reg_reg[44][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[45][15:0]' into 'shift_reg_reg[45][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[46][15:0]' into 'shift_reg_reg[46][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[47][15:0]' into 'shift_reg_reg[47][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[48][15:0]' into 'shift_reg_reg[48][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[49][15:0]' into 'shift_reg_reg[49][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[50][15:0]' into 'shift_reg_reg[50][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[51][15:0]' into 'shift_reg_reg[51][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[52][15:0]' into 'shift_reg_reg[52][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[53][15:0]' into 'shift_reg_reg[53][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[54][15:0]' into 'shift_reg_reg[54][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[55][15:0]' into 'shift_reg_reg[55][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[56][15:0]' into 'shift_reg_reg[56][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[57][15:0]' into 'shift_reg_reg[57][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[58][15:0]' into 'shift_reg_reg[58][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[0][15:0]' into 'shift_reg_reg[0][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[1][15:0]' into 'shift_reg_reg[1][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[2][15:0]' into 'shift_reg_reg[2][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[3][15:0]' into 'shift_reg_reg[3][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[4][15:0]' into 'shift_reg_reg[4][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[5][15:0]' into 'shift_reg_reg[5][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[6][15:0]' into 'shift_reg_reg[6][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[7][15:0]' into 'shift_reg_reg[7][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[8][15:0]' into 'shift_reg_reg[8][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[9][15:0]' into 'shift_reg_reg[9][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[10][15:0]' into 'shift_reg_reg[10][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[11][15:0]' into 'shift_reg_reg[11][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[12][15:0]' into 'shift_reg_reg[12][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[13][15:0]' into 'shift_reg_reg[13][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[14][15:0]' into 'shift_reg_reg[14][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[15][15:0]' into 'shift_reg_reg[15][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[16][15:0]' into 'shift_reg_reg[16][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[17][15:0]' into 'shift_reg_reg[17][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[18][15:0]' into 'shift_reg_reg[18][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[19][15:0]' into 'shift_reg_reg[19][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[20][15:0]' into 'shift_reg_reg[20][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[21][15:0]' into 'shift_reg_reg[21][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[22][15:0]' into 'shift_reg_reg[22][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[23][15:0]' into 'shift_reg_reg[23][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[24][15:0]' into 'shift_reg_reg[24][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[25][15:0]' into 'shift_reg_reg[25][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[26][15:0]' into 'shift_reg_reg[26][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[27][15:0]' into 'shift_reg_reg[27][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[28][15:0]' into 'shift_reg_reg[28][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[29][15:0]' into 'shift_reg_reg[29][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[30][15:0]' into 'shift_reg_reg[30][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[31][15:0]' into 'shift_reg_reg[31][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[32][15:0]' into 'shift_reg_reg[32][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[33][15:0]' into 'shift_reg_reg[33][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[34][15:0]' into 'shift_reg_reg[34][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[35][15:0]' into 'shift_reg_reg[35][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[36][15:0]' into 'shift_reg_reg[36][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[37][15:0]' into 'shift_reg_reg[37][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[38][15:0]' into 'shift_reg_reg[38][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[39][15:0]' into 'shift_reg_reg[39][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Synth 8-4471] merging register 'shift_reg_reg[40][15:0]' into 'shift_reg_reg[40][15:0]' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_reg_reg[0]0, operation Mode is: A2*(B:0xffff).
DSP Report: register shift_reg_reg[0] is absorbed into DSP mul_reg_reg[0]0.
DSP Report: operator mul_reg_reg[0]0 is absorbed into DSP mul_reg_reg[0]0.
DSP Report: Generating DSP mul_reg_reg[1]0, operation Mode is: A''*(B:0xffb3).
DSP Report: register shift_reg_reg[0] is absorbed into DSP mul_reg_reg[1]0.
DSP Report: register shift_reg_reg[1] is absorbed into DSP mul_reg_reg[1]0.
DSP Report: operator mul_reg_reg[1]0 is absorbed into DSP mul_reg_reg[1]0.
DSP Report: Generating DSP mul_reg_reg[2]0, operation Mode is: A''*(B:0xd6).
DSP Report: register shift_reg_reg[1] is absorbed into DSP mul_reg_reg[2]0.
DSP Report: register shift_reg_reg[2] is absorbed into DSP mul_reg_reg[2]0.
DSP Report: operator mul_reg_reg[2]0 is absorbed into DSP mul_reg_reg[2]0.
DSP Report: Generating DSP mul_reg_reg[3]0, operation Mode is: A''*(B:0x63).
DSP Report: register shift_reg_reg[2] is absorbed into DSP mul_reg_reg[3]0.
DSP Report: register shift_reg_reg[3] is absorbed into DSP mul_reg_reg[3]0.
DSP Report: operator mul_reg_reg[3]0 is absorbed into DSP mul_reg_reg[3]0.
DSP Report: Generating DSP mul_reg_reg[4]0, operation Mode is: A''*(B:0xfdb1).
DSP Report: register shift_reg_reg[3] is absorbed into DSP mul_reg_reg[4]0.
DSP Report: register shift_reg_reg[4] is absorbed into DSP mul_reg_reg[4]0.
DSP Report: operator mul_reg_reg[4]0 is absorbed into DSP mul_reg_reg[4]0.
DSP Report: Generating DSP mul_reg_reg[5]0, operation Mode is: A''*(B:0x1d9).
DSP Report: register shift_reg_reg[4] is absorbed into DSP mul_reg_reg[5]0.
DSP Report: register shift_reg_reg[5] is absorbed into DSP mul_reg_reg[5]0.
DSP Report: operator mul_reg_reg[5]0 is absorbed into DSP mul_reg_reg[5]0.
DSP Report: Generating DSP mul_reg_reg[6]0, operation Mode is: A''*(B:0x25f).
DSP Report: register shift_reg_reg[5] is absorbed into DSP mul_reg_reg[6]0.
DSP Report: register shift_reg_reg[6] is absorbed into DSP mul_reg_reg[6]0.
DSP Report: operator mul_reg_reg[6]0 is absorbed into DSP mul_reg_reg[6]0.
DSP Report: Generating DSP mul_reg_reg[7]0, operation Mode is: A''*(B:0xfab4).
DSP Report: register shift_reg_reg[6] is absorbed into DSP mul_reg_reg[7]0.
DSP Report: register shift_reg_reg[7] is absorbed into DSP mul_reg_reg[7]0.
DSP Report: operator mul_reg_reg[7]0 is absorbed into DSP mul_reg_reg[7]0.
DSP Report: Generating DSP mul_reg_reg[8]0, operation Mode is: A''*(B:0x141).
DSP Report: register shift_reg_reg[7] is absorbed into DSP mul_reg_reg[8]0.
DSP Report: register shift_reg_reg[8] is absorbed into DSP mul_reg_reg[8]0.
DSP Report: operator mul_reg_reg[8]0 is absorbed into DSP mul_reg_reg[8]0.
DSP Report: Generating DSP mul_reg_reg[9]0, operation Mode is: A''*(B:0x63b).
DSP Report: register shift_reg_reg[8] is absorbed into DSP mul_reg_reg[9]0.
DSP Report: register shift_reg_reg[9] is absorbed into DSP mul_reg_reg[9]0.
DSP Report: operator mul_reg_reg[9]0 is absorbed into DSP mul_reg_reg[9]0.
DSP Report: Generating DSP mul_reg_reg[10]0, operation Mode is: A''*(B:0xf92d).
DSP Report: register shift_reg_reg[9] is absorbed into DSP mul_reg_reg[10]0.
DSP Report: register shift_reg_reg[10] is absorbed into DSP mul_reg_reg[10]0.
DSP Report: operator mul_reg_reg[10]0 is absorbed into DSP mul_reg_reg[10]0.
DSP Report: Generating DSP mul_reg_reg[11]0, operation Mode is: A''*(B:0xfe5a).
DSP Report: register shift_reg_reg[10] is absorbed into DSP mul_reg_reg[11]0.
DSP Report: register shift_reg_reg[11] is absorbed into DSP mul_reg_reg[11]0.
DSP Report: operator mul_reg_reg[11]0 is absorbed into DSP mul_reg_reg[11]0.
DSP Report: Generating DSP mul_reg_reg[12]0, operation Mode is: A''*(B:0x825).
DSP Report: register shift_reg_reg[11] is absorbed into DSP mul_reg_reg[12]0.
DSP Report: register shift_reg_reg[12] is absorbed into DSP mul_reg_reg[12]0.
DSP Report: operator mul_reg_reg[12]0 is absorbed into DSP mul_reg_reg[12]0.
DSP Report: Generating DSP mul_reg_reg[13]0, operation Mode is: A''*(B:0xfbe0).
DSP Report: register shift_reg_reg[12] is absorbed into DSP mul_reg_reg[13]0.
DSP Report: register shift_reg_reg[13] is absorbed into DSP mul_reg_reg[13]0.
DSP Report: operator mul_reg_reg[13]0 is absorbed into DSP mul_reg_reg[13]0.
DSP Report: Generating DSP mul_reg_reg[14]0, operation Mode is: A''*(B:0xfccd).
DSP Report: register shift_reg_reg[13] is absorbed into DSP mul_reg_reg[14]0.
DSP Report: register shift_reg_reg[14] is absorbed into DSP mul_reg_reg[14]0.
DSP Report: operator mul_reg_reg[14]0 is absorbed into DSP mul_reg_reg[14]0.
DSP Report: Generating DSP mul_reg_reg[15]0, operation Mode is: A''*(B:0x31e).
DSP Report: register shift_reg_reg[14] is absorbed into DSP mul_reg_reg[15]0.
DSP Report: register shift_reg_reg[15] is absorbed into DSP mul_reg_reg[15]0.
DSP Report: operator mul_reg_reg[15]0 is absorbed into DSP mul_reg_reg[15]0.
DSP Report: Generating DSP mul_reg_reg[16]0, operation Mode is: A''*(B:0x11).
DSP Report: register shift_reg_reg[15] is absorbed into DSP mul_reg_reg[16]0.
DSP Report: register shift_reg_reg[16] is absorbed into DSP mul_reg_reg[16]0.
DSP Report: operator mul_reg_reg[16]0 is absorbed into DSP mul_reg_reg[16]0.
DSP Report: Generating DSP mul_reg_reg[17]0, operation Mode is: A''*(B:0x410).
DSP Report: register shift_reg_reg[16] is absorbed into DSP mul_reg_reg[17]0.
DSP Report: register shift_reg_reg[17] is absorbed into DSP mul_reg_reg[17]0.
DSP Report: operator mul_reg_reg[17]0 is absorbed into DSP mul_reg_reg[17]0.
DSP Report: Generating DSP mul_reg_reg[18]0, operation Mode is: A''*(B:0xf766).
DSP Report: register shift_reg_reg[17] is absorbed into DSP mul_reg_reg[18]0.
DSP Report: register shift_reg_reg[18] is absorbed into DSP mul_reg_reg[18]0.
DSP Report: operator mul_reg_reg[18]0 is absorbed into DSP mul_reg_reg[18]0.
DSP Report: Generating DSP mul_reg_reg[19]0, operation Mode is: A''*(B:0xfcc2).
DSP Report: register shift_reg_reg[18] is absorbed into DSP mul_reg_reg[19]0.
DSP Report: register shift_reg_reg[19] is absorbed into DSP mul_reg_reg[19]0.
DSP Report: operator mul_reg_reg[19]0 is absorbed into DSP mul_reg_reg[19]0.
DSP Report: Generating DSP mul_reg_reg[20]0, operation Mode is: A''*(B:0x1730).
DSP Report: register shift_reg_reg[19] is absorbed into DSP mul_reg_reg[20]0.
DSP Report: register shift_reg_reg[20] is absorbed into DSP mul_reg_reg[20]0.
DSP Report: operator mul_reg_reg[20]0 is absorbed into DSP mul_reg_reg[20]0.
DSP Report: Generating DSP mul_reg_reg[21]0, operation Mode is: A''*(B:0xeeb3).
DSP Report: register shift_reg_reg[20] is absorbed into DSP mul_reg_reg[21]0.
DSP Report: register shift_reg_reg[21] is absorbed into DSP mul_reg_reg[21]0.
DSP Report: operator mul_reg_reg[21]0 is absorbed into DSP mul_reg_reg[21]0.
DSP Report: Generating DSP mul_reg_reg[22]0, operation Mode is: A''*(B:0xea68).
DSP Report: register shift_reg_reg[21] is absorbed into DSP mul_reg_reg[22]0.
DSP Report: register shift_reg_reg[22] is absorbed into DSP mul_reg_reg[22]0.
DSP Report: operator mul_reg_reg[22]0 is absorbed into DSP mul_reg_reg[22]0.
DSP Report: Generating DSP mul_reg_reg[23]0, operation Mode is: A''*(B:0x2dac).
DSP Report: register shift_reg_reg[22] is absorbed into DSP mul_reg_reg[23]0.
DSP Report: register shift_reg_reg[23] is absorbed into DSP mul_reg_reg[23]0.
DSP Report: operator mul_reg_reg[23]0 is absorbed into DSP mul_reg_reg[23]0.
DSP Report: Generating DSP mul_reg_reg[24]0, operation Mode is: A''*(B:0xf57a).
DSP Report: register shift_reg_reg[23] is absorbed into DSP mul_reg_reg[24]0.
DSP Report: register shift_reg_reg[24] is absorbed into DSP mul_reg_reg[24]0.
DSP Report: operator mul_reg_reg[24]0 is absorbed into DSP mul_reg_reg[24]0.
DSP Report: Generating DSP mul_reg_reg[25]0, operation Mode is: A''*(B:0xcd9b).
DSP Report: register shift_reg_reg[24] is absorbed into DSP mul_reg_reg[25]0.
DSP Report: register shift_reg_reg[25] is absorbed into DSP mul_reg_reg[25]0.
DSP Report: operator mul_reg_reg[25]0 is absorbed into DSP mul_reg_reg[25]0.
DSP Report: Generating DSP mul_reg_reg[26]0, operation Mode is: A''*(B:0x3731).
DSP Report: register shift_reg_reg[25] is absorbed into DSP mul_reg_reg[26]0.
DSP Report: register shift_reg_reg[26] is absorbed into DSP mul_reg_reg[26]0.
DSP Report: operator mul_reg_reg[26]0 is absorbed into DSP mul_reg_reg[26]0.
DSP Report: Generating DSP mul_reg_reg[27]0, operation Mode is: A''*(B:0xdd7).
DSP Report: register shift_reg_reg[26] is absorbed into DSP mul_reg_reg[27]0.
DSP Report: register shift_reg_reg[27] is absorbed into DSP mul_reg_reg[27]0.
DSP Report: operator mul_reg_reg[27]0 is absorbed into DSP mul_reg_reg[27]0.
DSP Report: Generating DSP mul_reg_reg[28]0, operation Mode is: A''*(B:0xb74e).
DSP Report: register shift_reg_reg[27] is absorbed into DSP mul_reg_reg[28]0.
DSP Report: register shift_reg_reg[28] is absorbed into DSP mul_reg_reg[28]0.
DSP Report: operator mul_reg_reg[28]0 is absorbed into DSP mul_reg_reg[28]0.
DSP Report: Generating DSP mul_reg_reg[29]0, operation Mode is: A''*(B:0x2a15).
DSP Report: register shift_reg_reg[28] is absorbed into DSP mul_reg_reg[29]0.
DSP Report: register shift_reg_reg[29] is absorbed into DSP mul_reg_reg[29]0.
DSP Report: operator mul_reg_reg[29]0 is absorbed into DSP mul_reg_reg[29]0.
DSP Report: Generating DSP mul_reg_reg[30]0, operation Mode is: A''*(B:0x2a15).
DSP Report: register shift_reg_reg[29] is absorbed into DSP mul_reg_reg[30]0.
DSP Report: register shift_reg_reg[30] is absorbed into DSP mul_reg_reg[30]0.
DSP Report: operator mul_reg_reg[30]0 is absorbed into DSP mul_reg_reg[30]0.
DSP Report: Generating DSP mul_reg_reg[31]0, operation Mode is: A''*(B:0xb74e).
DSP Report: register shift_reg_reg[30] is absorbed into DSP mul_reg_reg[31]0.
DSP Report: register shift_reg_reg[31] is absorbed into DSP mul_reg_reg[31]0.
DSP Report: operator mul_reg_reg[31]0 is absorbed into DSP mul_reg_reg[31]0.
DSP Report: Generating DSP mul_reg_reg[32]0, operation Mode is: A''*(B:0xdd7).
DSP Report: register shift_reg_reg[31] is absorbed into DSP mul_reg_reg[32]0.
DSP Report: register shift_reg_reg[32] is absorbed into DSP mul_reg_reg[32]0.
DSP Report: operator mul_reg_reg[32]0 is absorbed into DSP mul_reg_reg[32]0.
DSP Report: Generating DSP mul_reg_reg[33]0, operation Mode is: A''*(B:0x3731).
DSP Report: register shift_reg_reg[32] is absorbed into DSP mul_reg_reg[33]0.
DSP Report: register shift_reg_reg[33] is absorbed into DSP mul_reg_reg[33]0.
DSP Report: operator mul_reg_reg[33]0 is absorbed into DSP mul_reg_reg[33]0.
DSP Report: Generating DSP mul_reg_reg[34]0, operation Mode is: A''*(B:0xcd9b).
DSP Report: register shift_reg_reg[33] is absorbed into DSP mul_reg_reg[34]0.
DSP Report: register shift_reg_reg[34] is absorbed into DSP mul_reg_reg[34]0.
DSP Report: operator mul_reg_reg[34]0 is absorbed into DSP mul_reg_reg[34]0.
DSP Report: Generating DSP mul_reg_reg[35]0, operation Mode is: A''*(B:0xf57a).
DSP Report: register shift_reg_reg[34] is absorbed into DSP mul_reg_reg[35]0.
DSP Report: register shift_reg_reg[35] is absorbed into DSP mul_reg_reg[35]0.
DSP Report: operator mul_reg_reg[35]0 is absorbed into DSP mul_reg_reg[35]0.
DSP Report: Generating DSP mul_reg_reg[36]0, operation Mode is: A''*(B:0x2dac).
DSP Report: register shift_reg_reg[35] is absorbed into DSP mul_reg_reg[36]0.
DSP Report: register shift_reg_reg[36] is absorbed into DSP mul_reg_reg[36]0.
DSP Report: operator mul_reg_reg[36]0 is absorbed into DSP mul_reg_reg[36]0.
DSP Report: Generating DSP mul_reg_reg[37]0, operation Mode is: A''*(B:0xea68).
DSP Report: register shift_reg_reg[36] is absorbed into DSP mul_reg_reg[37]0.
DSP Report: register shift_reg_reg[37] is absorbed into DSP mul_reg_reg[37]0.
DSP Report: operator mul_reg_reg[37]0 is absorbed into DSP mul_reg_reg[37]0.
DSP Report: Generating DSP mul_reg_reg[38]0, operation Mode is: A''*(B:0xeeb3).
DSP Report: register shift_reg_reg[37] is absorbed into DSP mul_reg_reg[38]0.
DSP Report: register shift_reg_reg[38] is absorbed into DSP mul_reg_reg[38]0.
DSP Report: operator mul_reg_reg[38]0 is absorbed into DSP mul_reg_reg[38]0.
DSP Report: Generating DSP mul_reg_reg[39]0, operation Mode is: A''*(B:0x1730).
DSP Report: register shift_reg_reg[38] is absorbed into DSP mul_reg_reg[39]0.
DSP Report: register shift_reg_reg[39] is absorbed into DSP mul_reg_reg[39]0.
DSP Report: operator mul_reg_reg[39]0 is absorbed into DSP mul_reg_reg[39]0.
DSP Report: Generating DSP mul_reg_reg[40]0, operation Mode is: A''*(B:0xfcc2).
DSP Report: register shift_reg_reg[39] is absorbed into DSP mul_reg_reg[40]0.
DSP Report: register shift_reg_reg[40] is absorbed into DSP mul_reg_reg[40]0.
DSP Report: operator mul_reg_reg[40]0 is absorbed into DSP mul_reg_reg[40]0.
DSP Report: Generating DSP mul_reg_reg[41]0, operation Mode is: A''*(B:0xf766).
DSP Report: register shift_reg_reg[40] is absorbed into DSP mul_reg_reg[41]0.
DSP Report: register shift_reg_reg[41] is absorbed into DSP mul_reg_reg[41]0.
DSP Report: operator mul_reg_reg[41]0 is absorbed into DSP mul_reg_reg[41]0.
DSP Report: Generating DSP mul_reg_reg[42]0, operation Mode is: A''*(B:0x410).
DSP Report: register shift_reg_reg[41] is absorbed into DSP mul_reg_reg[42]0.
DSP Report: register shift_reg_reg[42] is absorbed into DSP mul_reg_reg[42]0.
DSP Report: operator mul_reg_reg[42]0 is absorbed into DSP mul_reg_reg[42]0.
DSP Report: Generating DSP mul_reg_reg[43]0, operation Mode is: A''*(B:0x11).
DSP Report: register shift_reg_reg[42] is absorbed into DSP mul_reg_reg[43]0.
DSP Report: register shift_reg_reg[43] is absorbed into DSP mul_reg_reg[43]0.
DSP Report: operator mul_reg_reg[43]0 is absorbed into DSP mul_reg_reg[43]0.
DSP Report: Generating DSP mul_reg_reg[44]0, operation Mode is: A''*(B:0x31e).
DSP Report: register shift_reg_reg[43] is absorbed into DSP mul_reg_reg[44]0.
DSP Report: register shift_reg_reg[44] is absorbed into DSP mul_reg_reg[44]0.
DSP Report: operator mul_reg_reg[44]0 is absorbed into DSP mul_reg_reg[44]0.
DSP Report: Generating DSP mul_reg_reg[45]0, operation Mode is: A''*(B:0xfccd).
DSP Report: register shift_reg_reg[44] is absorbed into DSP mul_reg_reg[45]0.
DSP Report: register shift_reg_reg[45] is absorbed into DSP mul_reg_reg[45]0.
DSP Report: operator mul_reg_reg[45]0 is absorbed into DSP mul_reg_reg[45]0.
DSP Report: Generating DSP mul_reg_reg[46]0, operation Mode is: A''*(B:0xfbe0).
DSP Report: register shift_reg_reg[45] is absorbed into DSP mul_reg_reg[46]0.
DSP Report: register shift_reg_reg[46] is absorbed into DSP mul_reg_reg[46]0.
DSP Report: operator mul_reg_reg[46]0 is absorbed into DSP mul_reg_reg[46]0.
DSP Report: Generating DSP mul_reg_reg[47]0, operation Mode is: A''*(B:0x825).
DSP Report: register shift_reg_reg[46] is absorbed into DSP mul_reg_reg[47]0.
DSP Report: register shift_reg_reg[47] is absorbed into DSP mul_reg_reg[47]0.
DSP Report: operator mul_reg_reg[47]0 is absorbed into DSP mul_reg_reg[47]0.
DSP Report: Generating DSP mul_reg_reg[48]0, operation Mode is: A''*(B:0xfe5a).
DSP Report: register shift_reg_reg[47] is absorbed into DSP mul_reg_reg[48]0.
DSP Report: register shift_reg_reg[48] is absorbed into DSP mul_reg_reg[48]0.
DSP Report: operator mul_reg_reg[48]0 is absorbed into DSP mul_reg_reg[48]0.
DSP Report: Generating DSP mul_reg_reg[49]0, operation Mode is: A''*(B:0xf92d).
DSP Report: register shift_reg_reg[48] is absorbed into DSP mul_reg_reg[49]0.
DSP Report: register shift_reg_reg[49] is absorbed into DSP mul_reg_reg[49]0.
DSP Report: operator mul_reg_reg[49]0 is absorbed into DSP mul_reg_reg[49]0.
DSP Report: Generating DSP mul_reg_reg[50]0, operation Mode is: A''*(B:0x63b).
DSP Report: register shift_reg_reg[49] is absorbed into DSP mul_reg_reg[50]0.
DSP Report: register shift_reg_reg[50] is absorbed into DSP mul_reg_reg[50]0.
DSP Report: operator mul_reg_reg[50]0 is absorbed into DSP mul_reg_reg[50]0.
DSP Report: Generating DSP mul_reg_reg[51]0, operation Mode is: A''*(B:0x141).
DSP Report: register shift_reg_reg[50] is absorbed into DSP mul_reg_reg[51]0.
DSP Report: register shift_reg_reg[51] is absorbed into DSP mul_reg_reg[51]0.
DSP Report: operator mul_reg_reg[51]0 is absorbed into DSP mul_reg_reg[51]0.
DSP Report: Generating DSP mul_reg_reg[52]0, operation Mode is: A''*(B:0xfab4).
DSP Report: register shift_reg_reg[51] is absorbed into DSP mul_reg_reg[52]0.
DSP Report: register shift_reg_reg[52] is absorbed into DSP mul_reg_reg[52]0.
DSP Report: operator mul_reg_reg[52]0 is absorbed into DSP mul_reg_reg[52]0.
DSP Report: Generating DSP mul_reg_reg[53]0, operation Mode is: A''*(B:0x25f).
DSP Report: register shift_reg_reg[52] is absorbed into DSP mul_reg_reg[53]0.
DSP Report: register shift_reg_reg[53] is absorbed into DSP mul_reg_reg[53]0.
DSP Report: operator mul_reg_reg[53]0 is absorbed into DSP mul_reg_reg[53]0.
DSP Report: Generating DSP mul_reg_reg[54]0, operation Mode is: A''*(B:0x1d9).
DSP Report: register shift_reg_reg[53] is absorbed into DSP mul_reg_reg[54]0.
DSP Report: register shift_reg_reg[54] is absorbed into DSP mul_reg_reg[54]0.
DSP Report: operator mul_reg_reg[54]0 is absorbed into DSP mul_reg_reg[54]0.
DSP Report: Generating DSP mul_reg_reg[55]0, operation Mode is: A''*(B:0xfdb1).
DSP Report: register shift_reg_reg[54] is absorbed into DSP mul_reg_reg[55]0.
DSP Report: register shift_reg_reg[55] is absorbed into DSP mul_reg_reg[55]0.
DSP Report: operator mul_reg_reg[55]0 is absorbed into DSP mul_reg_reg[55]0.
DSP Report: Generating DSP mul_reg_reg[56]0, operation Mode is: A''*(B:0x63).
DSP Report: register shift_reg_reg[55] is absorbed into DSP mul_reg_reg[56]0.
DSP Report: register shift_reg_reg[56] is absorbed into DSP mul_reg_reg[56]0.
DSP Report: operator mul_reg_reg[56]0 is absorbed into DSP mul_reg_reg[56]0.
DSP Report: Generating DSP mul_reg_reg[57]0, operation Mode is: A''*(B:0xd6).
DSP Report: register shift_reg_reg[56] is absorbed into DSP mul_reg_reg[57]0.
DSP Report: register shift_reg_reg[57] is absorbed into DSP mul_reg_reg[57]0.
DSP Report: operator mul_reg_reg[57]0 is absorbed into DSP mul_reg_reg[57]0.
DSP Report: Generating DSP mul_reg_reg[58]0, operation Mode is: A''*(B:0xffb3).
DSP Report: register shift_reg_reg[57] is absorbed into DSP mul_reg_reg[58]0.
DSP Report: register shift_reg_reg[58] is absorbed into DSP mul_reg_reg[58]0.
DSP Report: operator mul_reg_reg[58]0 is absorbed into DSP mul_reg_reg[58]0.
DSP Report: Generating DSP mul_reg_reg[59]0, operation Mode is: A''*(B:0xffff).
DSP Report: register shift_reg_reg[58] is absorbed into DSP mul_reg_reg[59]0.
DSP Report: register shift_reg_reg[59] is absorbed into DSP mul_reg_reg[59]0.
DSP Report: operator mul_reg_reg[59]0 is absorbed into DSP mul_reg_reg[59]0.
WARNING: [Synth 8-3917] design Parallel_FIR_filter has port data_o_valid driven by constant 1
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[15][26]' (FDCE) to 'mul_reg_reg[15][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[15][27]' (FDCE) to 'mul_reg_reg[15][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[15][28]' (FDCE) to 'mul_reg_reg[15][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[15][29]' (FDCE) to 'mul_reg_reg[15][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[15][30]' (FDCE) to 'mul_reg_reg[15][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[15][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[12][28]' (FDCE) to 'mul_reg_reg[12][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[12][29]' (FDCE) to 'mul_reg_reg[12][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[12][30]' (FDCE) to 'mul_reg_reg[12][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[12][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][25]' (FDCE) to 'mul_reg_reg[8][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][26]' (FDCE) to 'mul_reg_reg[8][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[9][27]' (FDCE) to 'mul_reg_reg[9][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][27]' (FDCE) to 'mul_reg_reg[8][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[9][28]' (FDCE) to 'mul_reg_reg[9][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][28]' (FDCE) to 'mul_reg_reg[8][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[9][29]' (FDCE) to 'mul_reg_reg[9][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][29]' (FDCE) to 'mul_reg_reg[8][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[9][30]' (FDCE) to 'mul_reg_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[8][30]' (FDCE) to 'mul_reg_reg[8][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[8][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][25]' (FDCE) to 'mul_reg_reg[5][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[6][26]' (FDCE) to 'mul_reg_reg[6][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][26]' (FDCE) to 'mul_reg_reg[5][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[6][27]' (FDCE) to 'mul_reg_reg[6][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][27]' (FDCE) to 'mul_reg_reg[5][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[6][28]' (FDCE) to 'mul_reg_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][28]' (FDCE) to 'mul_reg_reg[5][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[6][29]' (FDCE) to 'mul_reg_reg[6][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][29]' (FDCE) to 'mul_reg_reg[5][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[6][30]' (FDCE) to 'mul_reg_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[5][30]' (FDCE) to 'mul_reg_reg[5][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[5][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][23]' (FDCE) to 'mul_reg_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][24]' (FDCE) to 'mul_reg_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][24]' (FDCE) to 'mul_reg_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][25]' (FDCE) to 'mul_reg_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][25]' (FDCE) to 'mul_reg_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][26]' (FDCE) to 'mul_reg_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][26]' (FDCE) to 'mul_reg_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][27]' (FDCE) to 'mul_reg_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][27]' (FDCE) to 'mul_reg_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][28]' (FDCE) to 'mul_reg_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][28]' (FDCE) to 'mul_reg_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][29]' (FDCE) to 'mul_reg_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][29]' (FDCE) to 'mul_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[3][30]' (FDCE) to 'mul_reg_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[2][30]' (FDCE) to 'mul_reg_reg[2][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[2][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][23]' (FDCE) to 'mul_reg_reg[56][24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][24]' (FDCE) to 'mul_reg_reg[57][25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][24]' (FDCE) to 'mul_reg_reg[56][25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][25]' (FDCE) to 'mul_reg_reg[57][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][25]' (FDCE) to 'mul_reg_reg[56][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][26]' (FDCE) to 'mul_reg_reg[57][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][26]' (FDCE) to 'mul_reg_reg[56][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][27]' (FDCE) to 'mul_reg_reg[57][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][27]' (FDCE) to 'mul_reg_reg[56][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][28]' (FDCE) to 'mul_reg_reg[57][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][28]' (FDCE) to 'mul_reg_reg[56][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][29]' (FDCE) to 'mul_reg_reg[57][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][29]' (FDCE) to 'mul_reg_reg[56][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[57][30]' (FDCE) to 'mul_reg_reg[57][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[56][30]' (FDCE) to 'mul_reg_reg[56][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[57][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[56][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][25]' (FDCE) to 'mul_reg_reg[54][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][26]' (FDCE) to 'mul_reg_reg[54][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[53][26]' (FDCE) to 'mul_reg_reg[53][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][27]' (FDCE) to 'mul_reg_reg[54][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[53][27]' (FDCE) to 'mul_reg_reg[53][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][28]' (FDCE) to 'mul_reg_reg[54][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[53][28]' (FDCE) to 'mul_reg_reg[53][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][29]' (FDCE) to 'mul_reg_reg[54][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[53][29]' (FDCE) to 'mul_reg_reg[53][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[54][30]' (FDCE) to 'mul_reg_reg[54][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[53][30]' (FDCE) to 'mul_reg_reg[53][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[54][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[53][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][25]' (FDCE) to 'mul_reg_reg[51][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][26]' (FDCE) to 'mul_reg_reg[51][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][27]' (FDCE) to 'mul_reg_reg[51][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[50][27]' (FDCE) to 'mul_reg_reg[50][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][28]' (FDCE) to 'mul_reg_reg[51][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[50][28]' (FDCE) to 'mul_reg_reg[50][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][29]' (FDCE) to 'mul_reg_reg[51][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[50][29]' (FDCE) to 'mul_reg_reg[50][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[51][30]' (FDCE) to 'mul_reg_reg[51][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[50][30]' (FDCE) to 'mul_reg_reg[50][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[51][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[50][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[47][28]' (FDCE) to 'mul_reg_reg[47][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[47][29]' (FDCE) to 'mul_reg_reg[47][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[47][30]' (FDCE) to 'mul_reg_reg[47][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[47][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][21]' (FDCE) to 'mul_reg_reg[43][22]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][22]' (FDCE) to 'mul_reg_reg[43][23]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][23]' (FDCE) to 'mul_reg_reg[43][24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][24]' (FDCE) to 'mul_reg_reg[43][25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][25]' (FDCE) to 'mul_reg_reg[43][26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][26]' (FDCE) to 'mul_reg_reg[43][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[44][26]' (FDCE) to 'mul_reg_reg[44][27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][27]' (FDCE) to 'mul_reg_reg[43][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[44][27]' (FDCE) to 'mul_reg_reg[44][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][28]' (FDCE) to 'mul_reg_reg[43][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[44][28]' (FDCE) to 'mul_reg_reg[44][29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][29]' (FDCE) to 'mul_reg_reg[43][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[44][29]' (FDCE) to 'mul_reg_reg[44][30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[43][30]' (FDCE) to 'mul_reg_reg[43][31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[44][30]' (FDCE) to 'mul_reg_reg[44][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[44][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[43][31] )
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[42][27]' (FDCE) to 'mul_reg_reg[42][28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_reg[42][28]' (FDCE) to 'mul_reg_reg[42][29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[42][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[39][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[36][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[33][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[30][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[29][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[27][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[26][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_reg[16][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2645.566 ; gain = 1099.723 ; free physical = 20078 ; free virtual = 96824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Parallel_FIR_filter | A2*(B:0xffff)  | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xffb3) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xd6)   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x63)   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfdb1) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x1d9)  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x25f)  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfab4) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x141)  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x63b)  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf92d) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfe5a) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x825)  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfbe0) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfccd) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x31e)  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x11)   | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x410)  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf766) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfcc2) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x1730) | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xeeb3) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xea68) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x2dac) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf57a) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xcd9b) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x3731) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xdd7)  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xb74e) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x2a15) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x2a15) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xb74e) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xdd7)  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x3731) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xcd9b) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf57a) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x2dac) | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xea68) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xeeb3) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x1730) | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfcc2) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf766) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x410)  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x11)   | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x31e)  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfccd) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfbe0) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x825)  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfe5a) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xf92d) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x63b)  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x141)  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfab4) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x25f)  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x1d9)  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xfdb1) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0x63)   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xd6)   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xffb3) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | A''*(B:0xffff) | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 20085 ; free virtual = 96830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:96]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19910 ; free virtual = 96642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19853 ; free virtual = 96592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19853 ; free virtual = 96592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19851 ; free virtual = 96591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19851 ; free virtual = 96592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19846 ; free virtual = 96591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19847 ; free virtual = 96590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   116|
|3     |DSP48E2 |    60|
|4     |LUT2    |    41|
|5     |LUT3    |  1222|
|6     |LUT4    |   521|
|7     |LUT5    |   611|
|8     |LUT6    |  1200|
|9     |FDCE    |    60|
|10    |FDRE    |   992|
|11    |IBUF    |    19|
|12    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4876|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19847 ; free virtual = 96591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.570 ; gain = 1099.727 ; free physical = 19866 ; free virtual = 96611
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2645.574 ; gain = 1099.727 ; free physical = 19879 ; free virtual = 96623
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Parallel_FIR_filter' is not ideal for floorplanning, since the cellview 'Parallel_FIR_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.535 ; gain = 0.000 ; free physical = 19986 ; free virtual = 96753
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 60 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
305 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2729.535 ; gain = 1233.504 ; free physical = 20084 ; free virtual = 96852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.535 ; gain = 0.000 ; free physical = 20083 ; free virtual = 96851
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.runs/synth_2/Parallel_FIR_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Parallel_FIR_filter_utilization_synth.rpt -pb Parallel_FIR_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 14:42:38 2024...
