ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB169:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "lwip.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** extern struct netif gnetif;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****  * @brief  The application entry point.
  64:Core/Src/main.c ****  * @retval int
  65:Core/Src/main.c ****  */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c ****   volatile u32_t counter = 0;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 3


  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   MX_LWIP_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   tcp_server_init();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     counter++;
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     Ethernetif_Input(&gnetif);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****     sys_check_timeouts();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   /* USER CODE END 3 */
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****  * @brief System Clock Configuration
 116:Core/Src/main.c ****  * @retval None
 117:Core/Src/main.c ****  */
 118:Core/Src/main.c **** void SystemClock_Config(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 124:Core/Src/main.c ****    */
 125:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 126:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 130:Core/Src/main.c ****    */
 131:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 432;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Activate the Over-Drive mode
 146:Core/Src/main.c ****    */
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 4


 147:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:Core/Src/main.c ****    */
 154:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 155:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****  * @brief GPIO Initialization Function
 168:Core/Src/main.c ****  * @param None
 169:Core/Src/main.c ****  * @retval None
 170:Core/Src/main.c ****  */
 171:Core/Src/main.c **** static void MX_GPIO_Init(void)
 172:Core/Src/main.c **** {
  27              		.loc 1 172 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8CB0     		sub	sp, sp, #48
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 72
 173:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 173 3 view .LVU1
  44              		.loc 1 173 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 174:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 175:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 178:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 178 3 is_stmt 1 view .LVU3
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 5


  52              	.LBB4:
  53              		.loc 1 178 3 view .LVU4
  54              		.loc 1 178 3 view .LVU5
  55 0012 4B4B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F00402 		orr	r2, r2, #4
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 178 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F00402 		and	r2, r2, #4
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 178 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 178 3 view .LVU8
 179:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 179 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 179 3 view .LVU10
  70              		.loc 1 179 3 view .LVU11
  71 0026 1A6B     		ldr	r2, [r3, #48]
  72 0028 42F08002 		orr	r2, r2, #128
  73 002c 1A63     		str	r2, [r3, #48]
  74              		.loc 1 179 3 view .LVU12
  75 002e 1A6B     		ldr	r2, [r3, #48]
  76 0030 02F08002 		and	r2, r2, #128
  77 0034 0292     		str	r2, [sp, #8]
  78              		.loc 1 179 3 view .LVU13
  79 0036 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 179 3 view .LVU14
 180:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 180 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 180 3 view .LVU16
  85              		.loc 1 180 3 view .LVU17
  86 0038 1A6B     		ldr	r2, [r3, #48]
  87 003a 42F00102 		orr	r2, r2, #1
  88 003e 1A63     		str	r2, [r3, #48]
  89              		.loc 1 180 3 view .LVU18
  90 0040 1A6B     		ldr	r2, [r3, #48]
  91 0042 02F00102 		and	r2, r2, #1
  92 0046 0392     		str	r2, [sp, #12]
  93              		.loc 1 180 3 view .LVU19
  94 0048 039A     		ldr	r2, [sp, #12]
  95              	.LBE6:
  96              		.loc 1 180 3 view .LVU20
 181:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 181 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 181 3 view .LVU22
 100              		.loc 1 181 3 view .LVU23
 101 004a 1A6B     		ldr	r2, [r3, #48]
 102 004c 42F00202 		orr	r2, r2, #2
 103 0050 1A63     		str	r2, [r3, #48]
 104              		.loc 1 181 3 view .LVU24
 105 0052 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 6


 106 0054 02F00202 		and	r2, r2, #2
 107 0058 0492     		str	r2, [sp, #16]
 108              		.loc 1 181 3 view .LVU25
 109 005a 049A     		ldr	r2, [sp, #16]
 110              	.LBE7:
 111              		.loc 1 181 3 view .LVU26
 182:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 182 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 182 3 view .LVU28
 115              		.loc 1 182 3 view .LVU29
 116 005c 1A6B     		ldr	r2, [r3, #48]
 117 005e 42F00802 		orr	r2, r2, #8
 118 0062 1A63     		str	r2, [r3, #48]
 119              		.loc 1 182 3 view .LVU30
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 02F00802 		and	r2, r2, #8
 122 006a 0592     		str	r2, [sp, #20]
 123              		.loc 1 182 3 view .LVU31
 124 006c 059A     		ldr	r2, [sp, #20]
 125              	.LBE8:
 126              		.loc 1 182 3 view .LVU32
 183:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 127              		.loc 1 183 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 183 3 view .LVU34
 130              		.loc 1 183 3 view .LVU35
 131 006e 1A6B     		ldr	r2, [r3, #48]
 132 0070 42F04002 		orr	r2, r2, #64
 133 0074 1A63     		str	r2, [r3, #48]
 134              		.loc 1 183 3 view .LVU36
 135 0076 1B6B     		ldr	r3, [r3, #48]
 136 0078 03F04003 		and	r3, r3, #64
 137 007c 0693     		str	r3, [sp, #24]
 138              		.loc 1 183 3 view .LVU37
 139 007e 069B     		ldr	r3, [sp, #24]
 140              	.LBE9:
 141              		.loc 1 183 3 view .LVU38
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 186:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 142              		.loc 1 186 3 view .LVU39
 143 0080 304E     		ldr	r6, .L3+4
 144 0082 2246     		mov	r2, r4
 145 0084 44F28101 		movw	r1, #16513
 146 0088 3046     		mov	r0, r6
 147 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL0:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 189:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 149              		.loc 1 189 3 view .LVU40
 150 008e 2E4D     		ldr	r5, .L3+8
 151 0090 2246     		mov	r2, r4
 152 0092 4021     		movs	r1, #64
 153 0094 2846     		mov	r0, r5
 154 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 7


 155              	.LVL1:
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 192:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 156              		.loc 1 192 3 view .LVU41
 157              		.loc 1 192 23 is_stmt 0 view .LVU42
 158 009a 4FF40053 		mov	r3, #8192
 159 009e 0793     		str	r3, [sp, #28]
 193:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 160              		.loc 1 193 3 is_stmt 1 view .LVU43
 161              		.loc 1 193 24 is_stmt 0 view .LVU44
 162 00a0 4FF48813 		mov	r3, #1114112
 163 00a4 0893     		str	r3, [sp, #32]
 194:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 194 3 is_stmt 1 view .LVU45
 165              		.loc 1 194 24 is_stmt 0 view .LVU46
 166 00a6 0994     		str	r4, [sp, #36]
 195:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 167              		.loc 1 195 3 is_stmt 1 view .LVU47
 168 00a8 07A9     		add	r1, sp, #28
 169 00aa 2848     		ldr	r0, .L3+12
 170 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL2:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 198:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 172              		.loc 1 198 3 view .LVU48
 173              		.loc 1 198 23 is_stmt 0 view .LVU49
 174 00b0 44F28103 		movw	r3, #16513
 175 00b4 0793     		str	r3, [sp, #28]
 199:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 176              		.loc 1 199 3 is_stmt 1 view .LVU50
 177              		.loc 1 199 24 is_stmt 0 view .LVU51
 178 00b6 4FF00108 		mov	r8, #1
 179 00ba CDF82080 		str	r8, [sp, #32]
 200:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 200 3 is_stmt 1 view .LVU52
 181              		.loc 1 200 24 is_stmt 0 view .LVU53
 182 00be 0994     		str	r4, [sp, #36]
 201:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 183              		.loc 1 201 3 is_stmt 1 view .LVU54
 184              		.loc 1 201 25 is_stmt 0 view .LVU55
 185 00c0 0A94     		str	r4, [sp, #40]
 202:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 186              		.loc 1 202 3 is_stmt 1 view .LVU56
 187 00c2 07A9     		add	r1, sp, #28
 188 00c4 3046     		mov	r0, r6
 189 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL3:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
 205:Core/Src/main.c ****   GPIO_InitStruct.Pin = STLK_RX_Pin | STLK_TX_Pin;
 191              		.loc 1 205 3 view .LVU57
 192              		.loc 1 205 23 is_stmt 0 view .LVU58
 193 00ca 4FF44073 		mov	r3, #768
 194 00ce 0793     		str	r3, [sp, #28]
 206:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 8


 195              		.loc 1 206 3 is_stmt 1 view .LVU59
 196              		.loc 1 206 24 is_stmt 0 view .LVU60
 197 00d0 0227     		movs	r7, #2
 198 00d2 0897     		str	r7, [sp, #32]
 207:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 207 3 is_stmt 1 view .LVU61
 200              		.loc 1 207 24 is_stmt 0 view .LVU62
 201 00d4 0994     		str	r4, [sp, #36]
 208:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 202              		.loc 1 208 3 is_stmt 1 view .LVU63
 203              		.loc 1 208 25 is_stmt 0 view .LVU64
 204 00d6 0326     		movs	r6, #3
 205 00d8 0A96     		str	r6, [sp, #40]
 209:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 206              		.loc 1 209 3 is_stmt 1 view .LVU65
 207              		.loc 1 209 29 is_stmt 0 view .LVU66
 208 00da 0723     		movs	r3, #7
 209 00dc 0B93     		str	r3, [sp, #44]
 210:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 210              		.loc 1 210 3 is_stmt 1 view .LVU67
 211 00de 07A9     		add	r1, sp, #28
 212 00e0 1B48     		ldr	r0, .L3+16
 213 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL4:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 213:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 215              		.loc 1 213 3 view .LVU68
 216              		.loc 1 213 23 is_stmt 0 view .LVU69
 217 00e6 4023     		movs	r3, #64
 218 00e8 0793     		str	r3, [sp, #28]
 214:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 219              		.loc 1 214 3 is_stmt 1 view .LVU70
 220              		.loc 1 214 24 is_stmt 0 view .LVU71
 221 00ea CDF82080 		str	r8, [sp, #32]
 215:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 215 3 is_stmt 1 view .LVU72
 223              		.loc 1 215 24 is_stmt 0 view .LVU73
 224 00ee 0994     		str	r4, [sp, #36]
 216:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225              		.loc 1 216 3 is_stmt 1 view .LVU74
 226              		.loc 1 216 25 is_stmt 0 view .LVU75
 227 00f0 0A94     		str	r4, [sp, #40]
 217:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 228              		.loc 1 217 3 is_stmt 1 view .LVU76
 229 00f2 07A9     		add	r1, sp, #28
 230 00f4 2846     		mov	r0, r5
 231 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 220:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 233              		.loc 1 220 3 view .LVU77
 234              		.loc 1 220 23 is_stmt 0 view .LVU78
 235 00fa 8023     		movs	r3, #128
 236 00fc 0793     		str	r3, [sp, #28]
 221:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 9


 237              		.loc 1 221 3 is_stmt 1 view .LVU79
 238              		.loc 1 221 24 is_stmt 0 view .LVU80
 239 00fe 0894     		str	r4, [sp, #32]
 222:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 222 3 is_stmt 1 view .LVU81
 241              		.loc 1 222 24 is_stmt 0 view .LVU82
 242 0100 0994     		str	r4, [sp, #36]
 223:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 243              		.loc 1 223 3 is_stmt 1 view .LVU83
 244 0102 07A9     		add	r1, sp, #28
 245 0104 2846     		mov	r0, r5
 246 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL6:
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
 226:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_SOF_Pin | USB_ID_Pin | USB_DM_Pin | USB_DP_Pin;
 248              		.loc 1 226 3 view .LVU84
 249              		.loc 1 226 23 is_stmt 0 view .LVU85
 250 010a 4FF4E853 		mov	r3, #7424
 251 010e 0793     		str	r3, [sp, #28]
 227:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 227 3 is_stmt 1 view .LVU86
 253              		.loc 1 227 24 is_stmt 0 view .LVU87
 254 0110 0897     		str	r7, [sp, #32]
 228:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 255              		.loc 1 228 3 is_stmt 1 view .LVU88
 256              		.loc 1 228 24 is_stmt 0 view .LVU89
 257 0112 0994     		str	r4, [sp, #36]
 229:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 258              		.loc 1 229 3 is_stmt 1 view .LVU90
 259              		.loc 1 229 25 is_stmt 0 view .LVU91
 260 0114 0A96     		str	r6, [sp, #40]
 230:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 261              		.loc 1 230 3 is_stmt 1 view .LVU92
 262              		.loc 1 230 29 is_stmt 0 view .LVU93
 263 0116 0A23     		movs	r3, #10
 264 0118 0B93     		str	r3, [sp, #44]
 231:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 231 3 is_stmt 1 view .LVU94
 266 011a A5F5C055 		sub	r5, r5, #6144
 267 011e 07A9     		add	r1, sp, #28
 268 0120 2846     		mov	r0, r5
 269 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL7:
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /*Configure GPIO pin : USB_VBUS_Pin */
 234:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_VBUS_Pin;
 271              		.loc 1 234 3 view .LVU95
 272              		.loc 1 234 23 is_stmt 0 view .LVU96
 273 0126 4FF40073 		mov	r3, #512
 274 012a 0793     		str	r3, [sp, #28]
 235:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 275              		.loc 1 235 3 is_stmt 1 view .LVU97
 276              		.loc 1 235 24 is_stmt 0 view .LVU98
 277 012c 0894     		str	r4, [sp, #32]
 236:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 236 3 is_stmt 1 view .LVU99
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 10


 279              		.loc 1 236 24 is_stmt 0 view .LVU100
 280 012e 0994     		str	r4, [sp, #36]
 237:Core/Src/main.c ****   HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 281              		.loc 1 237 3 is_stmt 1 view .LVU101
 282 0130 07A9     		add	r1, sp, #28
 283 0132 2846     		mov	r0, r5
 284 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 285              	.LVL8:
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 240:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 241:Core/Src/main.c **** }
 286              		.loc 1 241 1 is_stmt 0 view .LVU102
 287 0138 0CB0     		add	sp, sp, #48
 288              	.LCFI2:
 289              		.cfi_def_cfa_offset 24
 290              		@ sp needed
 291 013a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 292              	.L4:
 293 013e 00BF     		.align	2
 294              	.L3:
 295 0140 00380240 		.word	1073887232
 296 0144 00040240 		.word	1073873920
 297 0148 00180240 		.word	1073879040
 298 014c 00080240 		.word	1073874944
 299 0150 000C0240 		.word	1073875968
 300              		.cfi_endproc
 301              	.LFE169:
 303              		.section	.text.Error_Handler,"ax",%progbits
 304              		.align	1
 305              		.global	Error_Handler
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu fpv5-d16
 311              	Error_Handler:
 312              	.LFB170:
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /* USER CODE END 4 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 249:Core/Src/main.c ****  * @retval None
 250:Core/Src/main.c ****  */
 251:Core/Src/main.c **** void Error_Handler(void)
 252:Core/Src/main.c **** {
 313              		.loc 1 252 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ Volatile: function does not return.
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 253:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 254:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 255:Core/Src/main.c ****   __disable_irq();
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 11


 319              		.loc 1 255 3 view .LVU104
 320              	.LBB10:
 321              	.LBI10:
 322              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 12


  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 13


 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 323              		.loc 2 140 27 view .LVU105
 324              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 325              		.loc 2 142 3 view .LVU106
 326              		.syntax unified
 327              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 328 0000 72B6     		cpsid i
 329              	@ 0 "" 2
 330              		.thumb
 331              		.syntax unified
 332              	.L6:
 333              	.LBE11:
 334              	.LBE10:
 256:Core/Src/main.c ****   while (1)
 335              		.loc 1 256 3 discriminator 1 view .LVU107
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****   }
 336              		.loc 1 258 3 discriminator 1 view .LVU108
 256:Core/Src/main.c ****   while (1)
 337              		.loc 1 256 9 discriminator 1 view .LVU109
 338 0002 FEE7     		b	.L6
 339              		.cfi_endproc
 340              	.LFE170:
 342              		.section	.text.SystemClock_Config,"ax",%progbits
 343              		.align	1
 344              		.global	SystemClock_Config
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 14


 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv5-d16
 350              	SystemClock_Config:
 351              	.LFB168:
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 352              		.loc 1 119 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 80
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356 0000 00B5     		push	{lr}
 357              	.LCFI3:
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 95B0     		sub	sp, sp, #84
 361              	.LCFI4:
 362              		.cfi_def_cfa_offset 88
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 363              		.loc 1 120 3 view .LVU111
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 364              		.loc 1 120 22 is_stmt 0 view .LVU112
 365 0004 3422     		movs	r2, #52
 366 0006 0021     		movs	r1, #0
 367 0008 07A8     		add	r0, sp, #28
 368 000a FFF7FEFF 		bl	memset
 369              	.LVL9:
 121:Core/Src/main.c **** 
 370              		.loc 1 121 3 is_stmt 1 view .LVU113
 121:Core/Src/main.c **** 
 371              		.loc 1 121 22 is_stmt 0 view .LVU114
 372 000e 0023     		movs	r3, #0
 373 0010 0293     		str	r3, [sp, #8]
 374 0012 0393     		str	r3, [sp, #12]
 375 0014 0493     		str	r3, [sp, #16]
 376 0016 0593     		str	r3, [sp, #20]
 377 0018 0693     		str	r3, [sp, #24]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 378              		.loc 1 125 3 is_stmt 1 view .LVU115
 379              	.LBB12:
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 380              		.loc 1 125 3 view .LVU116
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 381              		.loc 1 125 3 view .LVU117
 382 001a 234B     		ldr	r3, .L15
 383 001c 1A6C     		ldr	r2, [r3, #64]
 384 001e 42F08052 		orr	r2, r2, #268435456
 385 0022 1A64     		str	r2, [r3, #64]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 386              		.loc 1 125 3 view .LVU118
 387 0024 1B6C     		ldr	r3, [r3, #64]
 388 0026 03F08053 		and	r3, r3, #268435456
 389 002a 0093     		str	r3, [sp]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 390              		.loc 1 125 3 view .LVU119
 391 002c 009B     		ldr	r3, [sp]
 392              	.LBE12:
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 15


 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 393              		.loc 1 125 3 view .LVU120
 126:Core/Src/main.c **** 
 394              		.loc 1 126 3 view .LVU121
 395              	.LBB13:
 126:Core/Src/main.c **** 
 396              		.loc 1 126 3 view .LVU122
 126:Core/Src/main.c **** 
 397              		.loc 1 126 3 view .LVU123
 398 002e 1F4B     		ldr	r3, .L15+4
 399 0030 1A68     		ldr	r2, [r3]
 400 0032 42F44042 		orr	r2, r2, #49152
 401 0036 1A60     		str	r2, [r3]
 126:Core/Src/main.c **** 
 402              		.loc 1 126 3 view .LVU124
 403 0038 1B68     		ldr	r3, [r3]
 404 003a 03F44043 		and	r3, r3, #49152
 405 003e 0193     		str	r3, [sp, #4]
 126:Core/Src/main.c **** 
 406              		.loc 1 126 3 view .LVU125
 407 0040 019B     		ldr	r3, [sp, #4]
 408              	.LBE13:
 126:Core/Src/main.c **** 
 409              		.loc 1 126 3 view .LVU126
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 410              		.loc 1 131 3 view .LVU127
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 411              		.loc 1 131 36 is_stmt 0 view .LVU128
 412 0042 0123     		movs	r3, #1
 413 0044 0793     		str	r3, [sp, #28]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 414              		.loc 1 132 3 is_stmt 1 view .LVU129
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 415              		.loc 1 132 30 is_stmt 0 view .LVU130
 416 0046 4FF4A023 		mov	r3, #327680
 417 004a 0893     		str	r3, [sp, #32]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 418              		.loc 1 133 3 is_stmt 1 view .LVU131
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 419              		.loc 1 133 34 is_stmt 0 view .LVU132
 420 004c 0223     		movs	r3, #2
 421 004e 0D93     		str	r3, [sp, #52]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 422              		.loc 1 134 3 is_stmt 1 view .LVU133
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 423              		.loc 1 134 35 is_stmt 0 view .LVU134
 424 0050 4FF48002 		mov	r2, #4194304
 425 0054 0E92     		str	r2, [sp, #56]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 432;
 426              		.loc 1 135 3 is_stmt 1 view .LVU135
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 432;
 427              		.loc 1 135 30 is_stmt 0 view .LVU136
 428 0056 0822     		movs	r2, #8
 429 0058 0F92     		str	r2, [sp, #60]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 430              		.loc 1 136 3 is_stmt 1 view .LVU137
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 16


 431              		.loc 1 136 30 is_stmt 0 view .LVU138
 432 005a 4FF4D872 		mov	r2, #432
 433 005e 1092     		str	r2, [sp, #64]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 434              		.loc 1 137 3 is_stmt 1 view .LVU139
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 435              		.loc 1 137 30 is_stmt 0 view .LVU140
 436 0060 1193     		str	r3, [sp, #68]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 437              		.loc 1 138 3 is_stmt 1 view .LVU141
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 438              		.loc 1 138 30 is_stmt 0 view .LVU142
 439 0062 1293     		str	r3, [sp, #72]
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 440              		.loc 1 139 3 is_stmt 1 view .LVU143
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 441              		.loc 1 139 30 is_stmt 0 view .LVU144
 442 0064 1393     		str	r3, [sp, #76]
 140:Core/Src/main.c ****   {
 443              		.loc 1 140 3 is_stmt 1 view .LVU145
 140:Core/Src/main.c ****   {
 444              		.loc 1 140 7 is_stmt 0 view .LVU146
 445 0066 07A8     		add	r0, sp, #28
 446 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 447              	.LVL10:
 140:Core/Src/main.c ****   {
 448              		.loc 1 140 6 view .LVU147
 449 006c B0B9     		cbnz	r0, .L12
 147:Core/Src/main.c ****   {
 450              		.loc 1 147 3 is_stmt 1 view .LVU148
 147:Core/Src/main.c ****   {
 451              		.loc 1 147 7 is_stmt 0 view .LVU149
 452 006e FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 453              	.LVL11:
 147:Core/Src/main.c ****   {
 454              		.loc 1 147 6 view .LVU150
 455 0072 A8B9     		cbnz	r0, .L13
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 456              		.loc 1 154 3 is_stmt 1 view .LVU151
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 457              		.loc 1 154 31 is_stmt 0 view .LVU152
 458 0074 0F23     		movs	r3, #15
 459 0076 0293     		str	r3, [sp, #8]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 460              		.loc 1 155 3 is_stmt 1 view .LVU153
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 461              		.loc 1 155 34 is_stmt 0 view .LVU154
 462 0078 0223     		movs	r3, #2
 463 007a 0393     		str	r3, [sp, #12]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 464              		.loc 1 156 3 is_stmt 1 view .LVU155
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 465              		.loc 1 156 35 is_stmt 0 view .LVU156
 466 007c 0023     		movs	r3, #0
 467 007e 0493     		str	r3, [sp, #16]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 468              		.loc 1 157 3 is_stmt 1 view .LVU157
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 17


 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 469              		.loc 1 157 36 is_stmt 0 view .LVU158
 470 0080 4FF4A053 		mov	r3, #5120
 471 0084 0593     		str	r3, [sp, #20]
 158:Core/Src/main.c **** 
 472              		.loc 1 158 3 is_stmt 1 view .LVU159
 158:Core/Src/main.c **** 
 473              		.loc 1 158 36 is_stmt 0 view .LVU160
 474 0086 4FF48053 		mov	r3, #4096
 475 008a 0693     		str	r3, [sp, #24]
 160:Core/Src/main.c ****   {
 476              		.loc 1 160 3 is_stmt 1 view .LVU161
 160:Core/Src/main.c ****   {
 477              		.loc 1 160 7 is_stmt 0 view .LVU162
 478 008c 0721     		movs	r1, #7
 479 008e 02A8     		add	r0, sp, #8
 480 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 481              	.LVL12:
 160:Core/Src/main.c ****   {
 482              		.loc 1 160 6 view .LVU163
 483 0094 30B9     		cbnz	r0, .L14
 164:Core/Src/main.c **** 
 484              		.loc 1 164 1 view .LVU164
 485 0096 15B0     		add	sp, sp, #84
 486              	.LCFI5:
 487              		.cfi_remember_state
 488              		.cfi_def_cfa_offset 4
 489              		@ sp needed
 490 0098 5DF804FB 		ldr	pc, [sp], #4
 491              	.L12:
 492              	.LCFI6:
 493              		.cfi_restore_state
 142:Core/Src/main.c ****   }
 494              		.loc 1 142 5 is_stmt 1 view .LVU165
 495 009c FFF7FEFF 		bl	Error_Handler
 496              	.LVL13:
 497              	.L13:
 149:Core/Src/main.c ****   }
 498              		.loc 1 149 5 view .LVU166
 499 00a0 FFF7FEFF 		bl	Error_Handler
 500              	.LVL14:
 501              	.L14:
 162:Core/Src/main.c ****   }
 502              		.loc 1 162 5 view .LVU167
 503 00a4 FFF7FEFF 		bl	Error_Handler
 504              	.LVL15:
 505              	.L16:
 506              		.align	2
 507              	.L15:
 508 00a8 00380240 		.word	1073887232
 509 00ac 00700040 		.word	1073770496
 510              		.cfi_endproc
 511              	.LFE168:
 513              		.section	.text.main,"ax",%progbits
 514              		.align	1
 515              		.global	main
 516              		.syntax unified
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 18


 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv5-d16
 521              	main:
 522              	.LFB167:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 523              		.loc 1 67 1 view -0
 524              		.cfi_startproc
 525              		@ Volatile: function does not return.
 526              		@ args = 0, pretend = 0, frame = 8
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 00B5     		push	{lr}
 529              	.LCFI7:
 530              		.cfi_def_cfa_offset 4
 531              		.cfi_offset 14, -4
 532 0002 83B0     		sub	sp, sp, #12
 533              	.LCFI8:
 534              		.cfi_def_cfa_offset 16
  69:Core/Src/main.c **** 
 535              		.loc 1 69 3 view .LVU169
  69:Core/Src/main.c **** 
 536              		.loc 1 69 18 is_stmt 0 view .LVU170
 537 0004 0023     		movs	r3, #0
 538 0006 0193     		str	r3, [sp, #4]
  76:Core/Src/main.c **** 
 539              		.loc 1 76 3 is_stmt 1 view .LVU171
 540 0008 FFF7FEFF 		bl	HAL_Init
 541              	.LVL16:
  83:Core/Src/main.c **** 
 542              		.loc 1 83 3 view .LVU172
 543 000c FFF7FEFF 		bl	SystemClock_Config
 544              	.LVL17:
  90:Core/Src/main.c ****   MX_LWIP_Init();
 545              		.loc 1 90 3 view .LVU173
 546 0010 FFF7FEFF 		bl	MX_GPIO_Init
 547              	.LVL18:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 548              		.loc 1 91 3 view .LVU174
 549 0014 FFF7FEFF 		bl	MX_LWIP_Init
 550              	.LVL19:
  93:Core/Src/main.c **** 
 551              		.loc 1 93 3 view .LVU175
 552 0018 FFF7FEFF 		bl	tcp_server_init
 553              	.LVL20:
 554              	.L18:
  99:Core/Src/main.c ****   {
 555              		.loc 1 99 3 discriminator 1 view .LVU176
 101:Core/Src/main.c **** 
 556              		.loc 1 101 5 discriminator 1 view .LVU177
 101:Core/Src/main.c **** 
 557              		.loc 1 101 12 is_stmt 0 discriminator 1 view .LVU178
 558 001c 019B     		ldr	r3, [sp, #4]
 559 001e 0133     		adds	r3, r3, #1
 560 0020 0193     		str	r3, [sp, #4]
 103:Core/Src/main.c **** 
 561              		.loc 1 103 5 is_stmt 1 discriminator 1 view .LVU179
 562 0022 0348     		ldr	r0, .L20
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 19


 563 0024 FFF7FEFF 		bl	Ethernetif_Input
 564              	.LVL21:
 105:Core/Src/main.c **** 
 565              		.loc 1 105 5 discriminator 1 view .LVU180
 566 0028 FFF7FEFF 		bl	sys_check_timeouts
 567              	.LVL22:
  99:Core/Src/main.c ****   {
 568              		.loc 1 99 9 discriminator 1 view .LVU181
 569 002c F6E7     		b	.L18
 570              	.L21:
 571 002e 00BF     		.align	2
 572              	.L20:
 573 0030 00000000 		.word	gnetif
 574              		.cfi_endproc
 575              	.LFE167:
 577              		.text
 578              	.Letext0:
 579              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 580              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 581              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 582              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 583              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 584              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 585              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 586              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 587              		.file 11 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 588              		.file 12 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 589              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 590              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 591              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 592              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 593              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 594              		.file 18 "LWIP/App/lwip.h"
 595              		.file 19 "LWIP/Target/ethernetif.h"
 596              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 597              		.file 21 "<built-in>"
ARM GAS  /var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:17     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:295    .text.MX_GPIO_Init:0000000000000140 $d
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:304    .text.Error_Handler:0000000000000000 $t
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:311    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:343    .text.SystemClock_Config:0000000000000000 $t
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:350    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:508    .text.SystemClock_Config:00000000000000a8 $d
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:514    .text.main:0000000000000000 $t
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:521    .text.main:0000000000000000 main
/var/folders/bg/n1lwdyp56391g865_v8nrmhm0000gn/T//ccItfSW8.s:573    .text.main:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_Init
MX_LWIP_Init
tcp_server_init
Ethernetif_Input
sys_check_timeouts
gnetif
