#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Oct 15 13:36:55 2025
# Process ID         : 3323763
# Current directory  : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/vivado.jou
# Running On         : PORT-BABIN-L
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1568.190 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33074 MB
# Swap memory        : 2046 MB
# Total Virtual      : 35121 MB
# Available Virtual  : 15520 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/ip_repos'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [filemgmt 56-128] File '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc' is already in the project and will not be added again
Command: link_design -top design_1_wrapper -part xcku060-ffva1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku060-ffva1517-2-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_ltx_bus_0_0_0_1/design_1_ltx_bus_0_0_0.dcp' for cell 'design_1_i/ltx_bus_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/ip/high_speed_selectio_wiz_0/high_speed_selectio_wiz_0.dcp' for cell 'design_1_i/ltx_bus_0_0/inst/core_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2162.434 ; gain = 0.000 ; free physical = 5344 ; free virtual = 13820
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/ip/high_speed_selectio_wiz_0/high_speed_selectio_wiz_0.xdc] for cell 'design_1_i/ltx_bus_0_0/inst/core_inst/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/ip/high_speed_selectio_wiz_0/high_speed_selectio_wiz_0.xdc] for cell 'design_1_i/ltx_bus_0_0/inst/core_inst/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100m_p'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100m_p]'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_100m_p'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m_p'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m_p'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m_n'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m_n'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hw_rst_n'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hw_rst_n'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:105]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in]'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'riu_clk_in'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:106]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports riu_clk_in]'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:106]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched '*tx_data8_p*'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*tx_data7_p*'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*tx_data3_p*'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*tx_data9_p*'. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'CLK_IN1_D_0_clk_p' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc:117]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/xdc/dac_tx_xcku060_single_bus_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.242 ; gain = 0.000 ; free physical = 4956 ; free virtual = 13432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  OBUFDS => OBUFDS: 14 instances

19 Infos, 19 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2768.277 ; gain = 1146.352 ; free physical = 4955 ; free virtual = 13431
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2817.285 ; gain = 41.039 ; free physical = 4888 ; free virtual = 13365

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 279a2ae5b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2817.285 ; gain = 0.000 ; free physical = 4884 ; free virtual = 13361

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 1b0a8abfd87624c7.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.691 ; gain = 0.000 ; free physical = 4517 ; free virtual = 12997
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3182.691 ; gain = 0.000 ; free physical = 4517 ; free virtual = 12997
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997
Phase 1.1 Core Generation And Design Setup | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997
Phase 1 Initialization | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4518 ; free virtual = 12997
Phase 2 Timer Update And Timing Data Collection | Checksum: 2655fb0bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4518 ; free virtual = 12997

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 54 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2b7356a51

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4517 ; free virtual = 12997
Retarget | Checksum: 2b7356a51
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25d64d88f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4518 ; free virtual = 12998
Constant propagation | Checksum: 25d64d88f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.691 ; gain = 0.000 ; free physical = 4519 ; free virtual = 12998
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3182.691 ; gain = 0.000 ; free physical = 4518 ; free virtual = 12998
Phase 5 Sweep | Checksum: 2bc8d2b73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3182.691 ; gain = 24.781 ; free physical = 4518 ; free virtual = 12998
Sweep | Checksum: 2bc8d2b73
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 256 cells
INFO: [Opt 31-1021] In phase Sweep, 875 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2bc8d2b73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998
BUFG optimization | Checksum: 2bc8d2b73
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2bc8d2b73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998
Shift Register Optimization | Checksum: 2bc8d2b73
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2bc8d2b73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998
Post Processing Netlist | Checksum: 2bc8d2b73
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24546d948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.707 ; gain = 0.000 ; free physical = 4518 ; free virtual = 12998
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24546d948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998
Phase 9 Finalization | Checksum: 24546d948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              26  |                                             67  |
|  Constant propagation         |               0  |              25  |                                             47  |
|  Sweep                        |               0  |             256  |                                            875  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24546d948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.707 ; gain = 56.797 ; free physical = 4518 ; free virtual = 12998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1fbafdd44

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4410 ; free virtual = 12890
Ending Power Optimization Task | Checksum: 1fbafdd44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3461.637 ; gain = 246.930 ; free physical = 4410 ; free virtual = 12890

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fbafdd44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4410 ; free virtual = 12890

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4410 ; free virtual = 12890
Ending Netlist Obfuscation Task | Checksum: 22d4409e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4410 ; free virtual = 12890
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 19 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3461.637 ; gain = 693.359 ; free physical = 4410 ; free virtual = 12890
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4365 ; free virtual = 12846
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4363 ; free virtual = 12844
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4363 ; free virtual = 12844
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12841
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12842
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12839
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12839
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4348 ; free virtual = 12829
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c3dea7bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4348 ; free virtual = 12829
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.637 ; gain = 0.000 ; free physical = 4348 ; free virtual = 12829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 181b318e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3890.688 ; gain = 429.051 ; free physical = 3812 ; free virtual = 12294

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dcd328a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3815 ; free virtual = 12297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dcd328a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3814 ; free virtual = 12297
Phase 1 Placer Initialization | Checksum: 1dcd328a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3814 ; free virtual = 12297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25958eed1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3841 ; free virtual = 12324

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21b3a9e6c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3840 ; free virtual = 12323

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21b3a9e6c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3922.703 ; gain = 461.066 ; free physical = 3840 ; free virtual = 12322

Phase 2.4 Global Place Phase1
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.4 Global Place Phase1 | Checksum: 17d72be17

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3849 ; free virtual = 12332

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 17d72be17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3851 ; free virtual = 12334

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 105 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 49 nets or LUTs. Breaked 0 LUT, combined 49 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3850 ; free virtual = 12332

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             49  |                    49  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             49  |                    49  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22b0c83c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3854 ; free virtual = 12336
Phase 2.5 Global Place Phase2 | Checksum: 2a7e0e0ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3851 ; free virtual = 12333
Phase 2 Global Placement | Checksum: 2a7e0e0ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3851 ; free virtual = 12333

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2dbbd4c8f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3851 ; free virtual = 12334

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 307992683

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3849 ; free virtual = 12332

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2a600e23b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3846 ; free virtual = 12327

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 26964c9c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3858 ; free virtual = 12340

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 2777153db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3858 ; free virtual = 12340

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 346c5460e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3857 ; free virtual = 12339
Phase 3.3.4 Slice Area Swap | Checksum: 346c5460e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3857 ; free virtual = 12339
Phase 3.3 Small Shape DP | Checksum: 37e2e30b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3860 ; free virtual = 12342

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2d51f387e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3859 ; free virtual = 12342

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2a44bbe07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3860 ; free virtual = 12342
Phase 3 Detail Placement | Checksum: 2a44bbe07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3860 ; free virtual = 12342

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dab45e24

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.454 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 150a2fc89

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3856 ; free virtual = 12339
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 181367a5f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3856 ; free virtual = 12339
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dab45e24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12339

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.454. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dae7c4df

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12339

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12339
Phase 4.1 Post Commit Optimization | Checksum: 1dae7c4df

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3855 ; free virtual = 12337

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f336c9e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3855 ; free virtual = 12337

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                1x1|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16f336c9e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3855 ; free virtual = 12337
Phase 4.3 Placer Reporting | Checksum: 16f336c9e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3855 ; free virtual = 12337

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3855 ; free virtual = 12337

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3855 ; free virtual = 12337
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155dc9640

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12338
Ending Placer Task | Checksum: 92c5e99b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12338
96 Infos, 19 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3930.707 ; gain = 469.070 ; free physical = 3856 ; free virtual = 12338
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3803 ; free virtual = 12286
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3780 ; free virtual = 12263
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3780 ; free virtual = 12264
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12269
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12269
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12270
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12270
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12272
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3782 ; free virtual = 12272
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3772 ; free virtual = 12257
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.473 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 19 Warnings, 14 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3772 ; free virtual = 12258
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3772 ; free virtual = 12261
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3772 ; free virtual = 12261
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3771 ; free virtual = 12261
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3771 ; free virtual = 12261
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3771 ; free virtual = 12263
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3930.707 ; gain = 0.000 ; free physical = 3771 ; free virtual = 12263
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 41eb332a ConstDB: 0 ShapeSum: b037e1c RouteDB: 45d73855
Post Restoration Checksum: NetGraph: 84f3a7f0 | NumContArr: 279f9bcc | Constraints: c939faae | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 238763907

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 4029.195 ; gain = 98.488 ; free physical = 3696 ; free virtual = 12173

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 238763907

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 4029.195 ; gain = 98.488 ; free physical = 3696 ; free virtual = 12173

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 238763907

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 4029.195 ; gain = 98.488 ; free physical = 3696 ; free virtual = 12173

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2e03b54ec

Time (s): cpu = 00:01:23 ; elapsed = 00:01:14 . Memory (MB): peak = 4206.703 ; gain = 275.996 ; free physical = 3499 ; free virtual = 11977

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bd9782dc

Time (s): cpu = 00:01:26 ; elapsed = 00:01:16 . Memory (MB): peak = 4206.703 ; gain = 275.996 ; free physical = 3492 ; free virtual = 11969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.517  | TNS=0.000  | WHS=-0.023 | THS=-0.024 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18af56477

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 4206.703 ; gain = 275.996 ; free physical = 3498 ; free virtual = 11975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.517  | TNS=0.000  | WHS=-0.494 | THS=-18.815|

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f225a4b6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 4206.703 ; gain = 275.996 ; free physical = 3498 ; free virtual = 11975

Phase 2.6 Soft Constraint Pins - Fast Budgeting
Phase 2.6 Soft Constraint Pins - Fast Budgeting | Checksum: 1f225a4b6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 4206.703 ; gain = 275.996 ; free physical = 3499 ; free virtual = 11976

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00124899 %
  Global Horizontal Routing Utilization  = 0.000915378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4543
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4103
  Number of Partially Routed Nets     = 440
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2140ee197

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3490 ; free virtual = 11967

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2140ee197

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3490 ; free virtual = 11967

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3a8d0865a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3503 ; free virtual = 11981
Phase 4 Initial Routing | Checksum: 279703432

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3507 ; free virtual = 11985

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.428  | TNS=0.000  | WHS=-0.214 | THS=-3.092 |

Phase 5.1 Global Iteration 0 | Checksum: 205243e4f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12006

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 277cee907

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005
Phase 5 Rip-up And Reroute | Checksum: 277cee907

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f1355a4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.428  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 1c3aca7ef

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c3aca7ef

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005
Phase 6 Delay and Skew Optimization | Checksum: 1c3aca7ef

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.428  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 205096db4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005
Phase 7 Post Hold Fix | Checksum: 205096db4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3528 ; free virtual = 12005

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0639438 %
  Global Horizontal Routing Utilization  = 0.0526851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 164857d1b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3527 ; free virtual = 12005

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 164857d1b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3526 ; free virtual = 12004

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 164857d1b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3527 ; free virtual = 12005

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 164857d1b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3527 ; free virtual = 12005

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.428  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 164857d1b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3526 ; free virtual = 12004
Total Elapsed time in route_design: 78.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a56f46d6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3526 ; free virtual = 12004
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a56f46d6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3526 ; free virtual = 12004

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 19 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4216.344 ; gain = 285.637 ; free physical = 3525 ; free virtual = 12003
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
140 Infos, 20 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4272.371 ; gain = 56.027 ; free physical = 3470 ; free virtual = 11954
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3470 ; free virtual = 11954
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3469 ; free virtual = 11956
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3469 ; free virtual = 11956
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11957
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11957
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11960
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4272.371 ; gain = 0.000 ; free physical = 3469 ; free virtual = 11960
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/DAC_DEMO/dac_demo_vivado_proj/dac_demo_design.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 20 Warnings, 14 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4297.523 ; gain = 9.145 ; free physical = 3401 ; free virtual = 11910
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 13:39:29 2025...
