// Seed: 4008582801
program module_0 (
    id_1
);
  input wire id_1;
  assign module_3.id_0 = 0;
  assign module_1.id_0 = 0;
endprogram
module module_1 (
    input  tri1 id_0
    , id_3,
    output wire id_1
);
  initial begin : LABEL_0
    id_3 <= -1;
  end
  assign id_1 = -1'h0;
  id_4(
      -1
  );
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (id_3);
  assign id_4 = id_2[-1];
endmodule
module module_3 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2
    , id_5,
    input tri0 id_3
);
  parameter id_6 = -1'd0;
  assign id_5 = id_2;
  module_0 modCall_1 (id_5);
  logic id_7;
  ;
endmodule
