
*** Running vivado
    with args -log quickNode.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source quickNode.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source quickNode.tcl -notrace
Command: synth_design -top quickNode -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15228
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'quickNode' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controlNode' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/controlNode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlFSM' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'ControlFSM' (1#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/counter.sv:12]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/counter.sv:12]
WARNING: [Synth 8-689] width (1) of port connection 'q' does not match port width (4) of module 'counter' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/controlNode.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'controlNode' (3#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/controlNode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem2p_sw_sr' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/mem2p_sw_sr.sv:23]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 128 - type: integer 
	Parameter DW bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2p_sw_sr' (4#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/mem2p_sw_sr.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'dout2' does not match port width (8) of module 'mem2p_sw_sr' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:47]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/mux2.sv:23]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/mux2.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:51]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:53]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/dff.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (6#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/dff.sv:23]
INFO: [Synth 8-6157] synthesizing module 'valueRouter' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/valueRouter.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/valueRouter.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'valueRouter' (7#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/valueRouter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'quickNode' (8#1) [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/quickNode.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.254 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'we_reg' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                ADV_ADDR |                              010 |                              010
                    SWAP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'next_reg' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'incr_reg' [C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/RTL/ControlFSM.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit	(128 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BRAM/ram_array_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |FDRE  |     1|
|3     |IBUF  |     2|
|4     |OBUF  |     2|
|5     |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |     9|
|2     |  register |dff    |     1|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.254 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.219 ; gain = 86.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/ehgartns/Documents/PQrep/pq_Research/QuickQ/QuickQ_project.runs/synth_1/quickNode.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file quickNode_utilization_synth.rpt -pb quickNode_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 14:25:47 2023...
