Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 15 18:53:18 2019
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      6 |            1 |
|      8 |            3 |
|     14 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           26 |
| No           | No                    | Yes                    |              44 |            8 |
| No           | Yes                   | No                     |              86 |           14 |
| Yes          | No                    | No                     |              88 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             228 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                          Enable Signal                         |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  secondclocking/CLK_50     | Sin1_IBUF                                                      | swit1_IBUF                                                 |                1 |              2 |
|  secondclocking/CLK_50     | Sin3_IBUF                                                      | swit3_IBUF                                                 |                1 |              2 |
|  your_instance_name/CLK_50 |                                                                | Inst_ov7670_controller/Inst_i2c_sender/sioc_i_1_n_0        |                1 |              2 |
|  your_instance_name/CLK_25 |                                                                | Inst_VGA/Hsync0                                            |                1 |              2 |
|  your_instance_name/CLK_25 | Sin2_IBUF                                                      | swit2_IBUF                                                 |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG     | swit_IBUF                                                      | photocatch1/s_i_1_n_0                                      |                1 |              2 |
|  clk64kHz_map/CLK          |                                                                |                                                            |                1 |              6 |
|  your_instance_name/CLK_50 |                                                                |                                                            |                3 |              8 |
|  ov7670_pclk_IBUF_BUFG     |                                                                |                                                            |                3 |              8 |
|  ov7670_pclk_IBUF_BUFG     | Inst_ov7670_capture/line0                                      | Inst_ov7670_capture/latched_vsync                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG     |                                                                | Inst_ov7670_capture/href_last[2]_i_1_n_0                   |                2 |             14 |
|  your_instance_name/CLK_50 | Inst_ov7670_controller/Inst_ov7670_registers/divider_reg[0][0] |                                                            |                2 |             16 |
|  your_instance_name/CLK_25 |                                                                | Inst_VGA/eqOp                                              |                4 |             20 |
|  your_instance_name/CLK_25 | Inst_VGA/eqOp                                                  | Inst_VGA/Vcnt                                              |                5 |             20 |
| ~ov7670_pclk_IBUF_BUFG     |                                                                |                                                            |                9 |             20 |
|  clk64kHz_map/CLK          |                                                                | reset_IBUF                                                 |                4 |             22 |
|  secondclocking/CLK_50     |                                                                | reset_IBUF                                                 |                4 |             22 |
|  your_instance_name/CLK_50 | Inst_ov7670_controller/Inst_i2c_sender/busy_sr0                | Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                4 |             22 |
|  ov7670_pclk_IBUF_BUFG     | Inst_ov7670_capture/latched_href                               |                                                            |               10 |             30 |
|  your_instance_name/CLK_50 | Inst_ov7670_controller/Inst_i2c_sender/E[0]                    | Inst_debounce/SR[0]                                        |                4 |             32 |
|  your_instance_name/CLK_25 |                                                                |                                                            |               11 |             32 |
|  your_instance_name/CLK_25 | Inst_Address_Generator/val                                     | Inst_VGA/val_reg[18]                                       |                5 |             38 |
|  ov7670_pclk_IBUF_BUFG     | Inst_ov7670_capture/wren                                       | Inst_ov7670_capture/latched_vsync                          |                5 |             38 |
|  your_instance_name/CLK_50 | Inst_ov7670_controller/Inst_i2c_sender/busy_sr0                |                                                            |                6 |             42 |
|  your_instance_name/CLK_25 |                                                                | Inst_debounce/clear                                        |                6 |             48 |
|  your_instance_name/CLK_50 | Inst_ov7670_controller/Inst_i2c_sender/busy_sr0                | Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0 |                7 |             62 |
+----------------------------+----------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


