Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.0087248,S0-C0,Frontend_Bound,36.81,% Slots,,,0.00,6.65,
1.0087248,S0-C0,Bad_Speculation,14.70,% Slots,,,0.00,6.28,
1.0087248,S0-C0,Backend_Bound,23.55,% Slots,,,0.00,6.28,
1.0087248,S0-C0,Frontend_Bound.Frontend_Latency,34.53,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.0087248,S0-C0,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.16,
1.0087248,S0-C0,Backend_Bound.Memory_Bound,13.79,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.0087248,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.0087248,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,10.6,<==
1.0087248,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
1.0087248,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.0087248,S0-C1,Frontend_Bound,42.05,% Slots,,,0.00,6.65,
1.0087248,S0-C1,Bad_Speculation,17.54,% Slots,,,0.00,6.27,
1.0087248,S0-C1,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.49,
1.0087248,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.06,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.0087248,S0-C1,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.53,
1.0087248,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
1.0087248,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.21,<==
1.0087248,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.0087248,S0-C2,Frontend_Bound,34.14,% Slots,,,0.00,6.64,
1.0087248,S0-C2,Bad_Speculation,21.43,% Slots,,,0.00,6.27,
1.0087248,S0-C2,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.49,
1.0087248,S0-C2,Frontend_Bound.Frontend_Bandwidth,47.84,% Slots,,,0.00,6.16,
1.0087248,S0-C2,Bad_Speculation.Branch_Mispredicts,21.07,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.44,% Clocks,,,0.00,5.54,
1.0087248,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
1.0087248,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.22,<==
1.0087248,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S0-C3,Bad_Speculation,14.83,% Slots,,,0.00,6.27,
1.0087248,S0-C3,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S0-C3,Backend_Bound,39.11,% Slots,,,0.00,6.27,
1.0087248,S0-C3,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.5,
1.0087248,S0-C3,Backend_Bound.Core_Bound,22.70,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.5,<==
1.0087248,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.0087248,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.0087248,S0-C4,Frontend_Bound,33.06,% Slots,,,0.00,6.64,
1.0087248,S0-C4,Bad_Speculation,12.16,% Slots,,,0.00,6.26,
1.0087248,S0-C4,Backend_Bound,38.68,% Slots,,,0.00,6.26,<==
1.0087248,S0-C4,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.49,
1.0087248,S0-C4,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S0-C4,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.49,
1.0087248,S0-C4,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.49,
1.0087248,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.53,
1.0087248,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.0087248,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
1.0087248,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.0087248,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S0-C5,Frontend_Bound,26.22,% Slots,,,0.00,6.63,
1.0087248,S0-C5,Bad_Speculation,18.79,% Slots,,,0.00,6.25,
1.0087248,S0-C5,Backend_Bound,14.43,% Slots,,,0.00,6.25,
1.0087248,S0-C5,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.5,
1.0087248,S0-C5,Bad_Speculation.Branch_Mispredicts,18.49,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S0-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.49,
1.0087248,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
1.0087248,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.0087248,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.0087248,S0-C6,Frontend_Bound,32.10,% Slots,,,0.00,6.63,
1.0087248,S0-C6,Backend_Bound,46.62,% Slots,,,0.00,6.25,
1.0087248,S0-C6,Retiring,24.77,% Slots,,uops_retired.retire_slots:pp,0.00,6.12,
1.0087248,S0-C6,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.5,
1.0087248,S0-C6,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.49,
1.0087248,S0-C6,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.49,
1.0087248,S0-C6,Retiring.Microcode_Sequencer,3.18,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.12,
1.0087248,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.54,
1.0087248,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.0087248,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.0087248,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
1.0087248,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S0-C7,Frontend_Bound,28.47,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.62,
1.0087248,S0-C7,Backend_Bound,48.61,% Slots,,,0.00,6.24,
1.0087248,S0-C7,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.5,
1.0087248,S0-C7,Backend_Bound.Core_Bound,37.46,% Slots,,,0.00,5.5,<==
1.0087248,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C0,Bad_Speculation,10.83,% Slots,,,0.00,6.24,
1.0087248,S1-C0,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S1-C0,Backend_Bound,47.39,% Slots,,,0.00,6.24,
1.0087248,S1-C0,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.49,
1.0087248,S1-C0,Backend_Bound.Core_Bound,28.20,% Slots,,,0.00,5.49,<==
1.0087248,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.0087248,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.0087248,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.0087248,S1-C1,Frontend_Bound,37.05,% Slots,,,0.00,6.62,
1.0087248,S1-C1,Bad_Speculation,13.18,% Slots,,,0.00,6.23,
1.0087248,S1-C1,Backend_Bound,24.00,% Slots,,,0.00,6.23,
1.0087248,S1-C1,Frontend_Bound.Frontend_Latency,29.84,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.0087248,S1-C1,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.0087248,S1-C1,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.49,
1.0087248,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.83,% Clocks,,,0.00,5.54,
1.0087248,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.0087248,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.0087248,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.0087248,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C2,Backend_Bound,74.33,% Slots,,,0.00,6.24,
1.0087248,S1-C2,Retiring,24.55,% Slots,,uops_retired.retire_slots:pp,0.00,6.12,
1.0087248,S1-C2,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.51,
1.0087248,S1-C2,Backend_Bound.Core_Bound,57.01,% Slots,,,0.00,5.51,
1.0087248,S1-C2,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,6.12,
1.0087248,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.73,% Clocks,,idq.ms_switches,0.00,5.55,
1.0087248,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.0087248,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.0087248,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,<==
1.0087248,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C3,Frontend_Bound,28.97,% Slots,,,0.00,6.92,
1.0087248,S1-C3,Bad_Speculation,16.34,% Slots,,,0.00,6.54,
1.0087248,S1-C3,Backend_Bound,27.74,% Slots,,,0.00,6.54,
1.0087248,S1-C3,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.5,
1.0087248,S1-C3,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.0087248,S1-C3,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.5,
1.0087248,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.54,
1.0087248,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.0087248,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.24,% Clocks,,,0.00,5.09,
1.0087248,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C4,Bad_Speculation,16.08,% Slots,,,0.00,6.53,
1.0087248,S1-C4,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S1-C4,Backend_Bound,29.90,% Slots,,,0.00,6.53,<==
1.0087248,S1-C4,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.49,
1.0087248,S1-C4,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.49,
1.0087248,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.0087248,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.09,
1.0087248,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C5,Frontend_Bound,37.10,% Slots,,,0.00,6.9,
1.0087248,S1-C5,Bad_Speculation,14.55,% Slots,,,0.00,6.52,
1.0087248,S1-C5,Backend_Bound,15.82,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.52,
1.0087248,S1-C5,Frontend_Bound.Frontend_Latency,36.52,% Slots,,rs_events.empty_end,0.00,5.5,
1.0087248,S1-C5,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.54,
1.0087248,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
1.0087248,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C6,Frontend_Bound,35.44,% Slots,,,0.00,6.9,
1.0087248,S1-C6,Bad_Speculation,15.61,% Slots,,,0.00,6.52,
1.0087248,S1-C6,Backend_Bound,25.91,% Slots,,,0.00,6.52,
1.0087248,S1-C6,Retiring,24.40,% Slots,,uops_retired.retire_slots:pp,0.00,6.07,
1.0087248,S1-C6,Frontend_Bound.Frontend_Latency,39.92,% Slots,,rs_events.empty_end,0.00,5.49,
1.0087248,S1-C6,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S1-C6,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.49,
1.0087248,S1-C6,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.92,
1.0087248,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.54,
1.0087248,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
1.0087248,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.65,% Clocks,,idq.ms_switches,0.00,5.53,
1.0087248,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.0087248,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.0087248,S1-C7,Frontend_Bound,31.50,% Slots,,,0.00,6.9,
1.0087248,S1-C7,Bad_Speculation,18.61,% Slots,,,0.00,6.51,
1.0087248,S1-C7,Backend_Bound,20.10,% Slots,,,0.00,6.51,
1.0087248,S1-C7,Frontend_Bound.Frontend_Bandwidth,57.48,% Slots,,,0.00,5.8,
1.0087248,S1-C7,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.0087248,S1-C7,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.49,
1.0087248,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.41,% Core_Clocks,,,0.00,5.22,<==
1.0087248,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.12,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.62,
1.0087248,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.0087248,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.079637108,S0-C0,Frontend_Bound,29.06,% Slots,,,0.00,5.21,
2.079637108,S0-C0,Backend_Bound,37.16,% Slots,,,0.00,5.21,
2.079637108,S0-C0,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.21,
2.079637108,S0-C0,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.21,
2.079637108,S0-C0,Backend_Bound.Core_Bound,21.49,% Slots,,,0.00,5.21,<==
2.079637108,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.09,% Core_Clocks,,,0.00,5.32,
2.079637108,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
2.079637108,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C1,Backend_Bound,87.15,% Slots,,,0.00,5.22,
2.079637108,S0-C1,Retiring,20.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.079637108,S0-C1,Backend_Bound.Memory_Bound,58.00,% Slots,,,0.00,5.22,
2.079637108,S0-C1,Backend_Bound.Core_Bound,29.15,% Slots,,,0.00,5.22,
2.079637108,S0-C1,Retiring.Microcode_Sequencer,10.96,% Slots,,idq.ms_uops,0.00,5.22,
2.079637108,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.23,
2.079637108,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.55,
2.079637108,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.079637108,S0-C2,Frontend_Bound,22.45,% Slots,,,0.00,5.21,
2.079637108,S0-C2,Backend_Bound,46.06,% Slots,,,0.00,5.21,<==
2.079637108,S0-C2,Retiring,21.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.079637108,S0-C2,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S0-C2,Retiring.Microcode_Sequencer,11.73,% Slots,,idq.ms_uops,0.00,5.21,
2.079637108,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.23,
2.079637108,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.23,
2.079637108,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C3,Frontend_Bound,20.47,% Slots,,,0.00,5.21,
2.079637108,S0-C3,Backend_Bound,47.58,% Slots,,,0.00,5.21,
2.079637108,S0-C3,Retiring,35.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.079637108,S0-C3,Frontend_Bound.Frontend_Latency,58.45,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S0-C3,Backend_Bound.Memory_Bound,74.46,% Slots,,,0.00,5.21,
2.079637108,S0-C3,Retiring.Microcode_Sequencer,4.76,% Slots,,idq.ms_uops,0.00,5.21,
2.079637108,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.23,
2.079637108,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.23,
2.079637108,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C4,Frontend_Bound,21.11,% Slots,,,0.00,5.21,
2.079637108,S0-C4,Backend_Bound,46.42,% Slots,,,0.00,5.21,
2.079637108,S0-C4,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.079637108,S0-C4,Frontend_Bound.Frontend_Latency,30.29,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S0-C4,Backend_Bound.Memory_Bound,35.88,% Slots,,,0.00,5.21,
2.079637108,S0-C4,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.21,
2.079637108,S0-C4,Retiring.Microcode_Sequencer,11.56,% Slots,,idq.ms_uops,0.00,5.21,
2.079637108,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.22,
2.079637108,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.22,
2.079637108,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,20.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C5,Backend_Bound,59.12,% Slots,,,0.00,5.21,
2.079637108,S0-C5,Retiring,41.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.079637108,S0-C5,Backend_Bound.Memory_Bound,34.91,% Slots,,,0.00,5.21,
2.079637108,S0-C5,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.21,
2.079637108,S0-C5,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.22,
2.079637108,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.23,
2.079637108,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C6,Frontend_Bound,21.49,% Slots,,,0.00,5.21,
2.079637108,S0-C6,Backend_Bound,47.11,% Slots,,,0.00,5.21,
2.079637108,S0-C6,Retiring,14.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.079637108,S0-C6,Frontend_Bound.Frontend_Latency,29.46,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S0-C6,Backend_Bound.Memory_Bound,32.95,% Slots,,,0.00,5.21,
2.079637108,S0-C6,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.21,
2.079637108,S0-C6,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.21,
2.079637108,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.23,
2.079637108,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.23,
2.079637108,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C7,Frontend_Bound,22.14,% Slots,,,0.00,5.21,
2.079637108,S0-C7,Bad_Speculation,20.85,% Slots,,,0.00,5.21,
2.079637108,S0-C7,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.079637108,S0-C7,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.21,<==
2.079637108,S0-C7,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S0-C7,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.21,
2.079637108,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.22,
2.079637108,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.22,
2.079637108,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C0,Backend_Bound,83.79,% Slots,,,0.00,5.22,
2.079637108,S1-C0,Backend_Bound.Core_Bound,87.99,% Slots,,,0.00,5.22,<==
2.079637108,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C1,Bad_Speculation,19.66,% Slots,,,0.00,5.22,
2.079637108,S1-C1,Bad_Speculation.Branch_Mispredicts,19.51,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S1-C1,Backend_Bound,26.27,% Slots,,,0.00,5.22,
2.079637108,S1-C1,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.22,
2.079637108,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
2.079637108,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C2,Backend_Bound,72.40,% Slots,,,0.00,5.22,
2.079637108,S1-C2,Backend_Bound.Memory_Bound,20.53,% Slots,,,0.00,5.22,
2.079637108,S1-C2,Backend_Bound.Core_Bound,51.87,% Slots,,,0.00,5.22,<==
2.079637108,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
2.079637108,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.54,
2.079637108,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C3,Frontend_Bound,38.88,% Slots,,,0.00,5.21,
2.079637108,S1-C3,Bad_Speculation,13.47,% Slots,,,0.00,5.21,
2.079637108,S1-C3,Backend_Bound,16.19,% Slots,,,0.00,5.21,
2.079637108,S1-C3,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S1-C3,Frontend_Bound.Frontend_Bandwidth,81.14,% Slots,,,0.00,5.21,
2.079637108,S1-C3,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S1-C3,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.21,
2.079637108,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.23,
2.079637108,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.66,% Core_Clocks,,,0.00,5.34,<==
2.079637108,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.69,% Clocks,,,0.00,5.22,
2.079637108,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C4,Frontend_Bound,32.71,% Slots,,,0.00,5.22,<==
2.079637108,S1-C4,Bad_Speculation,12.89,% Slots,,,0.00,5.22,
2.079637108,S1-C4,Backend_Bound,24.51,% Slots,,,0.00,5.22,
2.079637108,S1-C4,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.22,
2.079637108,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.54,% Slots,,,0.00,5.22,
2.079637108,S1-C4,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S1-C4,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.22,
2.079637108,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.23,
2.079637108,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.19,% Core_Clocks,,,0.00,5.34,
2.079637108,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.33,% Core_Clocks,,,0.00,10.45,
2.079637108,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.53,
2.079637108,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C5,Frontend_Bound,36.53,% Slots,,,0.00,5.22,
2.079637108,S1-C5,Backend_Bound,40.96,% Slots,,,0.00,5.22,
2.079637108,S1-C5,Backend_Bound.Memory_Bound,76.74,% Slots,,,0.00,5.22,
2.079637108,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.22,
2.079637108,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
2.079637108,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
2.079637108,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.53,
2.079637108,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C6,Frontend_Bound,31.70,% Slots,,,0.00,5.21,
2.079637108,S1-C6,Bad_Speculation,10.36,% Slots,,,0.00,5.21,
2.079637108,S1-C6,Backend_Bound,18.77,% Slots,,,0.00,5.21,
2.079637108,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.47,% Slots,,,0.00,5.21,
2.079637108,S1-C6,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S1-C6,Backend_Bound.Core_Bound,14.19,% Slots,,,0.00,5.21,
2.079637108,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.53,% Core_Clocks,,,0.00,5.35,<==
2.079637108,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.70,% Clocks,,,0.00,5.22,
2.079637108,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C7,Frontend_Bound,43.44,% Slots,,,0.00,5.21,
2.079637108,S1-C7,Bad_Speculation,12.71,% Slots,,,0.00,5.21,
2.079637108,S1-C7,Backend_Bound,24.58,% Slots,,,0.00,5.21,
2.079637108,S1-C7,Frontend_Bound.Frontend_Latency,44.80,% Slots,,rs_events.empty_end,0.00,5.21,
2.079637108,S1-C7,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.21,
2.079637108,S1-C7,Backend_Bound.Core_Bound,35.68,% Slots,,,0.00,5.21,
2.079637108,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.22,
2.079637108,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,<==
2.079637108,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.079637108,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.079637108,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.079637108,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
2.079637108,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
3.603532453,S0-C0,Frontend_Bound,25.36,% Slots,,,0.00,5.26,
3.603532453,S0-C0,Bad_Speculation,10.43,% Slots,,,0.00,5.26,
3.603532453,S0-C0,Backend_Bound,34.36,% Slots,,,0.00,5.26,<==
3.603532453,S0-C0,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S0-C0,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C0,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.25,
3.603532453,S0-C0,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.25,
3.603532453,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.26,
3.603532453,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.74,% Clocks,,,0.00,5.25,
3.603532453,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
3.603532453,S0-C1,Frontend_Bound,35.98,% Slots,,,0.00,5.26,
3.603532453,S0-C1,Bad_Speculation,21.50,% Slots,,,0.00,5.26,
3.603532453,S0-C1,Frontend_Bound.Frontend_Latency,15.78,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S0-C1,Bad_Speculation.Branch_Mispredicts,21.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,<==
3.603532453,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
3.603532453,S0-C2,Frontend_Bound,26.92,% Slots,,,0.00,5.26,
3.603532453,S0-C2,Bad_Speculation,16.51,% Slots,,,0.00,5.26,
3.603532453,S0-C2,Backend_Bound,33.37,% Slots,,,0.00,5.26,
3.603532453,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.26,
3.603532453,S0-C2,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C2,Backend_Bound.Core_Bound,23.66,% Slots,,,0.00,5.25,
3.603532453,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.57,% Core_Clocks,,,0.00,5.32,
3.603532453,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.26,
3.603532453,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.71,% Clocks,,,0.00,5.24,<==
3.603532453,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
3.603532453,S0-C3,Backend_Bound,48.76,% Slots,,,0.00,5.26,
3.603532453,S0-C3,Backend_Bound.Memory_Bound,20.20,% Slots,,,0.00,5.26,
3.603532453,S0-C3,Backend_Bound.Core_Bound,28.56,% Slots,,,0.00,5.26,<==
3.603532453,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
3.603532453,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C4,Frontend_Bound,23.22,% Slots,,,0.00,5.26,<==
3.603532453,S0-C4,Bad_Speculation,19.67,% Slots,,,0.00,5.26,
3.603532453,S0-C4,Backend_Bound,18.60,% Slots,,,0.00,5.26,
3.603532453,S0-C4,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C4,Backend_Bound.Core_Bound,40.02,% Slots,,,0.00,5.26,
3.603532453,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.16,% Clocks,,,0.00,5.25,
3.603532453,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C5,Frontend_Bound,27.94,% Slots,,,0.00,5.26,
3.603532453,S0-C5,Bad_Speculation,10.94,% Slots,,,0.00,5.26,
3.603532453,S0-C5,Backend_Bound,29.99,% Slots,,,0.00,5.26,<==
3.603532453,S0-C5,Frontend_Bound.Frontend_Latency,22.45,% Slots,,rs_events.empty_end,0.00,5.25,
3.603532453,S0-C5,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C5,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.25,
3.603532453,S0-C5,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.25,
3.603532453,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.26,
3.603532453,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
3.603532453,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C6,Frontend_Bound,24.34,% Slots,,,0.00,5.26,
3.603532453,S0-C6,Bad_Speculation,17.79,% Slots,,,0.00,5.26,
3.603532453,S0-C6,Backend_Bound,37.24,% Slots,,,0.00,5.26,<==
3.603532453,S0-C6,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S0-C6,Bad_Speculation.Branch_Mispredicts,17.58,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C6,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.26,
3.603532453,S0-C6,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.26,
3.603532453,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.26,
3.603532453,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
3.603532453,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C7,Frontend_Bound,35.01,% Slots,,,0.00,5.26,
3.603532453,S0-C7,Bad_Speculation,15.70,% Slots,,,0.00,5.26,
3.603532453,S0-C7,Backend_Bound,14.94,% Slots,,,0.00,5.26,
3.603532453,S0-C7,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.26,
3.603532453,S0-C7,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S0-C7,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.26,
3.603532453,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.26,
3.603532453,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
3.603532453,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.60,% Core_Clocks,,,0.00,5.31,
3.603532453,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.99,% Core_Clocks,,,0.00,5.26,
3.603532453,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C0,Backend_Bound,43.01,% Slots,,,0.00,5.26,
3.603532453,S1-C0,Backend_Bound.Memory_Bound,24.27,% Slots,,,0.00,5.26,
3.603532453,S1-C0,Backend_Bound.Core_Bound,18.73,% Slots,,,0.00,5.26,
3.603532453,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
3.603532453,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
3.603532453,S1-C1,Frontend_Bound,37.88,% Slots,,,0.00,5.26,<==
3.603532453,S1-C1,Bad_Speculation,13.29,% Slots,,,0.00,5.26,
3.603532453,S1-C1,Backend_Bound,17.71,% Slots,,,0.00,5.26,
3.603532453,S1-C1,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.37,% Slots,,,0.00,5.26,
3.603532453,S1-C1,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S1-C1,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.26,
3.603532453,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.26,
3.603532453,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.86,% Core_Clocks,,,0.00,5.31,
3.603532453,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
3.603532453,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C2,Frontend_Bound,22.70,% Slots,,,0.00,5.26,
3.603532453,S1-C2,Backend_Bound,51.34,% Slots,,,0.00,5.26,
3.603532453,S1-C2,Frontend_Bound.Frontend_Bandwidth,38.38,% Slots,,,0.00,5.25,
3.603532453,S1-C2,Backend_Bound.Memory_Bound,78.57,% Slots,,,0.00,5.26,
3.603532453,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
3.603532453,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
3.603532453,S1-C3,Frontend_Bound,26.38,% Slots,,,0.00,5.26,
3.603532453,S1-C3,Backend_Bound,44.57,% Slots,,,0.00,5.25,
3.603532453,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.72,% Slots,,,0.00,5.26,
3.603532453,S1-C3,Backend_Bound.Memory_Bound,32.85,% Slots,,,0.00,5.25,
3.603532453,S1-C3,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.25,
3.603532453,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.65,% Core_Clocks,,,0.00,5.31,
3.603532453,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
3.603532453,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.603532453,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C4,Frontend_Bound,26.88,% Slots,,,0.00,5.26,<==
3.603532453,S1-C4,Bad_Speculation,13.71,% Slots,,,0.00,5.26,
3.603532453,S1-C4,Backend_Bound,25.51,% Slots,,,0.00,5.26,
3.603532453,S1-C4,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.79,% Slots,,,0.00,5.26,
3.603532453,S1-C4,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S1-C4,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.26,
3.603532453,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.26,% Core_Clocks,,,0.00,5.31,
3.603532453,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.43,% Core_Clocks,,,0.00,10.51,
3.603532453,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
3.603532453,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C5,Frontend_Bound,34.69,% Slots,,,0.00,5.26,
3.603532453,S1-C5,Bad_Speculation,13.63,% Slots,,,0.00,5.26,
3.603532453,S1-C5,Backend_Bound,27.14,% Slots,,,0.00,5.26,
3.603532453,S1-C5,Frontend_Bound.Frontend_Bandwidth,34.16,% Slots,,,0.00,5.26,
3.603532453,S1-C5,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S1-C5,Backend_Bound.Core_Bound,43.43,% Slots,,,0.00,5.26,
3.603532453,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.92,% Core_Clocks,,,0.00,5.31,<==
3.603532453,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C6,Frontend_Bound,32.17,% Slots,,,0.00,5.26,<==
3.603532453,S1-C6,Backend_Bound,19.35,% Slots,,,0.00,5.26,
3.603532453,S1-C6,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.26,
3.603532453,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.27,% Slots,,,0.00,5.26,
3.603532453,S1-C6,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.26,
3.603532453,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.26,
3.603532453,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
3.603532453,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.85,% Core_Clocks,,,0.00,5.31,
3.603532453,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C7,Frontend_Bound,31.37,% Slots,,,0.00,5.26,
3.603532453,S1-C7,Bad_Speculation,14.19,% Slots,,,0.00,5.26,
3.603532453,S1-C7,Backend_Bound,23.67,% Slots,,,0.00,5.26,
3.603532453,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.79,% Slots,,,0.00,5.26,
3.603532453,S1-C7,Bad_Speculation.Branch_Mispredicts,13.82,% Slots,,br_misp_retired.all_branches,0.00,5.26,
3.603532453,S1-C7,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.26,
3.603532453,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.82,% Core_Clocks,,,0.00,5.31,<==
3.603532453,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
3.603532453,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
3.603532453,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
3.603532453,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
3.603532453,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
3.603532453,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
3.603532453,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
5.094155071,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.48,% Slots,,,0.00,5.35,
5.094155071,S0-C0,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.09,
5.094155071,S0-C0,Backend_Bound.Core_Bound,28.50,% Slots,,,0.00,5.09,
5.094155071,S0-C0,Backend_Bound,42.45,% Slots,,,0.00,5.35,
5.094155071,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
5.094155071,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.13,% Clocks,,,0.00,5.36,<==
5.094155071,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S0-C1,Backend_Bound,85.59,% Slots,,,0.00,5.36,<==
5.094155071,S0-C1,Retiring,60.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
5.094155071,S0-C1,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.09,
5.094155071,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C2,Frontend_Bound,40.30,% Slots,,,0.00,5.36,
5.094155071,S0-C2,Backend_Bound,32.83,% Slots,,,0.00,5.36,
5.094155071,S0-C2,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S0-C2,Frontend_Bound.Frontend_Latency,57.55,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S0-C2,Frontend_Bound.Frontend_Bandwidth,30.52,% Slots,,,0.00,5.36,
5.094155071,S0-C2,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.09,
5.094155071,S0-C2,Backend_Bound.Core_Bound,19.79,% Slots,,,0.00,5.09,
5.094155071,S0-C2,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.09,
5.094155071,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,<==
5.094155071,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.79,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.35,% Core_Clocks,,,0.00,5.17,
5.094155071,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.89,% Clocks,,,0.00,5.36,
5.094155071,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C3,Backend_Bound,44.51,% Slots,,,0.00,5.36,
5.094155071,S0-C3,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.09,
5.094155071,S0-C3,Backend_Bound.Core_Bound,29.53,% Slots,,,0.00,5.09,<==
5.094155071,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
5.094155071,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C4,Bad_Speculation,10.85,% Slots,,,0.00,5.36,
5.094155071,S0-C4,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.094155071,S0-C4,Backend_Bound,33.03,% Slots,,,0.00,5.36,
5.094155071,S0-C4,Retiring,26.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S0-C4,Backend_Bound.Core_Bound,58.27,% Slots,,,0.00,5.09,<==
5.094155071,S0-C4,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C5,Backend_Bound,42.35,% Slots,,,0.00,5.36,
5.094155071,S0-C5,Retiring,56.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S0-C5,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.36,<==
5.094155071,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
5.094155071,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S0-C6,Frontend_Bound,39.41,% Slots,,,0.00,5.36,
5.094155071,S0-C6,Backend_Bound,39.75,% Slots,,,0.00,5.36,
5.094155071,S0-C6,Frontend_Bound.Frontend_Latency,41.64,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.36,
5.094155071,S0-C6,Backend_Bound.Memory_Bound,14.07,% Slots,,,0.00,5.09,
5.094155071,S0-C6,Backend_Bound.Core_Bound,25.68,% Slots,,,0.00,5.09,<==
5.094155071,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.22,% Core_Clocks,,,0.00,5.17,
5.094155071,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C7,Frontend_Bound,44.69,% Slots,,,0.00,5.36,
5.094155071,S0-C7,Bad_Speculation,13.11,% Slots,,,0.00,5.36,
5.094155071,S0-C7,Backend_Bound,15.24,% Slots,,,0.00,5.36,
5.094155071,S0-C7,Frontend_Bound.Frontend_Latency,37.59,% Slots,,rs_events.empty_end,0.00,5.35,
5.094155071,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.05,% Slots,,,0.00,5.36,
5.094155071,S0-C7,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.094155071,S0-C7,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.1,
5.094155071,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.09,
5.094155071,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,<==
5.094155071,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.19,% Core_Clocks,,,0.00,5.17,
5.094155071,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.65,% Core_Clocks,,,0.00,5.36,
5.094155071,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C0,Bad_Speculation,12.25,% Slots,,,0.00,5.36,
5.094155071,S1-C0,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.1,
5.094155071,S1-C0,Backend_Bound,47.91,% Slots,,,0.00,5.36,<==
5.094155071,S1-C0,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.09,
5.094155071,S1-C0,Backend_Bound.Core_Bound,25.15,% Slots,,,0.00,5.09,
5.094155071,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C1,Frontend_Bound,38.85,% Slots,,,0.00,5.36,
5.094155071,S1-C1,Backend_Bound,35.52,% Slots,,,0.00,5.36,
5.094155071,S1-C1,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C1,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.36,<==
5.094155071,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.36,
5.094155071,S1-C1,Backend_Bound.Memory_Bound,20.26,% Slots,,,0.00,5.09,
5.094155071,S1-C1,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.09,
5.094155071,S1-C1,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.08,
5.094155071,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.08,
5.094155071,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.01,% Core_Clocks,,,0.00,5.16,
5.094155071,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
5.094155071,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.34,% Clocks,,,0.00,5.37,
5.094155071,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C2,Frontend_Bound,20.27,% Slots,,,0.00,5.36,
5.094155071,S1-C2,Backend_Bound,59.26,% Slots,,,0.00,5.36,<==
5.094155071,S1-C2,Retiring,13.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C2,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S1-C2,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.74,% Clocks,,idq.ms_switches,0.00,5.08,
5.094155071,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C3,Frontend_Bound,37.48,% Slots,,,0.00,5.36,
5.094155071,S1-C3,Backend_Bound,38.77,% Slots,,,0.00,5.36,
5.094155071,S1-C3,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C3,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S1-C3,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.09,
5.094155071,S1-C3,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.09,
5.094155071,S1-C3,Retiring.Microcode_Sequencer,13.69,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.09,
5.094155071,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
5.094155071,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
5.094155071,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.64,% Clocks,,,0.00,5.37,
5.094155071,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C4,Frontend_Bound,35.59,% Slots,,,0.00,5.36,
5.094155071,S1-C4,Backend_Bound,40.28,% Slots,,,0.00,5.36,
5.094155071,S1-C4,Retiring,6.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C4,Frontend_Bound.Frontend_Latency,49.28,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S1-C4,Backend_Bound.Memory_Bound,104.00,% Slots,,,0.00,5.09,
5.094155071,S1-C4,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.09,
5.094155071,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
5.094155071,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
5.094155071,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C5,Frontend_Bound,33.05,% Slots,,,0.00,5.36,<==
5.094155071,S1-C5,Backend_Bound,14.15,% Slots,,,0.00,5.36,
5.094155071,S1-C5,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.35,
5.094155071,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.35,
5.094155071,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.09,
5.094155071,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.32,% Core_Clocks,,,0.00,5.15,
5.094155071,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S1-C6,Frontend_Bound,29.53,% Slots,,,0.00,5.36,
5.094155071,S1-C6,Backend_Bound,45.89,% Slots,,,0.00,5.36,
5.094155071,S1-C6,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C6,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.36,
5.094155071,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.41,% Slots,,,0.00,5.36,
5.094155071,S1-C6,Backend_Bound.Memory_Bound,34.96,% Slots,,,0.00,5.09,<==
5.094155071,S1-C6,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.09,
5.094155071,S1-C6,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.09,
5.094155071,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
5.094155071,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.58,% Core_Clocks,,,0.00,5.15,
5.094155071,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
5.094155071,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.33,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
5.094155071,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C7,Frontend_Bound,34.84,% Slots,,,0.00,5.36,<==
5.094155071,S1-C7,Bad_Speculation,12.23,% Slots,,,0.00,5.36,
5.094155071,S1-C7,Backend_Bound,21.69,% Slots,,,0.00,5.36,
5.094155071,S1-C7,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.094155071,S1-C7,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.094155071,S1-C7,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.09,
5.094155071,S1-C7,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.36,
5.094155071,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.09,
5.094155071,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.41,% Clocks,,,0.00,5.37,
5.094155071,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.094155071,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
5.094155071,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.583432136,S0-C0,Backend_Bound,66.14,% Slots,,,0.00,5.12,
6.583432136,S0-C0,Retiring,24.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
6.583432136,S0-C0,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.12,
6.583432136,S0-C0,Backend_Bound.Core_Bound,44.85,% Slots,,,0.00,5.12,
6.583432136,S0-C0,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.12,
6.583432136,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.42,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.18,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.38,
6.583432136,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.66,% Clocks,,,0.00,5.1,<==
6.583432136,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C1,Frontend_Bound,37.23,% Slots,,,0.00,5.11,
6.583432136,S0-C1,Backend_Bound,39.06,% Slots,,,0.00,5.11,
6.583432136,S0-C1,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C1,Frontend_Bound.Frontend_Latency,36.37,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C1,Backend_Bound.Memory_Bound,26.13,% Slots,,,0.00,5.11,
6.583432136,S0-C1,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.11,
6.583432136,S0-C1,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.1,
6.583432136,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C2,Frontend_Bound,34.83,% Slots,,,0.00,5.11,
6.583432136,S0-C2,Backend_Bound,42.89,% Slots,,,0.00,5.11,
6.583432136,S0-C2,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C2,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C2,Backend_Bound.Memory_Bound,26.79,% Slots,,,0.00,5.11,
6.583432136,S0-C2,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.11,
6.583432136,S0-C2,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.37,
6.583432136,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.33,% Clocks,,,0.00,5.1,
6.583432136,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C3,Frontend_Bound,34.79,% Slots,,,0.00,5.11,
6.583432136,S0-C3,Backend_Bound,42.63,% Slots,,,0.00,5.11,
6.583432136,S0-C3,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C3,Frontend_Bound.Frontend_Latency,25.74,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C3,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.11,
6.583432136,S0-C3,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.11,
6.583432136,S0-C3,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.37,
6.583432136,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C4,Frontend_Bound,36.40,% Slots,,,0.00,5.11,
6.583432136,S0-C4,Backend_Bound,40.13,% Slots,,,0.00,5.11,
6.583432136,S0-C4,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C4,Frontend_Bound.Frontend_Latency,32.88,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C4,Backend_Bound.Memory_Bound,24.81,% Slots,,,0.00,5.11,
6.583432136,S0-C4,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.11,
6.583432136,S0-C4,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.37,
6.583432136,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.55,% Clocks,,,0.00,5.1,
6.583432136,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C5,Frontend_Bound,32.57,% Slots,,,0.00,5.11,
6.583432136,S0-C5,Backend_Bound,44.89,% Slots,,,0.00,5.11,<==
6.583432136,S0-C5,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C5,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C5,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.11,
6.583432136,S0-C5,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.11,
6.583432136,S0-C5,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.37,
6.583432136,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.73,% Clocks,,,0.00,5.1,
6.583432136,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C6,Frontend_Bound,39.87,% Slots,,,0.00,5.11,
6.583432136,S0-C6,Backend_Bound,37.11,% Slots,,,0.00,5.11,
6.583432136,S0-C6,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C6,Frontend_Bound.Frontend_Latency,36.31,% Slots,,rs_events.empty_end,0.00,5.11,<==
6.583432136,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.11,
6.583432136,S0-C6,Backend_Bound.Memory_Bound,25.31,% Slots,,,0.00,5.11,
6.583432136,S0-C6,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.11,
6.583432136,S0-C6,Retiring.Microcode_Sequencer,13.50,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.37,
6.583432136,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.66,% Core_Clocks,,,0.00,5.38,
6.583432136,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.1,
6.583432136,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C7,Frontend_Bound,35.58,% Slots,,,0.00,5.11,
6.583432136,S0-C7,Backend_Bound,40.65,% Slots,,,0.00,5.11,
6.583432136,S0-C7,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S0-C7,Frontend_Bound.Frontend_Latency,27.05,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S0-C7,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.11,
6.583432136,S0-C7,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.11,
6.583432136,S0-C7,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.37,
6.583432136,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.99,% Clocks,,,0.00,5.1,
6.583432136,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C0,Frontend_Bound,35.02,% Slots,,,0.00,5.11,
6.583432136,S1-C0,Backend_Bound,41.81,% Slots,,,0.00,5.11,
6.583432136,S1-C0,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S1-C0,Frontend_Bound.Frontend_Latency,31.71,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C0,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.11,
6.583432136,S1-C0,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.11,
6.583432136,S1-C0,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.37,
6.583432136,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.80,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C1,Frontend_Bound,35.17,% Slots,,,0.00,5.11,
6.583432136,S1-C1,Backend_Bound,39.96,% Slots,,,0.00,5.11,
6.583432136,S1-C1,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
6.583432136,S1-C1,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C1,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.11,<==
6.583432136,S1-C1,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.11,
6.583432136,S1-C1,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.1,
6.583432136,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.37,
6.583432136,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.32,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.88,% Clocks,,,0.00,5.1,
6.583432136,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C2,Frontend_Bound,32.23,% Slots,,,0.00,5.11,
6.583432136,S1-C2,Backend_Bound,45.00,% Slots,,,0.00,5.11,<==
6.583432136,S1-C2,Retiring,39.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S1-C2,Frontend_Bound.Frontend_Latency,33.26,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C2,Backend_Bound.Memory_Bound,20.66,% Slots,,,0.00,5.11,
6.583432136,S1-C2,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.11,
6.583432136,S1-C2,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.37,
6.583432136,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.82,% Clocks,,,0.00,5.1,
6.583432136,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C3,Frontend_Bound,34.32,% Slots,,,0.00,5.11,
6.583432136,S1-C3,Backend_Bound,41.79,% Slots,,,0.00,5.11,
6.583432136,S1-C3,Retiring,16.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
6.583432136,S1-C3,Frontend_Bound.Frontend_Latency,38.02,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C3,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.11,
6.583432136,S1-C3,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.11,
6.583432136,S1-C3,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.1,
6.583432136,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.37,
6.583432136,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.81,% Clocks,,,0.00,5.1,
6.583432136,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C4,Frontend_Bound,32.37,% Slots,,,0.00,5.11,
6.583432136,S1-C4,Backend_Bound,43.64,% Slots,,,0.00,5.11,
6.583432136,S1-C4,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
6.583432136,S1-C4,Frontend_Bound.Frontend_Latency,35.12,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C4,Backend_Bound.Memory_Bound,28.23,% Slots,,,0.00,5.11,
6.583432136,S1-C4,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.11,
6.583432136,S1-C4,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.1,
6.583432136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.37,
6.583432136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.52,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.1,
6.583432136,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.56,% Clocks,,,0.00,5.1,
6.583432136,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C5,Frontend_Bound,34.29,% Slots,,,0.00,5.11,<==
6.583432136,S1-C5,Bad_Speculation,10.53,% Slots,,,0.00,5.11,
6.583432136,S1-C5,Backend_Bound,13.42,% Slots,,,0.00,5.11,
6.583432136,S1-C5,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.13,% Slots,,,0.00,5.11,
6.583432136,S1-C5,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.583432136,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.37,
6.583432136,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.21,% Core_Clocks,,,0.00,5.38,
6.583432136,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C6,Frontend_Bound,37.01,% Slots,,,0.00,5.11,
6.583432136,S1-C6,Backend_Bound,39.93,% Slots,,,0.00,5.11,
6.583432136,S1-C6,Retiring,11.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S1-C6,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.65,% Slots,,,0.00,5.11,
6.583432136,S1-C6,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.11,
6.583432136,S1-C6,Backend_Bound.Core_Bound,23.46,% Slots,,,0.00,5.11,<==
6.583432136,S1-C6,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.16,% Core_Clocks,,,0.00,5.38,
6.583432136,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
6.583432136,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C7,Frontend_Bound,34.43,% Slots,,,0.00,5.11,
6.583432136,S1-C7,Backend_Bound,41.66,% Slots,,,0.00,5.11,
6.583432136,S1-C7,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
6.583432136,S1-C7,Frontend_Bound.Frontend_Latency,35.71,% Slots,,rs_events.empty_end,0.00,5.11,
6.583432136,S1-C7,Backend_Bound.Memory_Bound,30.05,% Slots,,,0.00,5.11,
6.583432136,S1-C7,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.11,
6.583432136,S1-C7,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.11,
6.583432136,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.37,
6.583432136,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
6.583432136,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.37,
6.583432136,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
6.583432136,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.583432136,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
6.583432136,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C0,Backend_Bound,49.49,% Slots,,,0.00,5.1,
8.06877646,S0-C0,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.1,<==
8.06877646,S0-C0,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.1,
8.06877646,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
8.06877646,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
8.06877646,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C1,Frontend_Bound,35.76,% Slots,,,0.00,5.1,
8.06877646,S0-C1,Bad_Speculation,13.49,% Slots,,,0.00,5.1,
8.06877646,S0-C1,Backend_Bound,19.14,% Slots,,,0.00,5.1,
8.06877646,S0-C1,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S0-C1,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S0-C1,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.1,
8.06877646,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.38,
8.06877646,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.06877646,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C2,Frontend_Bound,32.27,% Slots,,,0.00,5.09,
8.06877646,S0-C2,Backend_Bound,36.78,% Slots,,,0.00,5.09,
8.06877646,S0-C2,Frontend_Bound.Frontend_Latency,25.89,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S0-C2,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.09,
8.06877646,S0-C2,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.09,
8.06877646,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.38,
8.06877646,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.06877646,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
8.06877646,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.13,% Clocks,,,0.00,5.39,<==
8.06877646,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C3,Frontend_Bound,26.46,% Slots,,,0.00,5.1,
8.06877646,S0-C3,Bad_Speculation,10.36,% Slots,,,0.00,5.1,
8.06877646,S0-C3,Backend_Bound,44.94,% Slots,,,0.00,5.1,
8.06877646,S0-C3,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S0-C3,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.09,
8.06877646,S0-C3,Backend_Bound.Memory_Bound,39.59,% Slots,,,0.00,5.1,
8.06877646,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.38,
8.06877646,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.06877646,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
8.06877646,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C4,Frontend_Bound,35.62,% Slots,,,0.00,5.1,
8.06877646,S0-C4,Bad_Speculation,10.58,% Slots,,,0.00,5.1,
8.06877646,S0-C4,Backend_Bound,31.89,% Slots,,,0.00,5.1,
8.06877646,S0-C4,Retiring,36.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
8.06877646,S0-C4,Frontend_Bound.Frontend_Latency,34.18,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S0-C4,Bad_Speculation.Branch_Mispredicts,10.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S0-C4,Backend_Bound.Core_Bound,41.74,% Slots,,,0.00,5.1,
8.06877646,S0-C4,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.37,<==
8.06877646,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.37,
8.06877646,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.06877646,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.37,
8.06877646,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C5,Frontend_Bound,31.99,% Slots,,,0.00,5.09,
8.06877646,S0-C5,Bad_Speculation,10.71,% Slots,,,0.00,5.09,
8.06877646,S0-C5,Backend_Bound,33.38,% Slots,,,0.00,5.09,
8.06877646,S0-C5,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S0-C5,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,
8.06877646,S0-C5,Backend_Bound.Memory_Bound,21.00,% Slots,,,0.00,5.09,
8.06877646,S0-C5,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.09,
8.06877646,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.37,
8.06877646,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.06877646,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
8.06877646,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.01,% Clocks,,,0.00,5.39,
8.06877646,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C6,Frontend_Bound,26.90,% Slots,,,0.00,5.09,
8.06877646,S0-C6,Backend_Bound,50.18,% Slots,,,0.00,5.09,<==
8.06877646,S0-C6,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.38,
8.06877646,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.06877646,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C7,Frontend_Bound,31.53,% Slots,,,0.00,5.09,
8.06877646,S0-C7,Backend_Bound,43.53,% Slots,,,0.00,5.09,
8.06877646,S0-C7,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S0-C7,Backend_Bound.Memory_Bound,83.09,% Slots,,,0.00,5.09,<==
8.06877646,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.38,
8.06877646,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.06877646,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
8.06877646,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C0,Frontend_Bound,36.29,% Slots,,,0.00,5.09,
8.06877646,S1-C0,Bad_Speculation,18.25,% Slots,,,0.00,5.09,
8.06877646,S1-C0,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S1-C0,Bad_Speculation.Branch_Mispredicts,18.08,% Slots,,br_misp_retired.all_branches,0.00,5.09,
8.06877646,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.38,
8.06877646,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.06877646,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C1,Frontend_Bound,28.97,% Slots,,,0.00,5.09,
8.06877646,S1-C1,Bad_Speculation,14.47,% Slots,,,0.00,5.09,
8.06877646,S1-C1,Backend_Bound,31.48,% Slots,,,0.00,5.09,
8.06877646,S1-C1,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.09,
8.06877646,S1-C1,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.09,
8.06877646,S1-C1,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.09,
8.06877646,S1-C1,Backend_Bound.Core_Bound,21.30,% Slots,,,0.00,5.09,<==
8.06877646,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.38,
8.06877646,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.06877646,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.1,
8.06877646,S1-C2,Bad_Speculation,11.61,% Slots,,,0.00,5.1,
8.06877646,S1-C2,Backend_Bound,17.12,% Slots,,,0.00,5.1,
8.06877646,S1-C2,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S1-C2,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.38,
8.06877646,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.06877646,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C3,Frontend_Bound,35.26,% Slots,,,0.00,5.38,
8.06877646,S1-C3,Bad_Speculation,14.35,% Slots,,,0.00,5.38,
8.06877646,S1-C3,Backend_Bound,17.42,% Slots,,,0.00,5.38,
8.06877646,S1-C3,Frontend_Bound.Frontend_Latency,29.18,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S1-C3,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C3,Backend_Bound.Memory_Bound,27.48,% Slots,,,0.00,5.1,
8.06877646,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.38,
8.06877646,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
8.06877646,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C4,Frontend_Bound,27.53,% Slots,,,0.00,5.37,
8.06877646,S1-C4,Bad_Speculation,18.56,% Slots,,,0.00,5.37,
8.06877646,S1-C4,Backend_Bound,20.15,% Slots,,,0.00,5.37,
8.06877646,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.78,% Slots,,,0.00,5.1,
8.06877646,S1-C4,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C4,Backend_Bound.Core_Bound,42.01,% Slots,,,0.00,5.1,
8.06877646,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.53,% Core_Clocks,,,0.00,5.11,
8.06877646,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.75,% Core_Clocks,,,0.00,10.71,<==
8.06877646,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.99,% Clocks,,,0.00,5.38,
8.06877646,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C5,Frontend_Bound,32.32,% Slots,,,0.00,5.37,<==
8.06877646,S1-C5,Bad_Speculation,11.27,% Slots,,,0.00,5.37,
8.06877646,S1-C5,Backend_Bound,14.56,% Slots,,,0.00,5.37,
8.06877646,S1-C5,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.1,
8.06877646,S1-C5,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.37,
8.06877646,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.06877646,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.48,% Core_Clocks,,,0.00,5.11,
8.06877646,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C6,Frontend_Bound,29.97,% Slots,,,0.00,5.37,
8.06877646,S1-C6,Bad_Speculation,16.88,% Slots,,,0.00,5.37,
8.06877646,S1-C6,Backend_Bound,18.95,% Slots,,,0.00,5.37,
8.06877646,S1-C6,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.09,
8.06877646,S1-C6,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.38,
8.06877646,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
8.06877646,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.60,% Core_Clocks,,,0.00,5.11,
8.06877646,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.31,% Core_Clocks,,,0.00,10.71,
8.06877646,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
8.06877646,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.06877646,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C7,Frontend_Bound,22.96,% Slots,,,0.00,5.37,
8.06877646,S1-C7,Bad_Speculation,22.09,% Slots,,,0.00,5.37,
8.06877646,S1-C7,Backend_Bound,20.84,% Slots,,,0.00,5.37,
8.06877646,S1-C7,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.1,
8.06877646,S1-C7,Bad_Speculation.Branch_Mispredicts,21.86,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06877646,S1-C7,Backend_Bound.Core_Bound,37.80,% Slots,,,0.00,5.1,
8.06877646,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.06877646,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.77,% Clocks,,,0.00,5.38,
8.06877646,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
8.06877646,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
8.06877646,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
8.06877646,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
9.572227838,S0-C0,Frontend_Bound,30.40,% Slots,,,0.00,5.32,
9.572227838,S0-C0,Bad_Speculation,11.72,% Slots,,,0.00,5.32,
9.572227838,S0-C0,Backend_Bound,20.98,% Slots,,,0.00,5.32,
9.572227838,S0-C0,Frontend_Bound.Frontend_Latency,28.39,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S0-C0,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.06,
9.572227838,S0-C0,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.32,
9.572227838,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.06,
9.572227838,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
9.572227838,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
9.572227838,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C1,Bad_Speculation,11.70,% Slots,,,0.00,5.33,
9.572227838,S0-C1,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.06,
9.572227838,S0-C1,Backend_Bound,40.08,% Slots,,,0.00,5.33,
9.572227838,S0-C1,Backend_Bound.Memory_Bound,22.62,% Slots,,,0.00,5.31,
9.572227838,S0-C1,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.31,
9.572227838,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
9.572227838,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
9.572227838,S0-C2,Frontend_Bound,22.85,% Slots,,,0.00,5.32,
9.572227838,S0-C2,Backend_Bound,30.23,% Slots,,,0.00,5.32,<==
9.572227838,S0-C2,Retiring,25.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
9.572227838,S0-C2,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.31,
9.572227838,S0-C2,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.31,
9.572227838,S0-C2,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.11,
9.572227838,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.30,% Clocks,,,0.00,5.31,
9.572227838,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C3,Frontend_Bound,22.07,% Slots,,,0.00,5.33,
9.572227838,S0-C3,Bad_Speculation,11.22,% Slots,,,0.00,5.33,
9.572227838,S0-C3,Backend_Bound,26.75,% Slots,,,0.00,5.33,
9.572227838,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.32,
9.572227838,S0-C3,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.06,
9.572227838,S0-C3,Backend_Bound.Memory_Bound,18.92,% Slots,,,0.00,5.32,
9.572227838,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.34,% Core_Clocks,,,0.00,5.32,
9.572227838,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
9.572227838,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
9.572227838,S0-C4,Backend_Bound,50.56,% Slots,,,0.00,5.33,<==
9.572227838,S0-C4,Backend_Bound.Memory_Bound,26.49,% Slots,,,0.00,5.32,
9.572227838,S0-C4,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.32,
9.572227838,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
9.572227838,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C5,Frontend_Bound,21.02,% Slots,,,0.00,5.32,
9.572227838,S0-C5,Backend_Bound,38.76,% Slots,,,0.00,5.32,
9.572227838,S0-C5,Retiring,27.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
9.572227838,S0-C5,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S0-C5,Backend_Bound.Memory_Bound,48.63,% Slots,,,0.00,5.32,
9.572227838,S0-C5,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.11,
9.572227838,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
9.572227838,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
9.572227838,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C6,Bad_Speculation,14.40,% Slots,,,0.00,5.33,
9.572227838,S0-C6,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.05,
9.572227838,S0-C6,Backend_Bound,37.86,% Slots,,,0.00,5.33,
9.572227838,S0-C6,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.32,
9.572227838,S0-C6,Backend_Bound.Core_Bound,27.56,% Slots,,,0.00,5.32,
9.572227838,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.00,% Clocks,,,0.00,5.32,<==
9.572227838,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C7,Frontend_Bound,30.61,% Slots,,,0.00,5.32,
9.572227838,S0-C7,Bad_Speculation,13.59,% Slots,,,0.00,5.32,
9.572227838,S0-C7,Backend_Bound,14.25,% Slots,,,0.00,5.32,
9.572227838,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.32,
9.572227838,S0-C7,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.05,
9.572227838,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.26,% Core_Clocks,,,0.00,5.32,
9.572227838,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.19,% Core_Clocks,,,0.00,5.32,<==
9.572227838,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C0,Frontend_Bound,20.43,% Slots,,,0.00,5.32,
9.572227838,S1-C0,Bad_Speculation,12.01,% Slots,,,0.00,5.32,
9.572227838,S1-C0,Backend_Bound,37.05,% Slots,,,0.00,5.32,
9.572227838,S1-C0,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.06,
9.572227838,S1-C0,Backend_Bound.Memory_Bound,21.37,% Slots,,,0.00,5.32,
9.572227838,S1-C0,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.32,
9.572227838,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
9.572227838,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.04,% Clocks,,,0.00,5.32,
9.572227838,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
9.572227838,S1-C1,Frontend_Bound,28.40,% Slots,,,0.00,5.32,
9.572227838,S1-C1,Bad_Speculation,12.73,% Slots,,,0.00,5.32,
9.572227838,S1-C1,Backend_Bound,33.68,% Slots,,,0.00,5.32,
9.572227838,S1-C1,Retiring,33.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
9.572227838,S1-C1,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S1-C1,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.05,
9.572227838,S1-C1,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.32,
9.572227838,S1-C1,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.32,
9.572227838,S1-C1,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.12,<==
9.572227838,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.06,
9.572227838,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
9.572227838,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
9.572227838,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.11,% Clocks,,,0.00,5.32,
9.572227838,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C2,Frontend_Bound,31.73,% Slots,,,0.00,5.32,<==
9.572227838,S1-C2,Bad_Speculation,13.60,% Slots,,,0.00,5.32,
9.572227838,S1-C2,Backend_Bound,23.29,% Slots,,,0.00,5.32,
9.572227838,S1-C2,Retiring,23.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
9.572227838,S1-C2,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.06,% Slots,,,0.00,5.32,
9.572227838,S1-C2,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.05,
9.572227838,S1-C2,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.32,
9.572227838,S1-C2,Retiring.Microcode_Sequencer,2.68,% Slots,,idq.ms_uops,0.00,5.11,
9.572227838,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.06,
9.572227838,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
9.572227838,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.21,% Core_Clocks,,,0.00,5.32,
9.572227838,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.59,% Core_Clocks,,,0.00,10.65,
9.572227838,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.63,% Clocks,,,0.00,5.32,
9.572227838,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C3,Bad_Speculation,10.45,% Slots,,,0.00,5.32,
9.572227838,S1-C3,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.06,
9.572227838,S1-C3,Backend_Bound,42.21,% Slots,,,0.00,5.32,
9.572227838,S1-C3,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.32,
9.572227838,S1-C3,Backend_Bound.Core_Bound,23.98,% Slots,,,0.00,5.32,<==
9.572227838,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C4,Frontend_Bound,22.87,% Slots,,,0.00,5.33,
9.572227838,S1-C4,Backend_Bound,47.26,% Slots,,,0.00,5.33,
9.572227838,S1-C4,Retiring,26.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
9.572227838,S1-C4,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S1-C4,Backend_Bound.Memory_Bound,32.47,% Slots,,,0.00,5.32,
9.572227838,S1-C4,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.32,
9.572227838,S1-C4,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.12,
9.572227838,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.06,
9.572227838,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
9.572227838,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
9.572227838,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.49,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
9.572227838,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C5,Frontend_Bound,30.67,% Slots,,,0.00,5.32,<==
9.572227838,S1-C5,Backend_Bound,24.33,% Slots,,,0.00,5.32,
9.572227838,S1-C5,Frontend_Bound.Frontend_Latency,16.08,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.32,
9.572227838,S1-C5,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.32,
9.572227838,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.05,
9.572227838,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
9.572227838,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.98,% Core_Clocks,,,0.00,5.32,
9.572227838,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C6,Frontend_Bound,24.10,% Slots,,,0.00,5.32,
9.572227838,S1-C6,Backend_Bound,45.77,% Slots,,,0.00,5.32,
9.572227838,S1-C6,Retiring,20.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
9.572227838,S1-C6,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.32,
9.572227838,S1-C6,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.32,
9.572227838,S1-C6,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.32,
9.572227838,S1-C6,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.12,
9.572227838,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.06,
9.572227838,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
9.572227838,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.06,
9.572227838,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
9.572227838,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.572227838,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C7,Backend_Bound,60.54,% Slots,,,0.00,5.32,
9.572227838,S1-C7,Backend_Bound.Memory_Bound,25.61,% Slots,,,0.00,5.32,
9.572227838,S1-C7,Backend_Bound.Core_Bound,34.93,% Slots,,,0.00,5.32,
9.572227838,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
9.572227838,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
9.572227838,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.52,% Clocks,,,0.00,5.32,<==
9.572227838,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
9.572227838,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
9.572227838,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
11.094882426,S0-C0,Backend_Bound,48.24,% Slots,,,0.00,5.26,<==
11.094882426,S0-C0,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.26,
11.094882426,S0-C0,Backend_Bound.Core_Bound,23.30,% Slots,,,0.00,5.26,
11.094882426,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
11.094882426,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.28,% Clocks,,,0.00,5.25,
11.094882426,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C1,Frontend_Bound,21.81,% Slots,,,0.00,5.26,
11.094882426,S0-C1,Backend_Bound,52.95,% Slots,,,0.00,5.26,
11.094882426,S0-C1,Retiring,26.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C1,Backend_Bound.Memory_Bound,34.17,% Slots,,,0.00,5.26,<==
11.094882426,S0-C1,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.26,
11.094882426,S0-C1,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.25,
11.094882426,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.24,% Clocks,,,0.00,5.25,
11.094882426,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.26,
11.094882426,S0-C2,Backend_Bound.Memory_Bound,34.22,% Slots,,,0.00,5.26,
11.094882426,S0-C2,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.26,
11.094882426,S0-C2,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C2,Backend_Bound,49.76,% Slots,,,0.00,5.26,
11.094882426,S0-C2,Retiring,28.48,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.25,
11.094882426,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.81,% Core_Clocks,,,0.00,5.26,
11.094882426,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
11.094882426,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
11.094882426,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.23,% Clocks,,,0.00,5.26,
11.094882426,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C3,Frontend_Bound,22.63,% Slots,,,0.00,5.26,
11.094882426,S0-C3,Backend_Bound,53.63,% Slots,,,0.00,5.26,
11.094882426,S0-C3,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C3,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.25,
11.094882426,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.26,
11.094882426,S0-C3,Backend_Bound.Memory_Bound,35.58,% Slots,,,0.00,5.25,<==
11.094882426,S0-C3,Backend_Bound.Core_Bound,18.05,% Slots,,,0.00,5.25,
11.094882426,S0-C3,Retiring.Microcode_Sequencer,4.55,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.25,
11.094882426,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
11.094882426,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.25,
11.094882426,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C4,Backend_Bound,46.06,% Slots,,,0.00,5.26,
11.094882426,S0-C4,Backend_Bound.Memory_Bound,31.69,% Slots,,,0.00,5.26,<==
11.094882426,S0-C4,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.26,
11.094882426,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C5,Frontend_Bound,22.29,% Slots,,,0.00,5.27,
11.094882426,S0-C5,Backend_Bound,56.05,% Slots,,,0.00,5.26,
11.094882426,S0-C5,Retiring,27.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C5,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.26,
11.094882426,S0-C5,Backend_Bound.Memory_Bound,35.14,% Slots,,,0.00,5.26,<==
11.094882426,S0-C5,Backend_Bound.Core_Bound,20.90,% Slots,,,0.00,5.26,
11.094882426,S0-C5,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.26,
11.094882426,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
11.094882426,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.01,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.69,% Clocks,,,0.00,5.26,
11.094882426,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C6,Frontend_Bound,24.24,% Slots,,,0.00,5.26,
11.094882426,S0-C6,Backend_Bound,50.79,% Slots,,,0.00,5.26,
11.094882426,S0-C6,Retiring,19.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C6,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.26,
11.094882426,S0-C6,Backend_Bound.Memory_Bound,36.94,% Slots,,,0.00,5.26,
11.094882426,S0-C6,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.26,
11.094882426,S0-C6,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.26,
11.094882426,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
11.094882426,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
11.094882426,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C7,Backend_Bound,56.14,% Slots,,,0.00,5.26,<==
11.094882426,S0-C7,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S0-C7,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.26,
11.094882426,S0-C7,Backend_Bound.Core_Bound,30.04,% Slots,,,0.00,5.26,
11.094882426,S0-C7,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
11.094882426,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
11.094882426,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C0,Frontend_Bound,22.43,% Slots,,,0.00,5.26,
11.094882426,S1-C0,Backend_Bound,50.06,% Slots,,,0.00,5.26,
11.094882426,S1-C0,Retiring,28.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S1-C0,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.26,
11.094882426,S1-C0,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.26,
11.094882426,S1-C0,Backend_Bound.Core_Bound,32.60,% Slots,,,0.00,5.26,
11.094882426,S1-C0,Retiring.Microcode_Sequencer,3.79,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.32,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
11.094882426,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.76,% Clocks,,,0.00,5.25,<==
11.094882426,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C1,Backend_Bound,47.92,% Slots,,,0.00,5.26,<==
11.094882426,S1-C1,Backend_Bound.Memory_Bound,24.35,% Slots,,,0.00,5.26,
11.094882426,S1-C1,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.26,
11.094882426,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
11.094882426,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.76,% Clocks,,,0.00,5.25,
11.094882426,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C2,Frontend_Bound,31.70,% Slots,,,0.00,5.26,
11.094882426,S1-C2,Backend_Bound,16.02,% Slots,,,0.00,5.26,
11.094882426,S1-C2,Retiring,47.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S1-C2,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.26,
11.094882426,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.26,
11.094882426,S1-C2,Retiring.Microcode_Sequencer,3.64,% Slots,,idq.ms_uops,0.00,5.26,<==
11.094882426,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.26,
11.094882426,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
11.094882426,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.81,% Core_Clocks,,,0.00,5.26,
11.094882426,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C3,Frontend_Bound,20.89,% Slots,,,0.00,5.26,
11.094882426,S1-C3,Backend_Bound,46.64,% Slots,,,0.00,5.26,
11.094882426,S1-C3,Retiring,22.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
11.094882426,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.89,% Slots,,,0.00,5.26,
11.094882426,S1-C3,Backend_Bound.Core_Bound,37.80,% Slots,,,0.00,5.26,
11.094882426,S1-C3,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.27,
11.094882426,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.82,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.41,% Core_Clocks,,,0.00,10.52,
11.094882426,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.49,% Clocks,,,0.00,5.25,<==
11.094882426,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C4,Backend_Bound,61.55,% Slots,,,0.00,5.26,
11.094882426,S1-C4,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S1-C4,Backend_Bound.Memory_Bound,21.15,% Slots,,,0.00,5.26,
11.094882426,S1-C4,Backend_Bound.Core_Bound,40.40,% Slots,,,0.00,5.26,<==
11.094882426,S1-C4,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
11.094882426,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
11.094882426,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C5,Backend_Bound,58.74,% Slots,,,0.00,5.26,
11.094882426,S1-C5,Retiring,31.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S1-C5,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.26,
11.094882426,S1-C5,Backend_Bound.Core_Bound,32.49,% Slots,,,0.00,5.26,
11.094882426,S1-C5,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.92,% Clocks,,idq.ms_switches,0.00,5.26,
11.094882426,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
11.094882426,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
11.094882426,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.09,% Clocks,,,0.00,5.25,<==
11.094882426,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C6,Bad_Speculation,10.15,% Slots,,,0.00,5.26,
11.094882426,S1-C6,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.094882426,S1-C6,Backend_Bound,36.81,% Slots,,,0.00,5.26,
11.094882426,S1-C6,Backend_Bound.Memory_Bound,15.42,% Slots,,,0.00,5.26,
11.094882426,S1-C6,Backend_Bound.Core_Bound,21.38,% Slots,,,0.00,5.26,<==
11.094882426,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.094882426,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C7,Frontend_Bound,24.00,% Slots,,,0.00,5.26,
11.094882426,S1-C7,Backend_Bound,45.14,% Slots,,,0.00,5.26,
11.094882426,S1-C7,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.094882426,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.26,
11.094882426,S1-C7,Backend_Bound.Memory_Bound,20.04,% Slots,,,0.00,5.26,
11.094882426,S1-C7,Backend_Bound.Core_Bound,25.11,% Slots,,,0.00,5.26,
11.094882426,S1-C7,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.26,
11.094882426,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.25,
11.094882426,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.78,% Core_Clocks,,,0.00,5.26,
11.094882426,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
11.094882426,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.78,% Clocks,,,0.00,5.26,<==
11.094882426,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
11.094882426,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
12.595388138,S0-C0,Backend_Bound,63.75,% Slots,,,0.00,5.06,
12.595388138,S0-C0,Backend_Bound.Memory_Bound,36.02,% Slots,,,0.00,5.06,
12.595388138,S0-C0,Backend_Bound.Core_Bound,27.74,% Slots,,,0.00,5.06,
12.595388138,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
12.595388138,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C1,Frontend_Bound,20.36,% Slots,,,0.00,5.06,
12.595388138,S0-C1,Backend_Bound,53.80,% Slots,,,0.00,5.06,
12.595388138,S0-C1,Retiring,20.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S0-C1,Backend_Bound.Memory_Bound,33.72,% Slots,,,0.00,5.06,
12.595388138,S0-C1,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.06,
12.595388138,S0-C1,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.57,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.595388138,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.34,% Clocks,,,0.00,5.06,
12.595388138,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C2,Frontend_Bound,33.67,% Slots,,,0.00,5.06,
12.595388138,S0-C2,Backend_Bound,32.68,% Slots,,,0.00,5.06,
12.595388138,S0-C2,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S0-C2,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.06,
12.595388138,S0-C2,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.06,
12.595388138,S0-C2,Retiring.Microcode_Sequencer,4.21,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.24,% Clocks,,idq.ms_switches,0.00,5.33,<==
12.595388138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.33,
12.595388138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.33,
12.595388138,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
12.595388138,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.595388138,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.21,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,
12.595388138,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C3,Frontend_Bound,25.95,% Slots,,,0.00,5.06,
12.595388138,S0-C3,Backend_Bound,51.11,% Slots,,,0.00,5.06,
12.595388138,S0-C3,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S0-C3,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S0-C3,Backend_Bound.Memory_Bound,35.79,% Slots,,,0.00,5.06,
12.595388138,S0-C3,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.06,
12.595388138,S0-C3,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.33,
12.595388138,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
12.595388138,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
12.595388138,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C4,Frontend_Bound,26.18,% Slots,,,0.00,5.06,
12.595388138,S0-C4,Backend_Bound,51.41,% Slots,,,0.00,5.06,
12.595388138,S0-C4,Retiring,23.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S0-C4,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S0-C4,Backend_Bound.Memory_Bound,39.78,% Slots,,,0.00,5.06,
12.595388138,S0-C4,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.06,
12.595388138,S0-C4,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.33,
12.595388138,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
12.595388138,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.595388138,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C5,Frontend_Bound,39.24,% Slots,,,0.00,5.06,
12.595388138,S0-C5,Backend_Bound,25.55,% Slots,,,0.00,5.06,
12.595388138,S0-C5,Retiring,24.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S0-C5,Frontend_Bound.Frontend_Latency,46.85,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S0-C5,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.06,
12.595388138,S0-C5,Retiring.Microcode_Sequencer,10.86,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.89,% Clocks,,idq.ms_switches,0.00,5.33,<==
12.595388138,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C6,Backend_Bound,60.14,% Slots,,,0.00,5.06,
12.595388138,S0-C6,Backend_Bound.Memory_Bound,47.01,% Slots,,,0.00,5.06,
12.595388138,S0-C6,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.06,
12.595388138,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
12.595388138,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,27.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
12.595388138,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C7,Frontend_Bound,27.72,% Slots,,,0.00,5.07,
12.595388138,S0-C7,Backend_Bound,54.03,% Slots,,,0.00,5.07,
12.595388138,S0-C7,Retiring,14.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.595388138,S0-C7,Frontend_Bound.Frontend_Latency,27.91,% Slots,,rs_events.empty_end,0.00,5.07,
12.595388138,S0-C7,Backend_Bound.Memory_Bound,50.19,% Slots,,,0.00,5.07,
12.595388138,S0-C7,Retiring.Microcode_Sequencer,4.15,% Slots,,idq.ms_uops,0.00,5.07,
12.595388138,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.33,
12.595388138,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.09,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
12.595388138,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
12.595388138,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
12.595388138,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C0,Frontend_Bound,22.51,% Slots,,,0.00,5.06,
12.595388138,S1-C0,Backend_Bound,53.57,% Slots,,,0.00,5.06,
12.595388138,S1-C0,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S1-C0,Frontend_Bound.Frontend_Latency,15.41,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S1-C0,Backend_Bound.Memory_Bound,49.90,% Slots,,,0.00,5.06,
12.595388138,S1-C0,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.33,
12.595388138,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
12.595388138,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.595388138,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,25.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
12.595388138,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C1,Backend_Bound,64.94,% Slots,,,0.00,5.06,
12.595388138,S1-C1,Retiring,35.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.595388138,S1-C1,Backend_Bound.Memory_Bound,101.02,% Slots,,,0.00,5.06,
12.595388138,S1-C1,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.06,
12.595388138,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.595388138,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
12.595388138,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C2,Frontend_Bound,33.01,% Slots,,,0.00,5.06,
12.595388138,S1-C2,Backend_Bound,16.77,% Slots,,,0.00,5.06,
12.595388138,S1-C2,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.06,<==
12.595388138,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.06,
12.595388138,S1-C2,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.06,
12.595388138,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.33,
12.595388138,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
12.595388138,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.74,% Core_Clocks,,,0.00,5.33,
12.595388138,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C3,Backend_Bound,61.08,% Slots,,,0.00,5.06,
12.595388138,S1-C3,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
12.595388138,S1-C3,Backend_Bound.Memory_Bound,41.97,% Slots,,,0.00,5.06,
12.595388138,S1-C3,Backend_Bound.Core_Bound,19.11,% Slots,,,0.00,5.06,
12.595388138,S1-C3,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.15,
12.595388138,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.46,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.99,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
12.595388138,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C4,Backend_Bound,57.97,% Slots,,,0.00,5.06,
12.595388138,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.595388138,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.595388138,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C5,Frontend_Bound,24.66,% Slots,,,0.00,5.06,
12.595388138,S1-C5,Backend_Bound,48.94,% Slots,,,0.00,5.06,
12.595388138,S1-C5,Retiring,23.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
12.595388138,S1-C5,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.06,
12.595388138,S1-C5,Backend_Bound.Memory_Bound,41.35,% Slots,,,0.00,5.06,<==
12.595388138,S1-C5,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.15,
12.595388138,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.33,
12.595388138,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.00,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
12.595388138,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
12.595388138,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.96,% Clocks,,idq.ms_switches,0.00,5.33,
12.595388138,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.595388138,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.28,% Slots,,,0.00,5.06,
12.595388138,S1-C6,Backend_Bound.Memory_Bound,28.07,% Slots,,,0.00,5.06,
12.595388138,S1-C6,Backend_Bound.Core_Bound,31.78,% Slots,,,0.00,5.06,
12.595388138,S1-C6,Backend_Bound,59.84,% Slots,,,0.00,5.06,<==
12.595388138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.43,% Core_Clocks,,,0.00,5.33,
12.595388138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.89,% Core_Clocks,,,0.00,10.66,
12.595388138,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,
12.595388138,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.87,% Clocks,,,0.00,5.07,
12.595388138,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.06,
12.595388138,S1-C7,Backend_Bound.Memory_Bound,32.73,% Slots,,,0.00,5.06,
12.595388138,S1-C7,Backend_Bound.Core_Bound,23.22,% Slots,,,0.00,5.06,
12.595388138,S1-C7,Backend_Bound,55.95,% Slots,,,0.00,5.06,
12.595388138,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.75,% Core_Clocks,,,0.00,5.33,
12.595388138,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.14,% Core_Clocks,,,0.00,5.33,
12.595388138,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.595388138,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.595388138,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,25.33,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
12.595388138,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.595388138,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
14.09161142,S0-C0,Frontend_Bound,22.21,% Slots,,,0.00,5.08,
14.09161142,S0-C0,Backend_Bound,51.89,% Slots,,,0.00,5.08,<==
14.09161142,S0-C0,Retiring,26.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
14.09161142,S0-C0,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.35,
14.09161142,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.34,
14.09161142,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C1,Backend_Bound,48.83,% Slots,,,0.00,5.08,
14.09161142,S0-C1,Retiring,30.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
14.09161142,S0-C1,Backend_Bound.Memory_Bound,43.55,% Slots,,,0.00,5.08,
14.09161142,S0-C1,Retiring.Microcode_Sequencer,10.85,% Slots,,idq.ms_uops,0.00,5.35,
14.09161142,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.26,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.47,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
14.09161142,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C2,Backend_Bound,63.60,% Slots,,,0.00,5.08,<==
14.09161142,S0-C2,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C2,Backend_Bound.Memory_Bound,33.88,% Slots,,,0.00,5.08,
14.09161142,S0-C2,Backend_Bound.Core_Bound,29.71,% Slots,,,0.00,5.08,
14.09161142,S0-C2,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.08,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,
14.09161142,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C3,Frontend_Bound,20.02,% Slots,,,0.00,5.08,
14.09161142,S0-C3,Backend_Bound,49.06,% Slots,,,0.00,5.08,
14.09161142,S0-C3,Retiring,28.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C3,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S0-C3,Backend_Bound.Core_Bound,80.12,% Slots,,,0.00,5.08,<==
14.09161142,S0-C3,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
14.09161142,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.34,
14.09161142,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C4,Frontend_Bound,28.15,% Slots,,,0.00,5.08,
14.09161142,S0-C4,Backend_Bound,38.46,% Slots,,,0.00,5.08,<==
14.09161142,S0-C4,Retiring,26.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C4,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.08,
14.09161142,S0-C4,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.34,
14.09161142,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.83,% Core_Clocks,,,0.00,5.34,
14.09161142,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.64,% Core_Clocks,,,0.00,5.08,
14.09161142,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C5,Backend_Bound,69.38,% Slots,,,0.00,5.08,
14.09161142,S0-C5,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C5,Backend_Bound.Memory_Bound,63.46,% Slots,,,0.00,5.08,
14.09161142,S0-C5,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.36,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,33.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C6,Backend_Bound,59.84,% Slots,,,0.00,5.08,
14.09161142,S0-C6,Retiring,26.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C6,Backend_Bound.Memory_Bound,36.39,% Slots,,,0.00,5.08,
14.09161142,S0-C6,Backend_Bound.Core_Bound,23.44,% Slots,,,0.00,5.08,
14.09161142,S0-C6,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.34,
14.09161142,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,31.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.36,% Clocks,,,0.00,5.08,
14.09161142,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C7,Backend_Bound,60.38,% Slots,,,0.00,5.07,
14.09161142,S0-C7,Retiring,26.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S0-C7,Backend_Bound.Core_Bound,75.57,% Slots,,,0.00,5.07,<==
14.09161142,S0-C7,Retiring.Microcode_Sequencer,9.19,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.48,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C0,Frontend_Bound,45.37,% Slots,,,0.00,5.08,
14.09161142,S1-C0,Backend_Bound,25.93,% Slots,,,0.00,5.08,
14.09161142,S1-C0,Retiring,12.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S1-C0,Frontend_Bound.Frontend_Latency,36.67,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.08,
14.09161142,S1-C0,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.08,
14.09161142,S1-C0,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
14.09161142,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.35,<==
14.09161142,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.34,% Core_Clocks,,,0.00,5.35,
14.09161142,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,
14.09161142,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C1,Frontend_Bound,22.79,% Slots,,,0.00,5.07,
14.09161142,S1-C1,Backend_Bound,54.29,% Slots,,,0.00,5.07,
14.09161142,S1-C1,Retiring,22.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
14.09161142,S1-C1,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.07,
14.09161142,S1-C1,Backend_Bound.Memory_Bound,37.41,% Slots,,,0.00,5.07,
14.09161142,S1-C1,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.07,
14.09161142,S1-C1,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.34,
14.09161142,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.35,
14.09161142,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
14.09161142,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.43,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
14.09161142,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.09,% Clocks,,,0.00,5.08,
14.09161142,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C2,Frontend_Bound,20.40,% Slots,,,0.00,5.07,
14.09161142,S1-C2,Backend_Bound,41.08,% Slots,,,0.00,5.07,
14.09161142,S1-C2,Backend_Bound.Memory_Bound,25.77,% Slots,,,0.00,5.07,
14.09161142,S1-C2,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.07,
14.09161142,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
14.09161142,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C3,Frontend_Bound,20.46,% Slots,,,0.00,5.35,
14.09161142,S1-C3,Backend_Bound,57.30,% Slots,,,0.00,5.35,
14.09161142,S1-C3,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
14.09161142,S1-C3,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S1-C3,Backend_Bound.Memory_Bound,55.27,% Slots,,,0.00,5.08,
14.09161142,S1-C3,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.08,
14.09161142,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.35,
14.09161142,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
14.09161142,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
14.09161142,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C4,Backend_Bound,61.82,% Slots,,,0.00,5.35,
14.09161142,S1-C4,Retiring,20.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
14.09161142,S1-C4,Backend_Bound.Memory_Bound,46.50,% Slots,,,0.00,5.08,
14.09161142,S1-C4,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.08,
14.09161142,S1-C4,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.08,
14.09161142,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,22.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.33,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C5,Backend_Bound,59.22,% Slots,,,0.00,5.36,
14.09161142,S1-C5,Retiring,28.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
14.09161142,S1-C5,Backend_Bound.Memory_Bound,46.38,% Slots,,,0.00,5.08,
14.09161142,S1-C5,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.08,
14.09161142,S1-C5,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.08,
14.09161142,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.40,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
14.09161142,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,28.25,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.32,% Clocks,,,0.00,5.08,
14.09161142,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C6,Frontend_Bound,29.28,% Slots,,,0.00,5.36,
14.09161142,S1-C6,Backend_Bound,45.06,% Slots,,,0.00,5.36,
14.09161142,S1-C6,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
14.09161142,S1-C6,Frontend_Bound.Frontend_Latency,23.16,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S1-C6,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.08,
14.09161142,S1-C6,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.08,
14.09161142,S1-C6,Retiring.Microcode_Sequencer,4.88,% Slots,,idq.ms_uops,0.00,5.08,
14.09161142,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,0.00,5.35,
14.09161142,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
14.09161142,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.87,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
14.09161142,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
14.09161142,S1-C7,Frontend_Bound,34.56,% Slots,,,0.00,5.35,
14.09161142,S1-C7,Backend_Bound,43.53,% Slots,,,0.00,5.35,
14.09161142,S1-C7,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
14.09161142,S1-C7,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.08,
14.09161142,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.07,
14.09161142,S1-C7,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.08,<==
14.09161142,S1-C7,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.08,
14.09161142,S1-C7,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.08,
14.09161142,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.35,
14.09161142,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
14.09161142,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.35,
14.09161142,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.92,% Core_Clocks,,,0.00,5.35,
14.09161142,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
14.09161142,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
14.09161142,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
14.09161142,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
14.09161142,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
15.580988454,S0-C0,Frontend_Bound,25.41,% Slots,,,0.00,5.37,
15.580988454,S0-C0,Bad_Speculation,13.90,% Slots,,,0.00,5.37,
15.580988454,S0-C0,Backend_Bound,24.39,% Slots,,,0.00,5.37,
15.580988454,S0-C0,Retiring,30.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
15.580988454,S0-C0,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.66,% Slots,,,0.00,5.37,
15.580988454,S0-C0,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.580988454,S0-C0,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.11,
15.580988454,S0-C0,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.11,<==
15.580988454,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
15.580988454,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.47,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.41,% Core_Clocks,,,0.00,5.1,
15.580988454,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C1,Backend_Bound,61.96,% Slots,,,0.00,5.37,
15.580988454,S0-C1,Retiring,25.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
15.580988454,S0-C1,Backend_Bound.Memory_Bound,45.13,% Slots,,,0.00,5.11,
15.580988454,S0-C1,Backend_Bound.Core_Bound,16.83,% Slots,,,0.00,5.11,
15.580988454,S0-C1,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.1,
15.580988454,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.23,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
15.580988454,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.72,% Clocks,,,0.00,5.37,
15.580988454,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S0-C2,Backend_Bound,54.27,% Slots,,,0.00,5.37,
15.580988454,S0-C2,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C2,Backend_Bound.Memory_Bound,39.53,% Slots,,,0.00,5.11,<==
15.580988454,S0-C2,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.11,
15.580988454,S0-C2,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.11,
15.580988454,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
15.580988454,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C3,Backend_Bound,59.50,% Slots,,,0.00,5.37,
15.580988454,S0-C3,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C3,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.11,
15.580988454,S0-C3,Backend_Bound.Core_Bound,37.65,% Slots,,,0.00,5.11,
15.580988454,S0-C3,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.17,% Clocks,,idq.ms_switches,0.00,5.11,
15.580988454,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.54,% Clocks,,,0.00,5.37,<==
15.580988454,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C4,Backend_Bound,63.50,% Slots,,,0.00,5.38,
15.580988454,S0-C4,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C4,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.11,
15.580988454,S0-C4,Backend_Bound.Core_Bound,34.70,% Slots,,,0.00,5.11,
15.580988454,S0-C4,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
15.580988454,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.79,% Clocks,,,0.00,5.37,<==
15.580988454,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C5,Backend_Bound,65.13,% Slots,,,0.00,5.37,
15.580988454,S0-C5,Retiring,15.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C5,Backend_Bound.Memory_Bound,19.14,% Slots,,,0.00,5.1,
15.580988454,S0-C5,Backend_Bound.Core_Bound,45.99,% Slots,,,0.00,5.1,
15.580988454,S0-C5,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.71,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.82,% Clocks,,,0.00,5.37,<==
15.580988454,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C6,Backend_Bound,63.86,% Slots,,,0.00,5.37,<==
15.580988454,S0-C6,Retiring,26.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C6,Backend_Bound.Memory_Bound,32.59,% Slots,,,0.00,5.1,
15.580988454,S0-C6,Backend_Bound.Core_Bound,31.27,% Slots,,,0.00,5.1,
15.580988454,S0-C6,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.26,% Clocks,,,0.00,5.37,
15.580988454,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C7,Backend_Bound,68.15,% Slots,,,0.00,5.37,
15.580988454,S0-C7,Retiring,31.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S0-C7,Backend_Bound.Memory_Bound,20.77,% Slots,,,0.00,5.11,
15.580988454,S0-C7,Backend_Bound.Core_Bound,47.38,% Slots,,,0.00,5.11,
15.580988454,S0-C7,Retiring.Microcode_Sequencer,10.85,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.54,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
15.580988454,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.78,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
15.580988454,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.98,% Clocks,,,0.00,5.37,<==
15.580988454,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C0,Frontend_Bound,21.14,% Slots,,,0.00,5.38,
15.580988454,S1-C0,Backend_Bound,42.85,% Slots,,,0.00,5.38,
15.580988454,S1-C0,Retiring,24.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C0,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S1-C0,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.1,
15.580988454,S1-C0,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.1,
15.580988454,S1-C0,Retiring.Microcode_Sequencer,3.54,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
15.580988454,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C1,Frontend_Bound,24.28,% Slots,,,0.00,5.37,
15.580988454,S1-C1,Backend_Bound,50.49,% Slots,,,0.00,5.37,
15.580988454,S1-C1,Retiring,22.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C1,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S1-C1,Backend_Bound.Memory_Bound,46.67,% Slots,,,0.00,5.11,
15.580988454,S1-C1,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.1,
15.580988454,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
15.580988454,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
15.580988454,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C2,Backend_Bound,66.76,% Slots,,,0.00,5.37,
15.580988454,S1-C2,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C2,Backend_Bound.Memory_Bound,47.84,% Slots,,,0.00,5.1,
15.580988454,S1-C2,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.1,
15.580988454,S1-C2,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.86,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.85,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,<==
15.580988454,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C3,Frontend_Bound,32.85,% Slots,,,0.00,5.37,
15.580988454,S1-C3,Backend_Bound,15.91,% Slots,,,0.00,5.37,
15.580988454,S1-C3,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.37,<==
15.580988454,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.37,
15.580988454,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.1,
15.580988454,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.30,% Core_Clocks,,,0.00,5.1,
15.580988454,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C4,Backend_Bound,59.74,% Slots,,,0.00,5.37,
15.580988454,S1-C4,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C4,Backend_Bound.Memory_Bound,97.55,% Slots,,,0.00,5.11,<==
15.580988454,S1-C4,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
15.580988454,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
15.580988454,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C5,Frontend_Bound,22.71,% Slots,,,0.00,5.37,
15.580988454,S1-C5,Backend_Bound,54.15,% Slots,,,0.00,5.37,
15.580988454,S1-C5,Retiring,26.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C5,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S1-C5,Backend_Bound.Memory_Bound,53.83,% Slots,,,0.00,5.11,<==
15.580988454,S1-C5,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.1,
15.580988454,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
15.580988454,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
15.580988454,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
15.580988454,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C6,Frontend_Bound,26.09,% Slots,,,0.00,5.38,
15.580988454,S1-C6,Backend_Bound,52.18,% Slots,,,0.00,5.38,
15.580988454,S1-C6,Retiring,28.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C6,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S1-C6,Backend_Bound.Memory_Bound,56.62,% Slots,,,0.00,5.11,<==
15.580988454,S1-C6,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.1,
15.580988454,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.84,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.1,
15.580988454,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
15.580988454,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
15.580988454,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C7,Frontend_Bound,24.03,% Slots,,,0.00,5.37,
15.580988454,S1-C7,Backend_Bound,55.12,% Slots,,,0.00,5.37,
15.580988454,S1-C7,Retiring,22.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
15.580988454,S1-C7,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.37,
15.580988454,S1-C7,Backend_Bound.Memory_Bound,56.81,% Slots,,,0.00,5.11,
15.580988454,S1-C7,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.37,
15.580988454,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.1,
15.580988454,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
15.580988454,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.60,% Clocks,,idq.ms_switches,0.00,5.1,
15.580988454,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
15.580988454,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
15.580988454,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
15.580988454,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
15.580988454,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
15.580988454,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
15.580988454,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
15.580988454,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
17.077224602,S0-C0,Frontend_Bound,21.07,% Slots,,,0.00,5.07,
17.077224602,S0-C0,Backend_Bound,55.62,% Slots,,,0.00,5.07,
17.077224602,S0-C0,Retiring,24.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C0,Backend_Bound.Memory_Bound,45.65,% Slots,,,0.00,5.07,
17.077224602,S0-C0,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.20,% Clocks,,idq.ms_switches,0.00,5.34,
17.077224602,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.33,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
17.077224602,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,28.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
17.077224602,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C1,Frontend_Bound,22.48,% Slots,,,0.00,5.07,
17.077224602,S0-C1,Backend_Bound,51.69,% Slots,,,0.00,5.07,
17.077224602,S0-C1,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C1,Backend_Bound.Memory_Bound,39.15,% Slots,,,0.00,5.07,
17.077224602,S0-C1,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.07,
17.077224602,S0-C1,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
17.077224602,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.16,% Clocks,,,0.00,5.08,
17.077224602,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C2,Frontend_Bound,22.26,% Slots,,,0.00,5.07,
17.077224602,S0-C2,Backend_Bound,56.12,% Slots,,,0.00,5.07,
17.077224602,S0-C2,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C2,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.07,
17.077224602,S0-C2,Backend_Bound.Memory_Bound,44.13,% Slots,,,0.00,5.07,
17.077224602,S0-C2,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.07,
17.077224602,S0-C2,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
17.077224602,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.40,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
17.077224602,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C3,Frontend_Bound,31.15,% Slots,,,0.00,5.07,
17.077224602,S0-C3,Backend_Bound,42.39,% Slots,,,0.00,5.07,
17.077224602,S0-C3,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C3,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.07,
17.077224602,S0-C3,Frontend_Bound.Frontend_Bandwidth,33.42,% Slots,,,0.00,5.07,
17.077224602,S0-C3,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.07,
17.077224602,S0-C3,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.07,
17.077224602,S0-C3,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.35,
17.077224602,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
17.077224602,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.41,% Core_Clocks,,,0.00,5.35,
17.077224602,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
17.077224602,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C4,Frontend_Bound,21.22,% Slots,,,0.00,5.08,
17.077224602,S0-C4,Backend_Bound,56.34,% Slots,,,0.00,5.08,
17.077224602,S0-C4,Retiring,26.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
17.077224602,S0-C4,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,0.00,5.08,
17.077224602,S0-C4,Backend_Bound.Memory_Bound,45.10,% Slots,,,0.00,5.08,
17.077224602,S0-C4,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.08,
17.077224602,S0-C4,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.08,
17.077224602,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.35,
17.077224602,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
17.077224602,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.83,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
17.077224602,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.54,% Clocks,,,0.00,5.08,
17.077224602,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
17.077224602,S0-C5,Backend_Bound,61.90,% Slots,,,0.00,5.07,<==
17.077224602,S0-C5,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C5,Backend_Bound.Memory_Bound,31.69,% Slots,,,0.00,5.07,
17.077224602,S0-C5,Backend_Bound.Core_Bound,30.21,% Slots,,,0.00,5.07,
17.077224602,S0-C5,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C6,Frontend_Bound,22.71,% Slots,,,0.00,5.07,
17.077224602,S0-C6,Backend_Bound,54.75,% Slots,,,0.00,5.07,
17.077224602,S0-C6,Retiring,22.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C6,Backend_Bound.Memory_Bound,45.20,% Slots,,,0.00,5.07,<==
17.077224602,S0-C6,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
17.077224602,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C7,Backend_Bound,57.34,% Slots,,,0.00,5.07,
17.077224602,S0-C7,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S0-C7,Backend_Bound.Memory_Bound,31.37,% Slots,,,0.00,5.07,<==
17.077224602,S0-C7,Backend_Bound.Core_Bound,25.96,% Slots,,,0.00,5.07,
17.077224602,S0-C7,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
17.077224602,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
17.077224602,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C0,Backend_Bound,66.87,% Slots,,,0.00,5.08,<==
17.077224602,S1-C0,Retiring,25.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077224602,S1-C0,Backend_Bound.Memory_Bound,32.73,% Slots,,,0.00,5.08,
17.077224602,S1-C0,Backend_Bound.Core_Bound,34.14,% Slots,,,0.00,5.08,
17.077224602,S1-C0,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.07,
17.077224602,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.41,% Clocks,,,0.00,5.08,
17.077224602,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C1,Backend_Bound,50.03,% Slots,,,0.00,5.07,
17.077224602,S1-C1,Backend_Bound.Memory_Bound,19.41,% Slots,,,0.00,5.07,
17.077224602,S1-C1,Backend_Bound.Core_Bound,30.62,% Slots,,,0.00,5.07,<==
17.077224602,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C2,Backend_Bound,60.75,% Slots,,,0.00,5.07,
17.077224602,S1-C2,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.07,
17.077224602,S1-C2,Backend_Bound.Core_Bound,43.55,% Slots,,,0.00,5.07,<==
17.077224602,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,16.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C3,Frontend_Bound,32.28,% Slots,,,0.00,5.08,<==
17.077224602,S1-C3,Backend_Bound,18.55,% Slots,,,0.00,5.08,
17.077224602,S1-C3,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.08,
17.077224602,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.47,% Slots,,,0.00,5.08,
17.077224602,S1-C3,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.08,
17.077224602,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.35,
17.077224602,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
17.077224602,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.10,% Core_Clocks,,,0.00,5.35,
17.077224602,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.63,% Slots,,,0.00,5.08,
17.077224602,S1-C4,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.08,
17.077224602,S1-C4,Backend_Bound.Core_Bound,33.31,% Slots,,,0.00,5.08,<==
17.077224602,S1-C4,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.08,
17.077224602,S1-C4,Backend_Bound,54.45,% Slots,,,0.00,5.08,
17.077224602,S1-C4,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
17.077224602,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.82,% Core_Clocks,,,0.00,10.66,
17.077224602,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
17.077224602,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C5,Backend_Bound,57.41,% Slots,,,0.00,5.08,
17.077224602,S1-C5,Retiring,20.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
17.077224602,S1-C5,Backend_Bound.Memory_Bound,32.64,% Slots,,,0.00,5.08,
17.077224602,S1-C5,Backend_Bound.Core_Bound,24.76,% Slots,,,0.00,5.08,
17.077224602,S1-C5,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.08,
17.077224602,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.11,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077224602,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
17.077224602,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
17.077224602,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C6,Backend_Bound,62.05,% Slots,,,0.00,5.07,
17.077224602,S1-C6,Retiring,28.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
17.077224602,S1-C6,Backend_Bound.Memory_Bound,25.00,% Slots,,,0.00,5.07,
17.077224602,S1-C6,Backend_Bound.Core_Bound,37.05,% Slots,,,0.00,5.07,
17.077224602,S1-C6,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.08,
17.077224602,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.14,% Clocks,,idq.ms_switches,0.00,5.35,
17.077224602,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.94,% Clocks,,,0.00,5.08,<==
17.077224602,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.07,
17.077224602,S1-C7,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.07,
17.077224602,S1-C7,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.07,
17.077224602,S1-C7,Backend_Bound.Core_Bound,21.20,% Slots,,,0.00,5.07,
17.077224602,S1-C7,Bad_Speculation,11.03,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.07,
17.077224602,S1-C7,Backend_Bound,41.45,% Slots,,,0.00,5.07,<==
17.077224602,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.47,% Core_Clocks,,,0.00,5.35,
17.077224602,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.48,% Core_Clocks,,,0.00,5.32,
17.077224602,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.077224602,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
17.077224602,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
17.077224602,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.077224602,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
18.581149046,S0-C0,Frontend_Bound,24.16,% Slots,,,0.00,5.18,
18.581149046,S0-C0,Backend_Bound,50.18,% Slots,,,0.00,5.18,
18.581149046,S0-C0,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S0-C0,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S0-C0,Backend_Bound.Memory_Bound,41.91,% Slots,,,0.00,5.05,<==
18.581149046,S0-C0,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.32,
18.581149046,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.96,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
18.581149046,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.581149046,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
18.581149046,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C1,Frontend_Bound,25.81,% Slots,,,0.00,5.19,
18.581149046,S0-C1,Backend_Bound,55.36,% Slots,,,0.00,5.19,
18.581149046,S0-C1,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.581149046,S0-C1,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S0-C1,Backend_Bound.Memory_Bound,41.82,% Slots,,,0.00,5.05,
18.581149046,S0-C1,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.05,
18.581149046,S0-C1,Retiring.Microcode_Sequencer,4.97,% Slots,,idq.ms_uops,0.00,5.32,
18.581149046,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.32,
18.581149046,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
18.581149046,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.91,% Clocks,,,0.00,5.2,
18.581149046,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C2,Frontend_Bound,27.19,% Slots,,,0.00,5.19,
18.581149046,S0-C2,Backend_Bound,51.41,% Slots,,,0.00,5.19,
18.581149046,S0-C2,Retiring,22.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S0-C2,Frontend_Bound.Frontend_Latency,42.59,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S0-C2,Backend_Bound.Core_Bound,69.97,% Slots,,,0.00,5.05,
18.581149046,S0-C2,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.32,
18.581149046,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.92,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.94,% Clocks,,,0.00,5.2,<==
18.581149046,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C3,Backend_Bound,61.69,% Slots,,,0.00,5.19,
18.581149046,S0-C3,Retiring,21.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S0-C3,Backend_Bound.Memory_Bound,33.44,% Slots,,,0.00,5.05,<==
18.581149046,S0-C3,Backend_Bound.Core_Bound,28.25,% Slots,,,0.00,5.05,
18.581149046,S0-C3,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
18.581149046,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C4,Frontend_Bound,26.67,% Slots,,,0.00,5.19,
18.581149046,S0-C4,Backend_Bound,49.70,% Slots,,,0.00,5.19,
18.581149046,S0-C4,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S0-C4,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.05,
18.581149046,S0-C4,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.05,
18.581149046,S0-C4,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.05,
18.581149046,S0-C4,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.32,
18.581149046,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.40,% Core_Clocks,,,0.00,5.32,
18.581149046,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.06,
18.581149046,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
18.581149046,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.77,% Clocks,,,0.00,5.19,
18.581149046,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C5,Backend_Bound,62.00,% Slots,,,0.00,5.19,
18.581149046,S0-C5,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S0-C5,Backend_Bound.Memory_Bound,48.47,% Slots,,,0.00,5.05,
18.581149046,S0-C5,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.05,
18.581149046,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.42,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.67,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
18.581149046,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.581149046,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,26.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
18.581149046,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C6,Frontend_Bound,26.56,% Slots,,,0.00,5.19,
18.581149046,S0-C6,Backend_Bound,50.67,% Slots,,,0.00,5.19,
18.581149046,S0-C6,Retiring,19.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.581149046,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.70,% Slots,,,0.00,5.05,
18.581149046,S0-C6,Backend_Bound.Memory_Bound,41.52,% Slots,,,0.00,5.05,
18.581149046,S0-C6,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.32,
18.581149046,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.31,% Core_Clocks,,,0.00,5.32,
18.581149046,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.93,% Core_Clocks,,,0.00,5.05,
18.581149046,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,8.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
18.581149046,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.581149046,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.81,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
18.581149046,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C7,Backend_Bound,60.79,% Slots,,,0.00,5.19,
18.581149046,S0-C7,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.581149046,S0-C7,Backend_Bound.Memory_Bound,36.96,% Slots,,,0.00,5.05,
18.581149046,S0-C7,Backend_Bound.Core_Bound,23.82,% Slots,,,0.00,5.05,
18.581149046,S0-C7,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.32,
18.581149046,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
18.581149046,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,27.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
18.581149046,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C0,Frontend_Bound,22.21,% Slots,,,0.00,5.19,
18.581149046,S1-C0,Backend_Bound,48.60,% Slots,,,0.00,5.19,
18.581149046,S1-C0,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S1-C0,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S1-C0,Backend_Bound.Memory_Bound,43.21,% Slots,,,0.00,5.05,
18.581149046,S1-C0,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.31,
18.581149046,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
18.581149046,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.31,
18.581149046,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
18.581149046,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
18.581149046,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
18.581149046,S1-C1,Backend_Bound,69.42,% Slots,,,0.00,5.19,
18.581149046,S1-C1,Backend_Bound.Memory_Bound,37.94,% Slots,,,0.00,5.05,<==
18.581149046,S1-C1,Backend_Bound.Core_Bound,31.48,% Slots,,,0.00,5.05,
18.581149046,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C2,Frontend_Bound,32.74,% Slots,,,0.00,5.19,
18.581149046,S1-C2,Backend_Bound,44.19,% Slots,,,0.00,5.19,
18.581149046,S1-C2,Retiring,16.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.581149046,S1-C2,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S1-C2,Backend_Bound.Memory_Bound,94.05,% Slots,,,0.00,5.05,
18.581149046,S1-C2,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.31,
18.581149046,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.32,
18.581149046,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
18.581149046,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C3,Frontend_Bound,33.45,% Slots,,,0.00,5.31,<==
18.581149046,S1-C3,Backend_Bound,16.05,% Slots,,,0.00,5.31,
18.581149046,S1-C3,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.11,% Slots,,,0.00,5.05,
18.581149046,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.31,
18.581149046,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.65,% Core_Clocks,,,0.00,5.32,
18.581149046,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.16,% Core_Clocks,,,0.00,10.12,
18.581149046,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C4,Frontend_Bound,36.25,% Slots,,,0.00,5.31,
18.581149046,S1-C4,Backend_Bound,39.98,% Slots,,,0.00,5.31,
18.581149046,S1-C4,Retiring,31.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
18.581149046,S1-C4,Frontend_Bound.Frontend_Latency,65.48,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S1-C4,Backend_Bound.Core_Bound,61.57,% Slots,,,0.00,5.05,<==
18.581149046,S1-C4,Retiring.Microcode_Sequencer,17.40,% Slots,,idq.ms_uops,0.00,5.22,
18.581149046,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.32,
18.581149046,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C5,Frontend_Bound,33.00,% Slots,,,0.00,5.31,
18.581149046,S1-C5,Backend_Bound,42.71,% Slots,,,0.00,5.31,
18.581149046,S1-C5,Retiring,25.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
18.581149046,S1-C5,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.04,
18.581149046,S1-C5,Backend_Bound.Core_Bound,63.87,% Slots,,,0.00,5.04,<==
18.581149046,S1-C5,Retiring.Microcode_Sequencer,16.45,% Slots,,idq.ms_uops,0.00,5.23,
18.581149046,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.32,
18.581149046,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
18.581149046,S1-C6,Backend_Bound,70.38,% Slots,,,0.00,5.3,
18.581149046,S1-C6,Retiring,21.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
18.581149046,S1-C6,Backend_Bound.Memory_Bound,26.72,% Slots,,,0.00,5.05,
18.581149046,S1-C6,Backend_Bound.Core_Bound,43.67,% Slots,,,0.00,5.05,<==
18.581149046,S1-C6,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.23,
18.581149046,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
18.581149046,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
18.581149046,S1-C7,Frontend_Bound,31.18,% Slots,,,0.00,5.31,
18.581149046,S1-C7,Backend_Bound,47.79,% Slots,,,0.00,5.31,<==
18.581149046,S1-C7,Retiring,13.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
18.581149046,S1-C7,Frontend_Bound.Frontend_Latency,33.40,% Slots,,rs_events.empty_end,0.00,5.05,
18.581149046,S1-C7,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.23,
18.581149046,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.32,
18.581149046,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
18.581149046,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.95,% Clocks,,idq.ms_switches,0.00,5.32,
18.581149046,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
18.581149046,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
18.581149046,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
19.603599613,S0-C0,Backend_Bound,64.86,% Slots,,,0.00,5.26,<==
19.603599613,S0-C0,Retiring,20.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S0-C0,Backend_Bound.Memory_Bound,31.63,% Slots,,,0.00,5.1,
19.603599613,S0-C0,Backend_Bound.Core_Bound,33.23,% Slots,,,0.00,5.1,
19.603599613,S0-C0,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,
19.603599613,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C1,Frontend_Bound,32.55,% Slots,,,0.00,5.28,
19.603599613,S0-C1,Backend_Bound,45.66,% Slots,,,0.00,5.26,
19.603599613,S0-C1,Retiring,9.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S0-C1,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.3,
19.603599613,S0-C1,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.1,
19.603599613,S0-C1,Backend_Bound.Core_Bound,25.83,% Slots,,,0.00,5.1,<==
19.603599613,S0-C1,Retiring.Microcode_Sequencer,3.17,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.1,
19.603599613,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
19.603599613,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S0-C2,Frontend_Bound,31.54,% Slots,,,0.00,5.28,
19.603599613,S0-C2,Backend_Bound,50.72,% Slots,,,0.00,5.25,<==
19.603599613,S0-C2,Retiring,12.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
19.603599613,S0-C2,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.29,
19.603599613,S0-C2,Backend_Bound.Memory_Bound,26.31,% Slots,,,0.00,5.1,
19.603599613,S0-C2,Backend_Bound.Core_Bound,24.41,% Slots,,,0.00,5.1,
19.603599613,S0-C2,Retiring.Microcode_Sequencer,4.01,% Slots,,idq.ms_uops,0.00,5.09,
19.603599613,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.1,
19.603599613,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
19.603599613,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.07,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,18.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
19.603599613,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C3,Frontend_Bound,38.97,% Slots,,,0.00,5.27,
19.603599613,S0-C3,Backend_Bound,39.60,% Slots,,,0.00,5.25,
19.603599613,S0-C3,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S0-C3,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.29,
19.603599613,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.27,
19.603599613,S0-C3,Backend_Bound.Memory_Bound,23.47,% Slots,,,0.00,5.1,
19.603599613,S0-C3,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.1,
19.603599613,S0-C3,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.27,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.06,% Core_Clocks,,,0.00,5.09,
19.603599613,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
19.603599613,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C4,Backend_Bound,61.97,% Slots,,,0.00,5.25,
19.603599613,S0-C4,Retiring,29.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
19.603599613,S0-C4,Backend_Bound.Memory_Bound,40.90,% Slots,,,0.00,5.1,
19.603599613,S0-C4,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.1,
19.603599613,S0-C4,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.09,
19.603599613,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.19,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
19.603599613,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.10,% Clocks,,,0.00,5.47,
19.603599613,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C5,Frontend_Bound,21.92,% Slots,,,0.00,5.27,
19.603599613,S0-C5,Backend_Bound,49.20,% Slots,,,0.00,5.24,
19.603599613,S0-C5,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.27,
19.603599613,S0-C5,Backend_Bound.Memory_Bound,34.04,% Slots,,,0.00,5.1,<==
19.603599613,S0-C5,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.1,
19.603599613,S0-C5,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.15,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,29.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,
19.603599613,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C6,Frontend_Bound,21.93,% Slots,,,0.00,5.28,
19.603599613,S0-C6,Backend_Bound,56.43,% Slots,,,0.00,5.26,
19.603599613,S0-C6,Retiring,21.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S0-C6,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.29,
19.603599613,S0-C6,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.1,
19.603599613,S0-C6,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.1,
19.603599613,S0-C6,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.1,
19.603599613,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,30.27,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
19.603599613,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S0-C7,Backend_Bound,57.32,% Slots,,,0.00,5.25,
19.603599613,S0-C7,Backend_Bound.Memory_Bound,35.39,% Slots,,,0.00,5.1,
19.603599613,S0-C7,Backend_Bound.Core_Bound,21.93,% Slots,,,0.00,5.1,
19.603599613,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
19.603599613,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C0,Frontend_Bound,20.05,% Slots,,,0.00,5.27,
19.603599613,S1-C0,Backend_Bound,60.26,% Slots,,,0.00,5.25,
19.603599613,S1-C0,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C0,Frontend_Bound.Frontend_Latency,16.67,% Slots,,rs_events.empty_end,0.00,5.29,
19.603599613,S1-C0,Backend_Bound.Memory_Bound,38.20,% Slots,,,0.00,5.1,
19.603599613,S1-C0,Backend_Bound.Core_Bound,22.05,% Slots,,,0.00,5.1,
19.603599613,S1-C0,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,36.55,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
19.603599613,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.28,
19.603599613,S1-C1,Backend_Bound.Memory_Bound,56.47,% Slots,,,0.00,5.09,<==
19.603599613,S1-C1,Retiring.Microcode_Sequencer,10.40,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C1,Backend_Bound,56.20,% Slots,,,0.00,5.25,
19.603599613,S1-C1,Retiring,33.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.07,% Clocks,,idq.ms_switches,0.00,5.09,
19.603599613,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.11,% Core_Clocks,,,0.00,5.09,
19.603599613,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
19.603599613,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C2,Frontend_Bound,42.09,% Slots,,,0.00,5.27,
19.603599613,S1-C2,Bad_Speculation,18.94,% Slots,,,0.00,5.25,
19.603599613,S1-C2,Retiring,26.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C2,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.28,
19.603599613,S1-C2,Frontend_Bound.Frontend_Bandwidth,57.56,% Slots,,,0.00,5.27,
19.603599613,S1-C2,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
19.603599613,S1-C2,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
19.603599613,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.46,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.22,% Core_Clocks,,,0.00,5.09,<==
19.603599613,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C3,Frontend_Bound,32.71,% Slots,,,0.00,5.5,<==
19.603599613,S1-C3,Backend_Bound,13.97,% Slots,,,0.00,5.5,
19.603599613,S1-C3,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.49,
19.603599613,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.94,% Slots,,,0.00,5.49,
19.603599613,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.1,
19.603599613,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
19.603599613,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.14,% Core_Clocks,,,0.00,5.09,
19.603599613,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C4,Backend_Bound,71.14,% Slots,,,0.00,5.5,
19.603599613,S1-C4,Retiring,8.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C4,Backend_Bound.Memory_Bound,26.83,% Slots,,,0.00,5.1,
19.603599613,S1-C4,Backend_Bound.Core_Bound,44.32,% Slots,,,0.00,5.1,
19.603599613,S1-C4,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.13,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.34,% Clocks,,,0.00,5.47,<==
19.603599613,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C5,Frontend_Bound.Frontend_Bandwidth,39.91,% Slots,,,0.00,5.49,
19.603599613,S1-C5,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.1,
19.603599613,S1-C5,Backend_Bound.Core_Bound,30.26,% Slots,,,0.00,5.1,
19.603599613,S1-C5,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C5,Backend_Bound,49.15,% Slots,,,0.00,5.5,
19.603599613,S1-C5,Retiring,35.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.82,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.75,% Core_Clocks,,,0.00,5.09,
19.603599613,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
19.603599613,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
19.603599613,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.52,% Clocks,,,0.00,5.47,<==
19.603599613,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C6,Backend_Bound,59.03,% Slots,,,0.00,5.5,
19.603599613,S1-C6,Retiring,22.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C6,Backend_Bound.Memory_Bound,21.00,% Slots,,,0.00,5.1,
19.603599613,S1-C6,Backend_Bound.Core_Bound,38.02,% Slots,,,0.00,5.1,
19.603599613,S1-C6,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.64,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
19.603599613,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.08,
19.603599613,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
19.603599613,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
19.603599613,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.32,% Clocks,,,0.00,5.47,<==
19.603599613,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C7,Backend_Bound,62.94,% Slots,,,0.00,5.49,<==
19.603599613,S1-C7,Retiring,43.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
19.603599613,S1-C7,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.1,
19.603599613,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.01,% Clocks,,idq.ms_switches,0.00,5.1,
19.603599613,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
19.603599613,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
19.603599613,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
19.603599613,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
19.603599613,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
