<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>RasPi Direct Hardware Access: hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="raspi.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">RasPi Direct Hardware Access
   </div>
   <div id="projectbrief">Integrated peripheral access without operating system drivers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Declarations for all publicly known (as of 08/2013) Raspberry Pi hardware registers.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br/>
</div>
<p><a href="hw_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structraspi__AUX__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__AUX__regs">raspi_AUX_regs</a></td></tr>
<tr class="memdesc:structraspi__AUX__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary peripherals generic configuration.  <a href="group__registers.html#structraspi__AUX__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__AUX__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART1__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART1__regs">raspi_UART1_regs</a></td></tr>
<tr class="memdesc:structraspi__UART1__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini UART (= UART1).  <a href="group__registers.html#structraspi__UART1__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__UART1__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI1__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI1__regs">raspi_SPI1_regs</a></td></tr>
<tr class="memdesc:structraspi__SPI1__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini SPI 0 (= SPI1).  <a href="group__registers.html#structraspi__SPI1__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__SPI1__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__BSC0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a></td></tr>
<tr class="memdesc:structraspi__BSC0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC0 (I2C0) master.  <a href="group__registers.html#structraspi__BSC0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__BSC0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__dma__control__block"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__dma__control__block">raspi_dma_control_block</a></td></tr>
<tr class="memdesc:structraspi__dma__control__block"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA control block.  <a href="group__registers.html#structraspi__dma__control__block">More...</a><br/></td></tr>
<tr class="separator:structraspi__dma__control__block"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__DMA15__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__DMA15__regs">raspi_DMA15_regs</a></td></tr>
<tr class="memdesc:structraspi__DMA15__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 15.  <a href="group__registers.html#structraspi__DMA15__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__DMA15__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__DMA__GLOBAL__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__DMA__GLOBAL__regs">raspi_DMA_GLOBAL_regs</a></td></tr>
<tr class="memdesc:structraspi__DMA__GLOBAL__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA global control.  <a href="group__registers.html#structraspi__DMA__GLOBAL__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__DMA__GLOBAL__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs">raspi_RNG_regs</a></td></tr>
<tr class="memdesc:structraspi__RNG__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware Random Number Generator.  <a href="group__registers.html#structraspi__RNG__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__RNG__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__EMMC__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__EMMC__regs">raspi_EMMC_regs</a></td></tr>
<tr class="memdesc:structraspi__EMMC__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Mass Media Controller (MMC/SD/SDIO).  <a href="group__registers.html#structraspi__EMMC__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__EMMC__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPIO__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPIO__regs">raspi_GPIO_regs</a></td></tr>
<tr class="memdesc:structraspi__GPIO__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose I/O.  <a href="group__registers.html#structraspi__GPIO__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__GPIO__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPCLK__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPCLK__regs">raspi_GPCLK_regs</a></td></tr>
<tr class="memdesc:structraspi__GPCLK__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Clock.  <a href="group__registers.html#structraspi__GPCLK__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__GPCLK__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__IRQ__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__IRQ__regs">raspi_IRQ_regs</a></td></tr>
<tr class="memdesc:structraspi__IRQ__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Controller.  <a href="group__registers.html#structraspi__IRQ__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__IRQ__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs">raspi_PCM_regs</a></td></tr>
<tr class="memdesc:structraspi__PCM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCM / I2S Audio.  <a href="group__registers.html#structraspi__PCM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PCM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PWM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PWM__regs">raspi_PWM_regs</a></td></tr>
<tr class="memdesc:structraspi__PWM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator.  <a href="group__registers.html#structraspi__PWM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PWM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs">raspi_SPI0_regs</a></td></tr>
<tr class="memdesc:structraspi__SPI0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface master (SPI0).  <a href="group__registers.html#structraspi__SPI0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__SPI0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__BSCSL__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__BSCSL__regs">raspi_BSCSL_regs</a></td></tr>
<tr class="memdesc:structraspi__BSCSL__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC/SPI slave.  <a href="group__registers.html#structraspi__BSCSL__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__BSCSL__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__ST__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__ST__regs">raspi_ST_regs</a></td></tr>
<tr class="memdesc:structraspi__ST__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Timer.  <a href="group__registers.html#structraspi__ST__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__ST__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs">raspi_UART0_regs</a></td></tr>
<tr class="memdesc:structraspi__UART0__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM UART (UART0).  <a href="group__registers.html#structraspi__UART0__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__UART0__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__TIMER__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__TIMER__regs">raspi_TIMER_regs</a></td></tr>
<tr class="memdesc:structraspi__TIMER__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Timer.  <a href="group__registers.html#structraspi__TIMER__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__TIMER__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__USB__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__USB__regs">raspi_USB_regs</a></td></tr>
<tr class="memdesc:structraspi__USB__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB controller.  <a href="group__registers.html#structraspi__USB__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__USB__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__MMC__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__MMC__regs">raspi_MMC_regs</a></td></tr>
<tr class="memdesc:structraspi__MMC__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legacy MMC Controller.  <a href="group__registers.html#structraspi__MMC__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__MMC__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg">raspi_CM_reg</a></td></tr>
<tr class="memdesc:structraspi__CM__reg"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Management.  <a href="group__registers.html#structraspi__CM__reg">More...</a><br/></td></tr>
<tr class="separator:structraspi__CM__reg"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs">raspi_PM_regs</a></td></tr>
<tr class="memdesc:structraspi__PM__regs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power/Reset Management.  <a href="group__registers.html#structraspi__PM__regs">More...</a><br/></td></tr>
<tr class="separator:structraspi__PM__regs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__peripherals"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#structraspi__peripherals">raspi_peripherals</a></td></tr>
<tr class="memdesc:structraspi__peripherals"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains all perpherals declared in this file.  <a href="hw_8h.html#structraspi__peripherals">More...</a><br/></td></tr>
<tr class="separator:structraspi__peripherals"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8CTRL"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8CTRL">raspi_RNG_regs.CTRL</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8CTRL"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B">raspi_RNG_CTRL_reg.CTRL.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__CTRL__reg_8CTRL_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8STATUS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8STATUS">raspi_RNG_regs.STATUS</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8STATUS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B">raspi_RNG_STATUS_reg.STATUS.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__STATUS__reg_8STATUS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8FF__THRES"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8FF__THRES">raspi_RNG_regs.FF_THRES</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8FF__THRES"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B">raspi_RNG_FF_THRES_reg.FF_THRES.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__FF__THRES__reg_8FF__THRES_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__RNG__regs_8INT__MASK"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__RNG__regs_8INT__MASK">raspi_RNG_regs.INT_MASK</a></td></tr>
<tr class="separator:unionraspi__RNG__regs_8INT__MASK"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B">raspi_RNG_INT_MASK_reg.INT_MASK.B</a></td></tr>
<tr class="separator:structraspi__RNG__regs_1_1raspi__RNG__INT__MASK__reg_8INT__MASK_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__GPCLK__regs_8CM"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__GPCLK__regs_8CM">raspi_GPCLK_regs.CM</a></td></tr>
<tr class="separator:structraspi__GPCLK__regs_8CM"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8CS">raspi_PCM_regs.CS</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B">raspi_PCM_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8MODE"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8MODE">raspi_PCM_regs.MODE</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8MODE"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B">raspi_PCM_MODE_reg.MODE.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__MODE__reg_8MODE_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8RXC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8RXC">raspi_PCM_regs.RXC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8RXC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B">raspi_PCM_RXC_reg.RXC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__RXC__reg_8RXC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8TXC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8TXC">raspi_PCM_regs.TXC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8TXC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B">raspi_PCM_TXC_reg.TXC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__TXC__reg_8TXC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8DREQ"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8DREQ">raspi_PCM_regs.DREQ</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8DREQ"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B">raspi_PCM_DREQ_reg.DREQ.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__DREQ__reg_8DREQ_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8INTEN"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTEN">raspi_PCM_regs.INTEN</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8INTEN"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B">raspi_PCM_INTEN_reg.INTEN.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__INTEN__reg_8INTEN_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8INTSTC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8INTSTC">raspi_PCM_regs.INTSTC</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8INTSTC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B">raspi_PCM_INTSTC_reg.INTSTC.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__INTSTC__reg_8INTSTC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PCM__regs_8GRAY"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PCM__regs_8GRAY">raspi_PCM_regs.GRAY</a></td></tr>
<tr class="separator:unionraspi__PCM__regs_8GRAY"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B">raspi_PCM_GRAY_reg.GRAY.B</a></td></tr>
<tr class="separator:structraspi__PCM__regs_1_1raspi__PCM__GRAY__reg_8GRAY_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CS">raspi_SPI0_regs.CS</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B">raspi_SPI0_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8CLK"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8CLK">raspi_SPI0_regs.CLK</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8CLK"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B">raspi_SPI0_CLK_reg.CLK.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__CLK__reg_8CLK_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8DLEN"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DLEN">raspi_SPI0_regs.DLEN</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8DLEN"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B">raspi_SPI0_DLEN_reg.DLEN.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__DLEN__reg_8DLEN_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8LTOH"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8LTOH">raspi_SPI0_regs.LTOH</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8LTOH"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B">raspi_SPI0_LTOH_reg.LTOH.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__LTOH__reg_8LTOH_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__SPI0__regs_8DC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__SPI0__regs_8DC">raspi_SPI0_regs.DC</a></td></tr>
<tr class="separator:unionraspi__SPI0__regs_8DC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B">raspi_SPI0_DC_reg.DC.B</a></td></tr>
<tr class="separator:structraspi__SPI0__regs_1_1raspi__SPI0__DC__reg_8DC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__ST__regs_8CS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__ST__regs_8CS">raspi_ST_regs.CS</a></td></tr>
<tr class="separator:unionraspi__ST__regs_8CS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B">raspi_ST_CS_reg.CS.B</a></td></tr>
<tr class="separator:structraspi__ST__regs_1_1raspi__ST__CS__reg_8CS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8DR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8DR">raspi_UART0_regs.DR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8DR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B">raspi_UART0_DR_reg.DR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__DR__reg_8DR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8RSRECR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RSRECR">raspi_UART0_regs.RSRECR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8RSRECR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B">raspi_UART0_RSRECR_reg.RSRECR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__RSRECR__reg_8RSRECR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8FR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FR">raspi_UART0_regs.FR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8FR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B">raspi_UART0_FR_reg.FR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__FR__reg_8FR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IBRD"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IBRD">raspi_UART0_regs.IBRD</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IBRD"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B">raspi_UART0_IBRD_reg.IBRD.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IBRD__reg_8IBRD_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8FBRD"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8FBRD">raspi_UART0_regs.FBRD</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8FBRD"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B">raspi_UART0_FBRD_reg.FBRD.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__FBRD__reg_8FBRD_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8LCRH"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8LCRH">raspi_UART0_regs.LCRH</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8LCRH"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B">raspi_UART0_LCRH_reg.LCRH.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__LCRH__reg_8LCRH_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8CR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8CR">raspi_UART0_regs.CR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8CR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B">raspi_UART0_CR_reg.CR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__CR__reg_8CR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IFLS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IFLS">raspi_UART0_regs.IFLS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IFLS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B">raspi_UART0_IFLS_reg.IFLS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IFLS__reg_8IFLS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8IMSC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8IMSC">raspi_UART0_regs.IMSC</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8IMSC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B">raspi_UART0_IMSC_reg.IMSC.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__IMSC__reg_8IMSC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8RIS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8RIS">raspi_UART0_regs.RIS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8RIS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B">raspi_UART0_RIS_reg.RIS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__RIS__reg_8RIS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8MIS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8MIS">raspi_UART0_regs.MIS</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8MIS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B">raspi_UART0_MIS_reg.MIS.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__MIS__reg_8MIS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ICR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ICR">raspi_UART0_regs.ICR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ICR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B">raspi_UART0_ICR_reg.ICR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ICR__reg_8ICR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITCR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITCR">raspi_UART0_regs.ITCR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITCR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B">raspi_UART0_ITCR_reg.ITCR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITCR__reg_8ITCR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITIP"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITIP">raspi_UART0_regs.ITIP</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITIP"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B">raspi_UART0_ITIP_reg.ITIP.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITIP__reg_8ITIP_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8ITOP"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8ITOP">raspi_UART0_regs.ITOP</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8ITOP"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B">raspi_UART0_ITOP_reg.ITOP.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__ITOP__reg_8ITOP_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__UART0__regs_8TDR"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__UART0__regs_8TDR">raspi_UART0_regs.TDR</a></td></tr>
<tr class="separator:unionraspi__UART0__regs_8TDR"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B">raspi_UART0_TDR_reg.TDR.B</a></td></tr>
<tr class="separator:structraspi__UART0__regs_1_1raspi__UART0__TDR__reg_8TDR_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__CM__reg_8CTL"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__CM__reg_8CTL">raspi_CM_reg.CTL</a></td></tr>
<tr class="separator:unionraspi__CM__reg_8CTL"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B">raspi_CM_CTL_reg.CTL.B</a></td></tr>
<tr class="separator:structraspi__CM__reg_1_1raspi__CM__CTL__reg_8CTL_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__CM__reg_8DIV"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__CM__reg_8DIV">raspi_CM_reg.DIV</a></td></tr>
<tr class="separator:unionraspi__CM__reg_8DIV"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B">raspi_CM_DIV_reg.DIV.B</a></td></tr>
<tr class="separator:structraspi__CM__reg_1_1raspi__CM__DIV__reg_8DIV_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8RSTC"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTC">raspi_PM_regs.RSTC</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8RSTC"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B">raspi_PM_RSTC_reg.RSTC.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__RSTC__reg_8RSTC_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8RSTS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8RSTS">raspi_PM_regs.RSTS</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8RSTS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B">raspi_PM_RSTS_reg.RSTS.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__RSTS__reg_8RSTS_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionraspi__PM__regs_8WDOG"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#unionraspi__PM__regs_8WDOG">raspi_PM_regs.WDOG</a></td></tr>
<tr class="separator:unionraspi__PM__regs_8WDOG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B">raspi_PM_WDOG_reg.WDOG.B</a></td></tr>
<tr class="separator:structraspi__PM__regs_1_1raspi__PM__WDOG__reg_8WDOG_8B"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga71cea6e226277c8b4e8b8287a5793602"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71cea6e226277c8b4e8b8287a5793602"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga71cea6e226277c8b4e8b8287a5793602">AUX_OFFSET</a>&#160;&#160;&#160;0x215000</td></tr>
<tr class="memdesc:ga71cea6e226277c8b4e8b8287a5793602"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX register offset. <br/></td></tr>
<tr class="separator:ga71cea6e226277c8b4e8b8287a5793602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80ea68d1c81b1b0bd2eaae32f83209ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga80ea68d1c81b1b0bd2eaae32f83209ac">UART1_OFFSET</a>&#160;&#160;&#160;0x215040</td></tr>
<tr class="memdesc:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 register offset. <br/></td></tr>
<tr class="separator:ga80ea68d1c81b1b0bd2eaae32f83209ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda87a031319ff6b474362ac28ccb8c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabda87a031319ff6b474362ac28ccb8c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gabda87a031319ff6b474362ac28ccb8c1">SPI1_OFFSET</a>&#160;&#160;&#160;0x215080</td></tr>
<tr class="memdesc:gabda87a031319ff6b474362ac28ccb8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 register offset. <br/></td></tr>
<tr class="separator:gabda87a031319ff6b474362ac28ccb8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599f2b21919af53e6d058d045a7fb801"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga599f2b21919af53e6d058d045a7fb801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga599f2b21919af53e6d058d045a7fb801">SPI2_OFFSET</a>&#160;&#160;&#160;0x2150c0</td></tr>
<tr class="memdesc:ga599f2b21919af53e6d058d045a7fb801"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 register offset. <br/></td></tr>
<tr class="separator:ga599f2b21919af53e6d058d045a7fb801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac758c65129b52979dad63767c6478b15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac758c65129b52979dad63767c6478b15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gac758c65129b52979dad63767c6478b15">BSC0_OFFSET</a>&#160;&#160;&#160;0x205000</td></tr>
<tr class="memdesc:gac758c65129b52979dad63767c6478b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC0 register offset. <br/></td></tr>
<tr class="separator:gac758c65129b52979dad63767c6478b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8a7e5b3d523109a26c7fc6221b5094"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace8a7e5b3d523109a26c7fc6221b5094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gace8a7e5b3d523109a26c7fc6221b5094">BSC1_OFFSET</a>&#160;&#160;&#160;0x804000</td></tr>
<tr class="memdesc:gace8a7e5b3d523109a26c7fc6221b5094"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC1 register offset. <br/></td></tr>
<tr class="separator:gace8a7e5b3d523109a26c7fc6221b5094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba4674fd7da0dbd7c420d6ac8f05098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga9ba4674fd7da0dbd7c420d6ac8f05098">BSC2_OFFSET</a>&#160;&#160;&#160;0x805000</td></tr>
<tr class="memdesc:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC2 register offset. <br/></td></tr>
<tr class="separator:ga9ba4674fd7da0dbd7c420d6ac8f05098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10b08d5ddb03cb2c0c8fc3b9dbee9180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga10b08d5ddb03cb2c0c8fc3b9dbee9180">DMA15_OFFSET</a>&#160;&#160;&#160;0xe05000</td></tr>
<tr class="memdesc:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA 15 register offset. <br/></td></tr>
<tr class="separator:ga10b08d5ddb03cb2c0c8fc3b9dbee9180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga790a4f2c1402edc665e3ddb7040bc6f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga790a4f2c1402edc665e3ddb7040bc6f2">DMA_OFFSET</a>&#160;&#160;&#160;0x007000</td></tr>
<tr class="memdesc:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA 0-14 register offset. <br/></td></tr>
<tr class="separator:ga790a4f2c1402edc665e3ddb7040bc6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga368d6aa0fa199a2afb440df8e97ec53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga368d6aa0fa199a2afb440df8e97ec53b">DMA_GLOBAL_OFFSET</a>&#160;&#160;&#160;0x007fe0</td></tr>
<tr class="memdesc:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_GLOBAL register offset. <br/></td></tr>
<tr class="separator:ga368d6aa0fa199a2afb440df8e97ec53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafc0e3a6ef84d1ab6187318521f3ab41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaafc0e3a6ef84d1ab6187318521f3ab41">RNG_OFFSET</a>&#160;&#160;&#160;0x104000</td></tr>
<tr class="memdesc:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG register offset. <br/></td></tr>
<tr class="separator:gaafc0e3a6ef84d1ab6187318521f3ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d78263d5767f4d939e617d98d175470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d78263d5767f4d939e617d98d175470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5d78263d5767f4d939e617d98d175470">EMMC_OFFSET</a>&#160;&#160;&#160;0x300000</td></tr>
<tr class="memdesc:ga5d78263d5767f4d939e617d98d175470"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMMC register offset. <br/></td></tr>
<tr class="separator:ga5d78263d5767f4d939e617d98d175470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3196329f7a722d065bfc558c8ba760a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3196329f7a722d065bfc558c8ba760a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a>&#160;&#160;&#160;0x200000</td></tr>
<tr class="memdesc:ga3196329f7a722d065bfc558c8ba760a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO register offset. <br/></td></tr>
<tr class="separator:ga3196329f7a722d065bfc558c8ba760a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c418d52f2313b21dd0118d384fa9c0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga4c418d52f2313b21dd0118d384fa9c0e">GPCLK_OFFSET</a>&#160;&#160;&#160;0x101070</td></tr>
<tr class="memdesc:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPCLK register offset. <br/></td></tr>
<tr class="separator:ga4c418d52f2313b21dd0118d384fa9c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1c531e7643480a66bbf255cdad3b02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e1c531e7643480a66bbf255cdad3b02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga8e1c531e7643480a66bbf255cdad3b02">IRQ_OFFSET</a>&#160;&#160;&#160;0x00b200</td></tr>
<tr class="memdesc:ga8e1c531e7643480a66bbf255cdad3b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ register offset. <br/></td></tr>
<tr class="separator:ga8e1c531e7643480a66bbf255cdad3b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5964329e8d27d689e7ffbcda808c29f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5964329e8d27d689e7ffbcda808c29f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaf5964329e8d27d689e7ffbcda808c29f">PCM_OFFSET</a>&#160;&#160;&#160;0x203000</td></tr>
<tr class="memdesc:gaf5964329e8d27d689e7ffbcda808c29f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCM register offset. <br/></td></tr>
<tr class="separator:gaf5964329e8d27d689e7ffbcda808c29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027ba4b2e6940f0758a75c4980608002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga027ba4b2e6940f0758a75c4980608002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga027ba4b2e6940f0758a75c4980608002">PWM_OFFSET</a>&#160;&#160;&#160;0x20c000</td></tr>
<tr class="memdesc:ga027ba4b2e6940f0758a75c4980608002"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM register offset. <br/></td></tr>
<tr class="separator:ga027ba4b2e6940f0758a75c4980608002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84b5e26da2355aec15cd5614b2e872e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa84b5e26da2355aec15cd5614b2e872e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaa84b5e26da2355aec15cd5614b2e872e">SPI0_OFFSET</a>&#160;&#160;&#160;0x204000</td></tr>
<tr class="memdesc:gaa84b5e26da2355aec15cd5614b2e872e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 register offset. <br/></td></tr>
<tr class="separator:gaa84b5e26da2355aec15cd5614b2e872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6b92e4e62503f8c27f24f6da323d6ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae6b92e4e62503f8c27f24f6da323d6ed">BSCSL_OFFSET</a>&#160;&#160;&#160;0x214000</td></tr>
<tr class="memdesc:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSCSL register offset. <br/></td></tr>
<tr class="separator:gae6b92e4e62503f8c27f24f6da323d6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabaf4de43d5cc36e9625d6e80687bc26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaabaf4de43d5cc36e9625d6e80687bc26">ST_OFFSET</a>&#160;&#160;&#160;0x003000</td></tr>
<tr class="memdesc:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="mdescLeft">&#160;</td><td class="mdescRight">ST register offset. <br/></td></tr>
<tr class="separator:gaabaf4de43d5cc36e9625d6e80687bc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57600a0dba0297dd4d0935940edd121d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57600a0dba0297dd4d0935940edd121d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga57600a0dba0297dd4d0935940edd121d">UART0_OFFSET</a>&#160;&#160;&#160;0x201000</td></tr>
<tr class="memdesc:ga57600a0dba0297dd4d0935940edd121d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 register offset. <br/></td></tr>
<tr class="separator:ga57600a0dba0297dd4d0935940edd121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ff717723cc5260b8a6988cb127a4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25ff717723cc5260b8a6988cb127a4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga25ff717723cc5260b8a6988cb127a4da">TIMER_OFFSET</a>&#160;&#160;&#160;0x00b400</td></tr>
<tr class="memdesc:ga25ff717723cc5260b8a6988cb127a4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMER register offset. <br/></td></tr>
<tr class="separator:ga25ff717723cc5260b8a6988cb127a4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad542a71e275650a2b237548c3552f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ad542a71e275650a2b237548c3552f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5ad542a71e275650a2b237548c3552f4">USB_OFFSET</a>&#160;&#160;&#160;0x980000</td></tr>
<tr class="memdesc:ga5ad542a71e275650a2b237548c3552f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB register offset. <br/></td></tr>
<tr class="separator:ga5ad542a71e275650a2b237548c3552f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga012889ccf9ff992e1f52e1f7dcb75bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga012889ccf9ff992e1f52e1f7dcb75bc1">MMC_OFFSET</a>&#160;&#160;&#160;0x202000</td></tr>
<tr class="memdesc:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC register offset. <br/></td></tr>
<tr class="separator:ga012889ccf9ff992e1f52e1f7dcb75bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bfec2b0dcedc1005d80c9100c91f269"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga4bfec2b0dcedc1005d80c9100c91f269">CM_PASSWD</a>&#160;&#160;&#160;(0x5a)</td></tr>
<tr class="memdesc:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Password for the PASSWD field of various Clock Manager registers. <br/></td></tr>
<tr class="separator:ga4bfec2b0dcedc1005d80c9100c91f269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57996825754c54bf0ca66476e52e3e8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57996825754c54bf0ca66476e52e3e8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga57996825754c54bf0ca66476e52e3e8c">CM_OFFSET</a>&#160;&#160;&#160;0x101000</td></tr>
<tr class="memdesc:ga57996825754c54bf0ca66476e52e3e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM register offset. <br/></td></tr>
<tr class="separator:ga57996825754c54bf0ca66476e52e3e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1572f2da2378ecacd1527c48ea8739ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1572f2da2378ecacd1527c48ea8739ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga1572f2da2378ecacd1527c48ea8739ed">PM_PASSWD</a>&#160;&#160;&#160;(0x5a)</td></tr>
<tr class="memdesc:ga1572f2da2378ecacd1527c48ea8739ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Password for the PASSWD field of various Power Management registers. <br/></td></tr>
<tr class="separator:ga1572f2da2378ecacd1527c48ea8739ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16b4bfd4505c936b96bdf087fef0c22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16b4bfd4505c936b96bdf087fef0c22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae16b4bfd4505c936b96bdf087fef0c22">PM_OFFSET</a>&#160;&#160;&#160;0x100000</td></tr>
<tr class="memdesc:gae16b4bfd4505c936b96bdf087fef0c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM register offset. <br/></td></tr>
<tr class="separator:gae16b4bfd4505c936b96bdf087fef0c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29615dec7637c14c5b2a1f235887ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#ad29615dec7637c14c5b2a1f235887ae1">HW</a>&#160;&#160;&#160;(*<a class="el" href="hw_8h.html#a55f8655cc62489251125810ae13a04e5">pHW</a>)</td></tr>
<tr class="memdesc:ad29615dec7637c14c5b2a1f235887ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor to parent structure containing all hardware peripherals.  <a href="#ad29615dec7637c14c5b2a1f235887ae1">More...</a><br/></td></tr>
<tr class="separator:ad29615dec7637c14c5b2a1f235887ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1e7f7c0f4a27982f83830b327ed589"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c1e7f7c0f4a27982f83830b327ed589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a9c1e7f7c0f4a27982f83830b327ed589">CORE_CLOCK</a>&#160;&#160;&#160;250000000</td></tr>
<tr class="memdesc:a9c1e7f7c0f4a27982f83830b327ed589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock frequency in Hz of the APB (Advanced Peripheral Bus). <br/></td></tr>
<tr class="separator:a9c1e7f7c0f4a27982f83830b327ed589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f8b1e9f8571fab3d4338c2c15dda3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5f8b1e9f8571fab3d4338c2c15dda3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#ae5f8b1e9f8571fab3d4338c2c15dda3a">memory_barrier</a>()&#160;&#160;&#160;asm volatile (&quot;mcr p15, #0, %[zero], c7, c10, #5&quot; :: [zero] &quot;r&quot; (0))</td></tr>
<tr class="memdesc:ae5f8b1e9f8571fab3d4338c2c15dda3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stall any following memory access until those before this call have completed. Always call this after using a peripheral or in between using two different peripherals! The peripheral bus may mangle your memory accesses otherwise. <br/></td></tr>
<tr class="separator:ae5f8b1e9f8571fab3d4338c2c15dda3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3613c6ef96e354bc6e583a624906886a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3613c6ef96e354bc6e583a624906886a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a3613c6ef96e354bc6e583a624906886a">synchronization_barrier</a>()&#160;&#160;&#160;asm volatile (&quot;mcr p15, #0, %[zero], c7, c10, #4&quot; :: [zero] &quot;r&quot; (0))</td></tr>
<tr class="memdesc:a3613c6ef96e354bc6e583a624906886a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stall execution until all pending memory accesses have completed. <br/></td></tr>
<tr class="separator:a3613c6ef96e354bc6e583a624906886a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9623c379fcb26abe059974ee22f4ce35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9623c379fcb26abe059974ee22f4ce35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a9623c379fcb26abe059974ee22f4ce35">ARM</a>(x)&#160;&#160;&#160;((x)+0x20000000ul)</td></tr>
<tr class="memdesc:a9623c379fcb26abe059974ee22f4ce35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map peripheral register offset to physical address space as seen by the ARM CPU. <br/></td></tr>
<tr class="separator:a9623c379fcb26abe059974ee22f4ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7bd9095358eaeca94f3f4cbaab7e66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f7bd9095358eaeca94f3f4cbaab7e66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a9f7bd9095358eaeca94f3f4cbaab7e66">BUS</a>(x)&#160;&#160;&#160;((x)+0x7e000000ul)</td></tr>
<tr class="memdesc:a9f7bd9095358eaeca94f3f4cbaab7e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map peripheral register offset to bus addresses as seen by the DMA controller and other peripherals. <br/></td></tr>
<tr class="separator:a9f7bd9095358eaeca94f3f4cbaab7e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d97bf6b4cb980b229adc7fad4b288c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6d97bf6b4cb980b229adc7fad4b288c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#gad6d97bf6b4cb980b229adc7fad4b288c">ST_NOW</a>&#160;&#160;&#160;((<a class="el" href="group__systimer.html#gac88e6c5ce9ebc05470c7d8e2d4b1b93f">st_time_t</a>)HW.ST.CLO)</td></tr>
<tr class="memdesc:gad6d97bf6b4cb980b229adc7fad4b288c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return current system timer timestamp. It measures time independent of clock scaling. <br/></td></tr>
<tr class="separator:gad6d97bf6b4cb980b229adc7fad4b288c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2801425988725376567ddf15cbf90a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d2801425988725376567ddf15cbf90a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#ga6d2801425988725376567ddf15cbf90a">ST_1s</a>&#160;&#160;&#160;((<a class="el" href="group__systimer.html#gafcca7a3939a2db7c27efb1df59ee362f">st_delta_t</a>)1000000)</td></tr>
<tr class="memdesc:ga6d2801425988725376567ddf15cbf90a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System timer frequency in Hz (== timer ticks in 1 s) <br/></td></tr>
<tr class="separator:ga6d2801425988725376567ddf15cbf90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d3cd920ee0d8e21694b3278af5a6b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17d3cd920ee0d8e21694b3278af5a6b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#ga17d3cd920ee0d8e21694b3278af5a6b4">ST_1ms</a>&#160;&#160;&#160;(<a class="el" href="group__systimer.html#ga6d2801425988725376567ddf15cbf90a">ST_1s</a>/1000)</td></tr>
<tr class="memdesc:ga17d3cd920ee0d8e21694b3278af5a6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">System timer ticks in 1 ms. <br/></td></tr>
<tr class="separator:ga17d3cd920ee0d8e21694b3278af5a6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7526ce470a1db8bd368ddf050d433eb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7526ce470a1db8bd368ddf050d433eb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#ga7526ce470a1db8bd368ddf050d433eb7">ST_1us</a>&#160;&#160;&#160;(<a class="el" href="group__systimer.html#ga6d2801425988725376567ddf15cbf90a">ST_1s</a>/1000000)</td></tr>
<tr class="memdesc:ga7526ce470a1db8bd368ddf050d433eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System timer ticks in 1 µs. <br/></td></tr>
<tr class="separator:ga7526ce470a1db8bd368ddf050d433eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga67abbf95802540fe8d77bd8699b31b49"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__SPI1__regs">raspi_SPI1_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga67abbf95802540fe8d77bd8699b31b49">raspi_SPI2_regs</a></td></tr>
<tr class="memdesc:ga67abbf95802540fe8d77bd8699b31b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxillary mini SPI1 (= SPI2).  <a href="group__registers.html#ga67abbf95802540fe8d77bd8699b31b49">More...</a><br/></td></tr>
<tr class="separator:ga67abbf95802540fe8d77bd8699b31b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae550916ced8d7e688ed13849ca6bfd6b"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gae550916ced8d7e688ed13849ca6bfd6b">raspi_BSC1_regs</a></td></tr>
<tr class="memdesc:gae550916ced8d7e688ed13849ca6bfd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC1 (I2C1) master.  <a href="group__registers.html#gae550916ced8d7e688ed13849ca6bfd6b">More...</a><br/></td></tr>
<tr class="separator:gae550916ced8d7e688ed13849ca6bfd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3e72389bea336081672b8fcef080b1"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__BSC0__regs">raspi_BSC0_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gaaf3e72389bea336081672b8fcef080b1">raspi_BSC2_regs</a></td></tr>
<tr class="memdesc:gaaf3e72389bea336081672b8fcef080b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BSC2 (I2C2) master.  <a href="group__registers.html#gaaf3e72389bea336081672b8fcef080b1">More...</a><br/></td></tr>
<tr class="separator:gaaf3e72389bea336081672b8fcef080b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__registers.html#structraspi__DMA15__regs">raspi_DMA15_regs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#gacee7dfba5f0866f6f40b60bb03bf8aa0">raspi_DMA_regs</a> [15]</td></tr>
<tr class="memdesc:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channels 0-14.  <a href="group__registers.html#gacee7dfba5f0866f6f40b60bb03bf8aa0">More...</a><br/></td></tr>
<tr class="separator:gacee7dfba5f0866f6f40b60bb03bf8aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5023358894280e6da588ee91ecdb3307"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5023358894280e6da588ee91ecdb3307"></a>
typedef <a class="el" href="group__registers.html#structraspi__CM__reg">raspi_CM_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga5023358894280e6da588ee91ecdb3307">raspi_CM_regs</a> [57]</td></tr>
<tr class="memdesc:ga5023358894280e6da588ee91ecdb3307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Manager register array. <br/></td></tr>
<tr class="separator:ga5023358894280e6da588ee91ecdb3307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88e6c5ce9ebc05470c7d8e2d4b1b93f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac88e6c5ce9ebc05470c7d8e2d4b1b93f"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#gac88e6c5ce9ebc05470c7d8e2d4b1b93f">st_time_t</a></td></tr>
<tr class="memdesc:gac88e6c5ce9ebc05470c7d8e2d4b1b93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for system timer time stamps. <br/></td></tr>
<tr class="separator:gac88e6c5ce9ebc05470c7d8e2d4b1b93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcca7a3939a2db7c27efb1df59ee362f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcca7a3939a2db7c27efb1df59ee362f"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#gafcca7a3939a2db7c27efb1df59ee362f">st_delta_t</a></td></tr>
<tr class="memdesc:gafcca7a3939a2db7c27efb1df59ee362f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for system timer time stamp differences. <br/></td></tr>
<tr class="separator:gafcca7a3939a2db7c27efb1df59ee362f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga02b1942ae91356eaf85abf17d4205286"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga02b1942ae91356eaf85abf17d4205286">raspi_CM_CTL_SRC_t</a> { <br/>
&#160;&#160;<b>CM_GND</b> = 0, 
<b>CM_OSC</b> = 1, 
<b>CM_PLLA</b> = 4, 
<b>CM_PLLC</b> = 5, 
<br/>
&#160;&#160;<b>CM_PLLD</b> = 6, 
<b>CM_HDMI</b> = 7
<br/>
 }</td></tr>
<tr class="memdesc:ga02b1942ae91356eaf85abf17d4205286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock manager sources. <br/></td></tr>
<tr class="separator:ga02b1942ae91356eaf85abf17d4205286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066392c2051934ad3b0dd3d7b983a45a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga066392c2051934ad3b0dd3d7b983a45a">raspi_CM_reg_t</a> { <br/>
&#160;&#160;<b>CM_VPU</b> = 1, 
<b>CM_H264</b> = 5, 
<b>CM_UNK_0x30</b> = 6, 
<b>CM_V3D</b> = 7, 
<br/>
&#160;&#160;<b>CM_CAM0_LP</b> = 8, 
<b>CM_DSI_ESC</b> = 11, 
<b>CM_DPI</b> = 13, 
<b>CM_GP0</b> = 14, 
<br/>
&#160;&#160;<b>CM_GP1</b> = 15, 
<b>CM_GP2</b> = 16, 
<b>CM_HSM</b> = 17, 
<b>CM_ISP</b> = 18, 
<br/>
&#160;&#160;<b>CM_PCM</b> = 19, 
<b>CM_PWM</b> = 20, 
<b>CM_SLIM</b> = 21, 
<b>CM_SMI</b> = 22, 
<br/>
&#160;&#160;<b>CM_EMMC</b> = 24, 
<b>CM_TSENS</b> = 28, 
<b>CM_TIME</b> = 29, 
<b>CM_UART</b> = 30, 
<br/>
&#160;&#160;<b>CM_VEC</b> = 31, 
<b>CM_UNK_0x190</b> = 50, 
<b>CM_ARM</b> = 54, 
<b>CM_UNK_0x1C0</b> = 56
<br/>
 }</td></tr>
<tr class="memdesc:ga066392c2051934ad3b0dd3d7b983a45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Known clock manager entries. <br/></td></tr>
<tr class="separator:ga066392c2051934ad3b0dd3d7b983a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__registers.html#ga1e2bf2f829ea7d9fb189754797f2b4d6">raspi_PM_RSTC_WRCFG_t</a> { <b>PM_CLR</b> = 0, 
<b>PM_SET</b> = 1, 
<b>PM_FULL_RESET</b> = 2
 }</td></tr>
<tr class="memdesc:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible values for <a class="el" href="group__registers.html#structraspi__PM__regs">`HW.PM.RSTC.B.WRCFG`</a>. <br/></td></tr>
<tr class="separator:ga1e2bf2f829ea7d9fb189754797f2b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed48227227e5b175fd121ef12cac7d08"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio.html#gaed48227227e5b175fd121ef12cac7d08">raspi_GPIO_function</a> { <br/>
&#160;&#160;<b>Input</b> = 0, 
<b>Output</b> = 1, 
<b>Alt0</b> = 4, 
<b>Alt1</b> = 5, 
<br/>
&#160;&#160;<b>Alt2</b> = 6, 
<b>Alt3</b> = 7, 
<b>Alt4</b> = 3, 
<b>Alt5</b> = 2
<br/>
 }</td></tr>
<tr class="memdesc:gaed48227227e5b175fd121ef12cac7d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select between GPIO input, GPIO output, or one of the alternate (peripheral) functions. <br/></td></tr>
<tr class="separator:gaed48227227e5b175fd121ef12cac7d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1e9e908afdccf595192abdc0e46f8ca0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e9e908afdccf595192abdc0e46f8ca0"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a1e9e908afdccf595192abdc0e46f8ca0">raspi_map_hw</a> (void)</td></tr>
<tr class="memdesc:a1e9e908afdccf595192abdc0e46f8ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map the hardware registers into the current user-space process. Return true if successful, false on error. <br/></td></tr>
<tr class="separator:a1e9e908afdccf595192abdc0e46f8ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96e6b788b7a7a454e616b8efdfec731"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac96e6b788b7a7a454e616b8efdfec731"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio.html#gac96e6b788b7a7a454e616b8efdfec731">gpio_configure</a> (int gpio, <a class="el" href="group__gpio.html#gaed48227227e5b175fd121ef12cac7d08">raspi_GPIO_function</a> function)</td></tr>
<tr class="memdesc:gac96e6b788b7a7a454e616b8efdfec731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure GPIO <em>gpio</em> for function <em>function</em>. <br/></td></tr>
<tr class="separator:gac96e6b788b7a7a454e616b8efdfec731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8ebcfed023df361a13cb1f47a3a234"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef8ebcfed023df361a13cb1f47a3a234"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio.html#gaef8ebcfed023df361a13cb1f47a3a234">gpio_set</a> (int gpio)</td></tr>
<tr class="memdesc:gaef8ebcfed023df361a13cb1f47a3a234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set (to logical high) GPIO output <em>gpio</em>. <br/></td></tr>
<tr class="separator:gaef8ebcfed023df361a13cb1f47a3a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8715b009f6bd31a60d17382f229f6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8715b009f6bd31a60d17382f229f6a"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio.html#ga3f8715b009f6bd31a60d17382f229f6a">gpio_clear</a> (int gpio)</td></tr>
<tr class="memdesc:ga3f8715b009f6bd31a60d17382f229f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear (set to logical low) GPIO output <em>gpio</em>. <br/></td></tr>
<tr class="separator:ga3f8715b009f6bd31a60d17382f229f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbad0f358b2b288abf42bb88e808bf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacbad0f358b2b288abf42bb88e808bf9"></a>
static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpio.html#gaacbad0f358b2b288abf42bb88e808bf9">gpio_read</a> (int gpio)</td></tr>
<tr class="memdesc:gaacbad0f358b2b288abf42bb88e808bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true (but not neccessarily 1) if GPIO input <em>gpio</em> is driven high. <br/></td></tr>
<tr class="separator:gaacbad0f358b2b288abf42bb88e808bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfedb080a52f340cbc12177dda60571e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfedb080a52f340cbc12177dda60571e"></a>
static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#gadfedb080a52f340cbc12177dda60571e">st_elapsed</a> (<a class="el" href="group__systimer.html#gac88e6c5ce9ebc05470c7d8e2d4b1b93f">st_time_t</a> before, <a class="el" href="group__systimer.html#gac88e6c5ce9ebc05470c7d8e2d4b1b93f">st_time_t</a> after, <a class="el" href="group__systimer.html#gafcca7a3939a2db7c27efb1df59ee362f">st_delta_t</a> diff)</td></tr>
<tr class="memdesc:gadfedb080a52f340cbc12177dda60571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if <em>after</em> is at least <em>diff</em> ticks after <em>before</em>. <br/></td></tr>
<tr class="separator:gadfedb080a52f340cbc12177dda60571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fbc1820ff276c54ebaab0af12f9f23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48fbc1820ff276c54ebaab0af12f9f23"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__systimer.html#ga48fbc1820ff276c54ebaab0af12f9f23">st_delay</a> (<a class="el" href="group__systimer.html#gafcca7a3939a2db7c27efb1df59ee362f">st_delta_t</a> delay)</td></tr>
<tr class="memdesc:ga48fbc1820ff276c54ebaab0af12f9f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy-wait for the given <em>delay</em>. <br/></td></tr>
<tr class="separator:ga48fbc1820ff276c54ebaab0af12f9f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a55f8655cc62489251125810ae13a04e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55f8655cc62489251125810ae13a04e5"></a>
<a class="el" href="hw_8h.html#structraspi__peripherals">raspi_peripherals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw_8h.html#a55f8655cc62489251125810ae13a04e5">pHW</a></td></tr>
<tr class="memdesc:a55f8655cc62489251125810ae13a04e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware registers base pointer. See <a class="el" href="hw_8h.html#ad29615dec7637c14c5b2a1f235887ae1">HW</a>. <br/></td></tr>
<tr class="separator:a55f8655cc62489251125810ae13a04e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Declarations for all publicly known (as of 08/2013) Raspberry Pi hardware registers. </p>
<h2>License</h2>
<p>Copyright (c) 2013 OFFIS e.V.</p>
<p>Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at </p>
<pre class="fragment">http://www.apache.org/licenses/LICENSE-2.0
</pre><p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </p>
</div><hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structraspi__peripherals" id="structraspi__peripherals"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct raspi_peripherals</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Contains all perpherals declared in this file. </p>
<p>See <a class="el" href="hw_8h.html#ad29615dec7637c14c5b2a1f235887ae1">HW</a> for suggested usage.</p>
<p>Documentation taken from the official data sheet and <a href="https://github.com/hermanhermitage/videocoreiv/wiki/Register-Documentation">https://github.com/hermanhermitage/videocoreiv/wiki/Register-Documentation</a> </p>
</div>
</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad29615dec7637c14c5b2a1f235887ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW&#160;&#160;&#160;(*<a class="el" href="hw_8h.html#a55f8655cc62489251125810ae13a04e5">pHW</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor to parent structure containing all hardware peripherals. </p>
<p>For example, the UART0 line control register can be accessed as <code>HW.UART0.LCRH</code>. To access the register as a single 32-bit unsigned value, use <code>HW.UART0.LCRH.U</code>. To access just the parity enable bit <code>PEN</code>, use <code>HW.UART0.LCRH.B.PEN</code>.</p>
<p>Names follow those listed in the official datasheet, with common prefixes and suffixes (if any) removed. See <a class="el" href="group__registers.html">Register Declarations</a> for a list of available entries. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 17 2014 13:19:42 for RasPi Direct Hardware Access by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
