// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_ipv4_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_tcp_data_TVALID,
        rxEng_dataBuffer0_V_din,
        rxEng_dataBuffer0_V_full_n,
        rxEng_dataBuffer0_V_write,
        rx_process2dropLengt_1_din,
        rx_process2dropLengt_1_full_n,
        rx_process2dropLengt_1_write,
        rxEng_ipMetaFifo_V_t_din,
        rxEng_ipMetaFifo_V_t_full_n,
        rxEng_ipMetaFifo_V_t_write,
        rxEng_ipMetaFifo_V_o_din,
        rxEng_ipMetaFifo_V_o_full_n,
        rxEng_ipMetaFifo_V_o_write,
        rxEng_ipMetaFifo_V_l_din,
        rxEng_ipMetaFifo_V_l_full_n,
        rxEng_ipMetaFifo_V_l_write,
        s_axis_tcp_data_TDATA,
        s_axis_tcp_data_TREADY,
        s_axis_tcp_data_TKEEP,
        s_axis_tcp_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_tcp_data_TVALID;
output  [72:0] rxEng_dataBuffer0_V_din;
input   rxEng_dataBuffer0_V_full_n;
output   rxEng_dataBuffer0_V_write;
output  [3:0] rx_process2dropLengt_1_din;
input   rx_process2dropLengt_1_full_n;
output   rx_process2dropLengt_1_write;
output  [31:0] rxEng_ipMetaFifo_V_t_din;
input   rxEng_ipMetaFifo_V_t_full_n;
output   rxEng_ipMetaFifo_V_t_write;
output  [31:0] rxEng_ipMetaFifo_V_o_din;
input   rxEng_ipMetaFifo_V_o_full_n;
output   rxEng_ipMetaFifo_V_o_write;
output  [15:0] rxEng_ipMetaFifo_V_l_din;
input   rxEng_ipMetaFifo_V_l_full_n;
output   rxEng_ipMetaFifo_V_l_write;
input  [63:0] s_axis_tcp_data_TDATA;
output   s_axis_tcp_data_TREADY;
input  [7:0] s_axis_tcp_data_TKEEP;
input  [0:0] s_axis_tcp_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer0_V_write;
reg rx_process2dropLengt_1_write;
reg rxEng_ipMetaFifo_V_t_write;
reg rxEng_ipMetaFifo_V_o_write;
reg rxEng_ipMetaFifo_V_l_write;
reg s_axis_tcp_data_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_118_p5;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_583;
reg   [0:0] or_ln73_reg_628;
reg    ap_predicate_op58_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_583_pp0_iter1_reg;
reg   [0:0] or_ln73_reg_628_pp0_iter1_reg;
reg   [0:0] metaWritten_load_reg_637;
reg    ap_predicate_op76_write_state3;
wire    io_acc_block_signal_op85;
reg    ap_predicate_op85_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] header_ready;
reg   [15:0] header_idx_4;
reg   [159:0] header_header_V_4;
reg   [0:0] metaWritten;
reg   [3:0] headerWordsDropped_V;
reg    s_axis_tcp_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_dataBuffer0_V_blk_n;
reg    rx_process2dropLengt_1_blk_n;
reg    rxEng_ipMetaFifo_V_t_blk_n;
reg    rxEng_ipMetaFifo_V_o_blk_n;
reg    rxEng_ipMetaFifo_V_l_blk_n;
reg   [63:0] tmp_data_V_reg_587;
reg   [7:0] tmp_keep_V_reg_593;
reg   [0:0] tmp_last_V_reg_598;
reg   [0:0] tmp_last_V_reg_598_pp0_iter1_reg;
wire   [0:0] header_ready_load_load_fu_213_p1;
reg   [0:0] header_ready_load_reg_605;
wire   [1:0] trunc_ln58_fu_222_p1;
reg   [1:0] trunc_ln58_reg_609;
wire   [0:0] icmp_ln58_1_fu_264_p2;
reg   [0:0] icmp_ln58_1_reg_614;
wire   [7:0] trunc_ln58_1_fu_270_p1;
reg   [7:0] trunc_ln58_1_reg_622;
wire   [0:0] or_ln73_fu_288_p2;
wire   [0:0] xor_ln69_fu_294_p2;
reg   [0:0] xor_ln69_reg_632;
wire   [0:0] metaWritten_load_load_fu_454_p1;
wire   [0:0] or_ln69_fu_466_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_phi_mux_phi_ln73_phi_fu_170_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln73_reg_167;
wire   [15:0] add_ln67_fu_281_p2;
reg   [0:0] ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176;
wire   [0:0] xor_ln58_fu_274_p2;
reg   [0:0] ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186;
reg   [0:0] ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186;
wire   [0:0] and_ln69_fu_300_p2;
wire   [15:0] select_ln69_fu_306_p3;
wire   [159:0] or_ln58_fu_442_p2;
wire   [3:0] select_ln69_1_fu_570_p3;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] Lo_assign_fu_226_p3;
wire   [22:0] zext_ln58_fu_234_p1;
wire   [22:0] add_ln58_fu_238_p2;
wire   [0:0] icmp_ln58_fu_244_p2;
wire   [21:0] or_ln60_fu_250_p2;
wire   [21:0] select_ln58_fu_256_p3;
wire   [7:0] tmp_191_fu_333_p3;
wire   [7:0] sub_ln58_fu_340_p2;
wire   [7:0] select_ln58_1_fu_346_p3;
wire   [7:0] select_ln58_3_fu_358_p3;
wire   [7:0] select_ln58_2_fu_352_p3;
wire   [7:0] sub_ln58_1_fu_365_p2;
wire   [159:0] tmp_V_11_fu_330_p1;
wire   [159:0] zext_ln58_1_fu_371_p1;
wire   [159:0] shl_ln58_fu_383_p2;
reg   [159:0] tmp_192_fu_389_p4;
wire   [159:0] zext_ln58_2_fu_375_p1;
wire   [159:0] zext_ln58_3_fu_379_p1;
wire   [159:0] shl_ln58_1_fu_406_p2;
wire   [159:0] lshr_ln58_fu_412_p2;
wire   [159:0] and_ln58_fu_418_p2;
wire   [159:0] xor_ln58_1_fu_424_p2;
wire   [159:0] select_ln58_4_fu_399_p3;
wire   [159:0] and_ln58_1_fu_430_p2;
wire   [159:0] and_ln58_2_fu_436_p2;
wire   [3:0] trunc_ln647_fu_484_p1;
wire   [7:0] p_Result_126_1_i_i_fu_527_p4;
wire   [7:0] p_Result_126_i_i_fu_517_p4;
wire   [5:0] shl_ln_fu_545_p3;
wire   [15:0] agg_result_V_0_1_i_i_fu_537_p3;
wire   [15:0] zext_ln214_7_fu_553_p1;
wire   [3:0] add_ln700_fu_564_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_496;
reg    ap_condition_128;
reg    ap_condition_109;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 header_ready = 1'd0;
#0 header_idx_4 = 16'd0;
#0 header_header_V_4 = 160'd1180591620717411303493;
#0 metaWritten = 1'd0;
#0 headerWordsDropped_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if (((or_ln73_fu_288_p2 == 1'd0) & (tmp_nbreadreq_fu_118_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186 <= ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_583_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        headerWordsDropped_V <= select_ln69_1_fu_570_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((header_ready_load_reg_605 == 1'd0) & (tmp_reg_583 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_header_V_4 <= or_ln58_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_118_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_idx_4 <= select_ln69_fu_306_p3;
        header_ready <= and_ln69_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_118_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_ready_load_reg_605 <= header_ready;
        or_ln73_reg_628 <= or_ln73_fu_288_p2;
        tmp_data_V_reg_587 <= s_axis_tcp_data_TDATA;
        tmp_keep_V_reg_593 <= s_axis_tcp_data_TKEEP;
        tmp_last_V_reg_598 <= s_axis_tcp_data_TLAST;
        xor_ln69_reg_632 <= xor_ln69_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((header_ready_load_load_fu_213_p1 == 1'd0) & (tmp_nbreadreq_fu_118_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln58_1_reg_614 <= icmp_ln58_1_fu_264_p2;
        trunc_ln58_1_reg_622[7 : 5] <= trunc_ln58_1_fu_270_p1[7 : 5];
        trunc_ln58_reg_609 <= trunc_ln58_fu_222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_583 == 1'd1) & (or_ln69_fu_466_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten <= xor_ln69_reg_632;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_583 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_load_reg_637 <= metaWritten;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln73_reg_628_pp0_iter1_reg <= or_ln73_reg_628;
        tmp_last_V_reg_598_pp0_iter1_reg <= tmp_last_V_reg_598;
        tmp_reg_583 <= tmp_nbreadreq_fu_118_p5;
        tmp_reg_583_pp0_iter1_reg <= tmp_reg_583;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((metaWritten_load_load_fu_454_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 = 1'd1;
        end else if ((metaWritten_load_load_fu_454_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 = ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186;
        end
    end else begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 = ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_128)) begin
        if ((header_ready_load_load_fu_213_p1 == 1'd0)) begin
            ap_phi_mux_phi_ln73_phi_fu_170_p4 = add_ln67_fu_281_p2;
        end else if ((header_ready_load_load_fu_213_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln73_phi_fu_170_p4 = header_idx_4;
        end else begin
            ap_phi_mux_phi_ln73_phi_fu_170_p4 = ap_phi_reg_pp0_iter0_phi_ln73_reg_167;
        end
    end else begin
        ap_phi_mux_phi_ln73_phi_fu_170_p4 = ap_phi_reg_pp0_iter0_phi_ln73_reg_167;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_128)) begin
        if ((header_ready_load_load_fu_213_p1 == 1'd0)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 = xor_ln58_fu_274_p2;
        end else if ((header_ready_load_load_fu_213_p1 == 1'd1)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 = 1'd0;
        end else begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176;
        end
    end else begin
        ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_dataBuffer0_V_blk_n = rxEng_dataBuffer0_V_full_n;
    end else begin
        rxEng_dataBuffer0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer0_V_write = 1'b1;
    end else begin
        rxEng_dataBuffer0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_ipMetaFifo_V_l_blk_n = rxEng_ipMetaFifo_V_l_full_n;
    end else begin
        rxEng_ipMetaFifo_V_l_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_ipMetaFifo_V_l_write = 1'b1;
    end else begin
        rxEng_ipMetaFifo_V_l_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_ipMetaFifo_V_o_blk_n = rxEng_ipMetaFifo_V_o_full_n;
    end else begin
        rxEng_ipMetaFifo_V_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_ipMetaFifo_V_o_write = 1'b1;
    end else begin
        rxEng_ipMetaFifo_V_o_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_ipMetaFifo_V_t_blk_n = rxEng_ipMetaFifo_V_t_full_n;
    end else begin
        rxEng_ipMetaFifo_V_t_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op85_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_ipMetaFifo_V_t_write = 1'b1;
    end else begin
        rxEng_ipMetaFifo_V_t_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropLengt_1_blk_n = rx_process2dropLengt_1_full_n;
    end else begin
        rx_process2dropLengt_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengt_1_write = 1'b1;
    end else begin
        rx_process2dropLengt_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_118_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_tcp_data_TDATA_blk_n = s_axis_tcp_data_TVALID;
    end else begin
        s_axis_tcp_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_118_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_tcp_data_TREADY = 1'b1;
    end else begin
        s_axis_tcp_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_226_p3 = {{header_idx_4}, {6'd0}};

assign add_ln58_fu_238_p2 = (zext_ln58_fu_234_p1 + 23'd64);

assign add_ln67_fu_281_p2 = (header_idx_4 + 16'd1);

assign add_ln700_fu_564_p2 = (headerWordsDropped_V + 4'd2);

assign agg_result_V_0_1_i_i_fu_537_p3 = {{p_Result_126_1_i_i_fu_527_p4}, {p_Result_126_i_i_fu_517_p4}};

assign and_ln58_1_fu_430_p2 = (xor_ln58_1_fu_424_p2 & header_header_V_4);

assign and_ln58_2_fu_436_p2 = (select_ln58_4_fu_399_p3 & and_ln58_fu_418_p2);

assign and_ln58_fu_418_p2 = (shl_ln58_1_fu_406_p2 & lshr_ln58_fu_412_p2);

assign and_ln69_fu_300_p2 = (xor_ln69_fu_294_p2 & or_ln73_fu_288_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op85 == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)) | ((rx_process2dropLengt_1_full_n == 1'b0) & (ap_predicate_op76_write_state3 == 1'b1)))) | ((rxEng_dataBuffer0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op58_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_118_p5 == 1'd1) & (s_axis_tcp_data_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op85 == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)) | ((rx_process2dropLengt_1_full_n == 1'b0) & (ap_predicate_op76_write_state3 == 1'b1)))) | ((rxEng_dataBuffer0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op58_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_118_p5 == 1'd1) & (s_axis_tcp_data_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op85 == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)) | ((rx_process2dropLengt_1_full_n == 1'b0) & (ap_predicate_op76_write_state3 == 1'b1)))) | ((rxEng_dataBuffer0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op58_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_118_p5 == 1'd1) & (s_axis_tcp_data_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_118_p5 == 1'd1) & (s_axis_tcp_data_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((rxEng_dataBuffer0_V_full_n == 1'b0) & (ap_predicate_op58_write_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((io_acc_block_signal_op85 == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)) | ((rx_process2dropLengt_1_full_n == 1'b0) & (ap_predicate_op76_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_109 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_128 = ((tmp_nbreadreq_fu_118_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_496 = ((or_ln73_reg_628 == 1'd1) & (tmp_reg_583 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln73_reg_167 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176 = 'bx;

always @ (*) begin
    ap_predicate_op58_write_state2 = ((or_ln73_reg_628 == 1'd1) & (tmp_reg_583 == 1'd1));
end

always @ (*) begin
    ap_predicate_op76_write_state3 = ((metaWritten_load_reg_637 == 1'd0) & (or_ln73_reg_628_pp0_iter1_reg == 1'd1) & (tmp_reg_583_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op85_write_state3 = ((metaWritten_load_reg_637 == 1'd0) & (or_ln73_reg_628_pp0_iter1_reg == 1'd1) & (tmp_reg_583_pp0_iter1_reg == 1'd1));
end

assign header_ready_load_load_fu_213_p1 = header_ready;

assign icmp_ln58_1_fu_264_p2 = ((Lo_assign_fu_226_p3 > select_ln58_fu_256_p3) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_244_p2 = ((add_ln58_fu_238_p2 < 23'd160) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op85 = (rxEng_ipMetaFifo_V_t_full_n & rxEng_ipMetaFifo_V_o_full_n & rxEng_ipMetaFifo_V_l_full_n);

assign lshr_ln58_fu_412_p2 = 160'd1461501637330902918203684832716283019655932542975 >> zext_ln58_3_fu_379_p1;

assign metaWritten_load_load_fu_454_p1 = metaWritten;

assign or_ln58_fu_442_p2 = (and_ln58_2_fu_436_p2 | and_ln58_1_fu_430_p2);

assign or_ln60_fu_250_p2 = (22'd63 | Lo_assign_fu_226_p3);

assign or_ln69_fu_466_p2 = (tmp_last_V_reg_598 | ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6);

assign or_ln73_fu_288_p2 = (header_ready | ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4);

assign p_Result_126_1_i_i_fu_527_p4 = {{header_header_V_4[23:16]}};

assign p_Result_126_i_i_fu_517_p4 = {{header_header_V_4[31:24]}};

assign rxEng_dataBuffer0_V_din = {{{tmp_last_V_reg_598}, {tmp_keep_V_reg_593}}, {tmp_data_V_reg_587}};

assign rxEng_ipMetaFifo_V_l_din = (agg_result_V_0_1_i_i_fu_537_p3 - zext_ln214_7_fu_553_p1);

assign rxEng_ipMetaFifo_V_o_din = {{header_header_V_4[159:128]}};

assign rxEng_ipMetaFifo_V_t_din = {{header_header_V_4[127:96]}};

assign rx_process2dropLengt_1_din = (trunc_ln647_fu_484_p1 - headerWordsDropped_V);

assign select_ln58_1_fu_346_p3 = ((icmp_ln58_1_reg_614[0:0] === 1'b1) ? tmp_191_fu_333_p3 : trunc_ln58_1_reg_622);

assign select_ln58_2_fu_352_p3 = ((icmp_ln58_1_reg_614[0:0] === 1'b1) ? trunc_ln58_1_reg_622 : tmp_191_fu_333_p3);

assign select_ln58_3_fu_358_p3 = ((icmp_ln58_1_reg_614[0:0] === 1'b1) ? sub_ln58_fu_340_p2 : tmp_191_fu_333_p3);

assign select_ln58_4_fu_399_p3 = ((icmp_ln58_1_reg_614[0:0] === 1'b1) ? tmp_192_fu_389_p4 : shl_ln58_fu_383_p2);

assign select_ln58_fu_256_p3 = ((icmp_ln58_fu_244_p2[0:0] === 1'b1) ? or_ln60_fu_250_p2 : 22'd159);

assign select_ln69_1_fu_570_p3 = ((tmp_last_V_reg_598_pp0_iter1_reg[0:0] === 1'b1) ? 4'd0 : add_ln700_fu_564_p2);

assign select_ln69_fu_306_p3 = ((s_axis_tcp_data_TLAST[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_phi_ln73_phi_fu_170_p4);

assign shl_ln58_1_fu_406_p2 = 160'd1461501637330902918203684832716283019655932542975 << zext_ln58_2_fu_375_p1;

assign shl_ln58_fu_383_p2 = tmp_V_11_fu_330_p1 << zext_ln58_1_fu_371_p1;

assign shl_ln_fu_545_p3 = {{trunc_ln647_fu_484_p1}, {2'd0}};

assign sub_ln58_1_fu_365_p2 = ($signed(8'd159) - $signed(select_ln58_1_fu_346_p3));

assign sub_ln58_fu_340_p2 = ($signed(8'd159) - $signed(tmp_191_fu_333_p3));

assign tmp_191_fu_333_p3 = {{trunc_ln58_reg_609}, {6'd0}};

integer ap_tvar_int_0;

always @ (shl_ln58_fu_383_p2) begin
    for (ap_tvar_int_0 = 160 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 159 - 0) begin
            tmp_192_fu_389_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_192_fu_389_p4[ap_tvar_int_0] = shl_ln58_fu_383_p2[159 - ap_tvar_int_0];
        end
    end
end

assign tmp_V_11_fu_330_p1 = tmp_data_V_reg_587;

assign tmp_nbreadreq_fu_118_p5 = s_axis_tcp_data_TVALID;

assign trunc_ln58_1_fu_270_p1 = select_ln58_fu_256_p3[7:0];

assign trunc_ln58_fu_222_p1 = header_idx_4[1:0];

assign trunc_ln647_fu_484_p1 = header_header_V_4[3:0];

assign xor_ln58_1_fu_424_p2 = (160'd1461501637330902918203684832716283019655932542975 ^ and_ln58_fu_418_p2);

assign xor_ln58_fu_274_p2 = (icmp_ln58_fu_244_p2 ^ 1'd1);

assign xor_ln69_fu_294_p2 = (s_axis_tcp_data_TLAST ^ 1'd1);

assign zext_ln214_7_fu_553_p1 = shl_ln_fu_545_p3;

assign zext_ln58_1_fu_371_p1 = select_ln58_3_fu_358_p3;

assign zext_ln58_2_fu_375_p1 = select_ln58_2_fu_352_p3;

assign zext_ln58_3_fu_379_p1 = sub_ln58_1_fu_365_p2;

assign zext_ln58_fu_234_p1 = Lo_assign_fu_226_p3;

always @ (posedge ap_clk) begin
    trunc_ln58_1_reg_622[4:0] <= 5'b11111;
end

endmodule //process_ipv4_64_s
