INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
ERROR: [VRFC 10-1412] syntax error near begin [D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv:37]
ERROR: [VRFC 10-1412] syntax error near $finish [D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv:49]
ERROR: [VRFC 10-1040] module timer_tb ignored due to previous errors [D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv:21]
