
*** Running vivado
    with args -log renderer3D.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source renderer3D.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source renderer3D.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Git/cuhk-ceng3430/Project/constrs/board.xdc]
Finished Parsing XDC File [D:/Git/cuhk-ceng3430/Project/constrs/board.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 503.340 ; gain = 293.332
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.785 . Memory (MB): peak = 512.285 ; gain = 8.945
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17e2271f3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e8fe4186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1051.555 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 523 cells.
Phase 2 Constant propagation | Checksum: 1613c8015

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1051.555 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6385 unconnected nets.
INFO: [Opt 31-11] Eliminated 68 unconnected cells.
Phase 3 Sweep | Checksum: 1227458f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.555 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1227458f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.555 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1051.555 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1227458f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.555 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1227458f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1051.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.555 ; gain = 548.215
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1051.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1051.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1051.555 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df66588c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b09a3b57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b09a3b57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.250 ; gain = 11.695
Phase 1 Placer Initialization | Checksum: 1b09a3b57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2b6216b69

Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b6216b69

Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d1d06b63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a40f453

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19a40f453

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16cc576ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1cb2f744e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20529eb98

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a84b955e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a84b955e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 193a2e08f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1063.250 ; gain = 11.695
Phase 3 Detail Placement | Checksum: 193a2e08f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1063.250 ; gain = 11.695

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.017. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d59d0fa9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.199 ; gain = 35.645
Phase 4.1 Post Commit Optimization | Checksum: d59d0fa9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.199 ; gain = 35.645

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d59d0fa9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.199 ; gain = 35.645

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d59d0fa9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.199 ; gain = 35.645

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15c6fb397

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.199 ; gain = 35.645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c6fb397

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.199 ; gain = 35.645
Ending Placer Task | Checksum: 144ce5542

Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1087.199 ; gain = 35.645
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1087.199 ; gain = 35.645
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1087.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1088.441 ; gain = 1.242
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1088.441 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1088.441 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b1dcbcb3 ConstDB: 0 ShapeSum: 92f1988f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1835da191

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1217.332 ; gain = 127.496

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1835da191

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1217.332 ; gain = 127.496

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1835da191

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1217.332 ; gain = 127.496

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1835da191

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1217.332 ; gain = 127.496
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f3c2fdde

Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1236.453 ; gain = 146.617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.995 | TNS=-74.784| WHS=-0.065 | THS=-0.065 |

Phase 2 Router Initialization | Checksum: 289c99564

Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19d40ca6c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 240dd87f9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1243.215 ; gain = 153.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.431 | TNS=-81.845| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18f96a770

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 21dc2a87e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1243.215 ; gain = 153.379
Phase 4.1.2 GlobIterForTiming | Checksum: 1b654f813

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1243.215 ; gain = 153.379
Phase 4.1 Global Iteration 0 | Checksum: 1b654f813

Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 717fb64a

Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1243.215 ; gain = 153.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.419 | TNS=-81.387| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e0cedfda

Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1243.215 ; gain = 153.379
Phase 4 Rip-up And Reroute | Checksum: e0cedfda

Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a5470a49

Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1243.215 ; gain = 153.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.304 | TNS=-80.514| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f0aa1863

Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f0aa1863

Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1243.215 ; gain = 153.379
Phase 5 Delay and Skew Optimization | Checksum: f0aa1863

Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b02dddd2

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1243.215 ; gain = 153.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.306 | TNS=-79.741| WHS=0.246  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b02dddd2

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1243.215 ; gain = 153.379
Phase 6 Post Hold Fix | Checksum: 1b02dddd2

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.56415 %
  Global Horizontal Routing Utilization  = 5.13945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1959ce42c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1959ce42c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1862547a6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1243.215 ; gain = 153.379

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.306 | TNS=-79.741| WHS=0.246  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1862547a6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1243.215 ; gain = 153.379
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.215 ; gain = 153.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1243.215 ; gain = 154.773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1243.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/renderer3D_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.215 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file renderer3D_power_routed.rpt -pb renderer3D_power_summary_routed.pb -rpx renderer3D_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile renderer3D.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3 input point_on_segment_i[0].point_on_segment_i/on_segment3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3 input point_on_segment_i[0].point_on_segment_i/on_segment3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__0 input point_on_segment_i[0].point_on_segment_i/on_segment3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__0 input point_on_segment_i[0].point_on_segment_i/on_segment3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__1 input point_on_segment_i[0].point_on_segment_i/on_segment3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__1 input point_on_segment_i[0].point_on_segment_i/on_segment3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__10 input point_on_segment_i[0].point_on_segment_i/on_segment3__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__10 input point_on_segment_i[0].point_on_segment_i/on_segment3__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__11 input point_on_segment_i[0].point_on_segment_i/on_segment3__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__11 input point_on_segment_i[0].point_on_segment_i/on_segment3__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__12 input point_on_segment_i[0].point_on_segment_i/on_segment3__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__12 input point_on_segment_i[0].point_on_segment_i/on_segment3__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__13 input point_on_segment_i[0].point_on_segment_i/on_segment3__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__13 input point_on_segment_i[0].point_on_segment_i/on_segment3__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__14 input point_on_segment_i[0].point_on_segment_i/on_segment3__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__14 input point_on_segment_i[0].point_on_segment_i/on_segment3__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__2 input point_on_segment_i[0].point_on_segment_i/on_segment3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__2 input point_on_segment_i[0].point_on_segment_i/on_segment3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__3 input point_on_segment_i[0].point_on_segment_i/on_segment3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__3 input point_on_segment_i[0].point_on_segment_i/on_segment3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__4 input point_on_segment_i[0].point_on_segment_i/on_segment3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__4 input point_on_segment_i[0].point_on_segment_i/on_segment3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__5 input point_on_segment_i[0].point_on_segment_i/on_segment3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__5 input point_on_segment_i[0].point_on_segment_i/on_segment3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__6 input point_on_segment_i[0].point_on_segment_i/on_segment3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__6 input point_on_segment_i[0].point_on_segment_i/on_segment3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__7 input point_on_segment_i[0].point_on_segment_i/on_segment3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__7 input point_on_segment_i[0].point_on_segment_i/on_segment3__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__8 input point_on_segment_i[0].point_on_segment_i/on_segment3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__8 input point_on_segment_i[0].point_on_segment_i/on_segment3__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__9 input point_on_segment_i[0].point_on_segment_i/on_segment3__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_i/on_segment3__9 input point_on_segment_i[0].point_on_segment_i/on_segment3__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3 input point_on_segment_i[0].point_on_segment_j/on_segment3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3 input point_on_segment_i[0].point_on_segment_j/on_segment3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__0 input point_on_segment_i[0].point_on_segment_j/on_segment3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__0 input point_on_segment_i[0].point_on_segment_j/on_segment3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__1 input point_on_segment_i[0].point_on_segment_j/on_segment3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__1 input point_on_segment_i[0].point_on_segment_j/on_segment3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__10 input point_on_segment_i[0].point_on_segment_j/on_segment3__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__10 input point_on_segment_i[0].point_on_segment_j/on_segment3__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__11 input point_on_segment_i[0].point_on_segment_j/on_segment3__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__11 input point_on_segment_i[0].point_on_segment_j/on_segment3__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__12 input point_on_segment_i[0].point_on_segment_j/on_segment3__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__12 input point_on_segment_i[0].point_on_segment_j/on_segment3__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__13 input point_on_segment_i[0].point_on_segment_j/on_segment3__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__13 input point_on_segment_i[0].point_on_segment_j/on_segment3__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__14 input point_on_segment_i[0].point_on_segment_j/on_segment3__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__14 input point_on_segment_i[0].point_on_segment_j/on_segment3__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__2 input point_on_segment_i[0].point_on_segment_j/on_segment3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__2 input point_on_segment_i[0].point_on_segment_j/on_segment3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__3 input point_on_segment_i[0].point_on_segment_j/on_segment3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__3 input point_on_segment_i[0].point_on_segment_j/on_segment3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__4 input point_on_segment_i[0].point_on_segment_j/on_segment3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__4 input point_on_segment_i[0].point_on_segment_j/on_segment3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__5 input point_on_segment_i[0].point_on_segment_j/on_segment3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__5 input point_on_segment_i[0].point_on_segment_j/on_segment3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__6 input point_on_segment_i[0].point_on_segment_j/on_segment3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__6 input point_on_segment_i[0].point_on_segment_j/on_segment3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__7 input point_on_segment_i[0].point_on_segment_j/on_segment3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__7 input point_on_segment_i[0].point_on_segment_j/on_segment3__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__8 input point_on_segment_i[0].point_on_segment_j/on_segment3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__8 input point_on_segment_i[0].point_on_segment_j/on_segment3__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__9 input point_on_segment_i[0].point_on_segment_j/on_segment3__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_j/on_segment3__9 input point_on_segment_i[0].point_on_segment_j/on_segment3__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3 input point_on_segment_i[0].point_on_segment_k/on_segment3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3 input point_on_segment_i[0].point_on_segment_k/on_segment3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__0 input point_on_segment_i[0].point_on_segment_k/on_segment3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__0 input point_on_segment_i[0].point_on_segment_k/on_segment3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__1 input point_on_segment_i[0].point_on_segment_k/on_segment3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__1 input point_on_segment_i[0].point_on_segment_k/on_segment3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__10 input point_on_segment_i[0].point_on_segment_k/on_segment3__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__10 input point_on_segment_i[0].point_on_segment_k/on_segment3__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__11 input point_on_segment_i[0].point_on_segment_k/on_segment3__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__11 input point_on_segment_i[0].point_on_segment_k/on_segment3__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__12 input point_on_segment_i[0].point_on_segment_k/on_segment3__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__12 input point_on_segment_i[0].point_on_segment_k/on_segment3__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__13 input point_on_segment_i[0].point_on_segment_k/on_segment3__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__13 input point_on_segment_i[0].point_on_segment_k/on_segment3__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__14 input point_on_segment_i[0].point_on_segment_k/on_segment3__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__14 input point_on_segment_i[0].point_on_segment_k/on_segment3__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__2 input point_on_segment_i[0].point_on_segment_k/on_segment3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__2 input point_on_segment_i[0].point_on_segment_k/on_segment3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__3 input point_on_segment_i[0].point_on_segment_k/on_segment3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__3 input point_on_segment_i[0].point_on_segment_k/on_segment3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__4 input point_on_segment_i[0].point_on_segment_k/on_segment3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__4 input point_on_segment_i[0].point_on_segment_k/on_segment3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__5 input point_on_segment_i[0].point_on_segment_k/on_segment3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__5 input point_on_segment_i[0].point_on_segment_k/on_segment3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__6 input point_on_segment_i[0].point_on_segment_k/on_segment3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__6 input point_on_segment_i[0].point_on_segment_k/on_segment3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__7 input point_on_segment_i[0].point_on_segment_k/on_segment3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__7 input point_on_segment_i[0].point_on_segment_k/on_segment3__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__8 input point_on_segment_i[0].point_on_segment_k/on_segment3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__8 input point_on_segment_i[0].point_on_segment_k/on_segment3__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__9 input point_on_segment_i[0].point_on_segment_k/on_segment3__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[0].point_on_segment_k/on_segment3__9 input point_on_segment_i[0].point_on_segment_k/on_segment3__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[1].point_on_segment_i/on_segment3 input point_on_segment_i[1].point_on_segment_i/on_segment3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[1].point_on_segment_i/on_segment3 input point_on_segment_i[1].point_on_segment_i/on_segment3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[1].point_on_segment_i/on_segment3__0 input point_on_segment_i[1].point_on_segment_i/on_segment3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP point_on_segment_i[1].point_on_segment_i/on_segment3__0 input point_on_segment_i[1].point_on_segment_i/on_segment3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 769 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./renderer3D.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1643.688 ; gain = 377.277
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file renderer3D.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu May 18 10:35:54 2023...
