Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  2 17:41:20 2021
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              75 |           21 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                  Enable Signal                  |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                   | processor/control/stateRegister/control_bits[0] |                                            |                1 |              4 |
|  processor/control/stateRegister/control_bits[1] |                                                 |                                            |                2 |              4 |
|  clk_IBUF_BUFG                                   | processor/control/stateRegister/Q_reg[2]_0      | processor/control/stateRegister/Q_reg[1]_2 |                2 |              8 |
|  clk_IBUF_BUFG                                   | processor/control/stateRegister/Q_reg[1]_1      |                                            |                4 |              9 |
|  clk_IBUF_BUFG                                   | processor/control/stateRegister/WE              |                                            |                2 |             16 |
|  clk_IBUF_BUFG                                   |                                                 | cbdeb/gotInput                             |                7 |             25 |
|  clk_IBUF_BUFG                                   |                                                 | lbdeb/gotInput                             |                7 |             25 |
|  clk_IBUF_BUFG                                   |                                                 | rbdeb/gotInput                             |                7 |             25 |
|  clk_IBUF_BUFG                                   |                                                 |                                            |               16 |             38 |
+--------------------------------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+


