$date
	Wed Aug  9 13:26:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module slregister_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module u_slregister0 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
1"
b0 !
$end
#5
0"
#10
b1000 !
b1000 %
1"
0$
#15
0"
#20
b100 !
b100 %
1"
0#
#25
0"
#30
b10 !
b10 %
1"
#35
0"
#40
b1 !
b1 %
1"
#45
0"
#50
b0 !
b0 %
1"
