[Inputs]
pixel_clock_I0
pixel_clock_I1
active_video_I0
active_video_I1
reset
DDR_p2_cmd_full
DDR_p2_cmd_empty
DDR_p2_wr_full
DDR_p2_wr_empty
DDR_p3_cmd_full
DDR_p3_cmd_empty
DDR_p3_wr_full
DDR_p3_wr_empty
=h_count_I0[10:0]=
=h_count_I1[10:0]=
=v_count_I0[10:0]=
=v_count_I1[10:0]=
=video_in_I0[23:0]=
=video_in_I1[23:0]=
[Outputs]
DDR_p2_cmd_en
DDR_p2_wr_en
DDR_p3_cmd_en
DDR_p3_wr_en
=DDR_p2_cmd_byte_addr[29:0]=
=DDR_p2_wr_data[31:0]=
=DDR_p3_cmd_byte_addr[29:0]=
=DDR_p3_wr_data[31:0]=
[BiDir]
