// Seed: 475925935
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10
    , id_12
);
  id_13(
      1'b0
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  wire id_5;
  wire id_6, id_7;
  assign id_7 = id_2 - 1;
  wor id_8;
  always $display(1, id_7);
  assign id_7 = 1;
  wire id_9;
  assign id_5 = 1;
  module_0(
      id_6, id_1, id_1, id_6, id_6, id_3, id_7, id_1, id_3, id_2, id_7
  );
  for (id_10 = 1; id_10; id_7 = id_0) assign id_7 = 1'h0;
  tri  id_11;
  wire id_12;
  wire id_13, id_14;
  reg id_15;
  assign id_10 = 1;
  assign id_7  = 1;
  always_ff id_15 <= id_7 | id_15;
  assign id_11 = 1;
  timeunit 1ps;
  wire id_16 = 1;
  assign id_8  = id_6 > id_0;
  assign id_10 = 1;
endmodule
