$date
	Sat May 23 01:51:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testd $end
$var wire 1 ! o $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$scope module d0 $end
$var wire 3 $ a [2:0] $end
$var wire 3 % b [2:0] $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 %
b111 $
b11 #
b111 "
1!
$end
#10
b111 #
b111 %
#20
0!
b101 "
b101 $
#30
