{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695747585575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695747585590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 19:59:44 2023 " "Processing started: Tue Sep 26 19:59:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695747585590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747585590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747585590 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747585981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747587608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747587608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747587686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747587686 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 41 altera_reserved_tck port " "Ignored filter at top.out.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at top.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 69 altera_reserved_tck clock " "Ignored filter at top.out.sdc(69): altera_reserved_tck could not be matched with a clock" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 69 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(69): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 69 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(69): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 70 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(70): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 70 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(70): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 71 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(71): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 71 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(71): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 72 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(72): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 72 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(72): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 73 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(73): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 73 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(73): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 74 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(74): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 74 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(74): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 75 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(75): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.280  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 75 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(75): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 76 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(76): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty top.out.sdc 76 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at top.out.sdc(76): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups top.out.sdc 125 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at top.out.sdc(125): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1695747588703 ""}  } { { "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" "" { Text "C:/intelFPGA/17.1/top/timer/src/top.out.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588703 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "_1ms:one_ms\|clk_out_reg " "Node: _1ms:one_ms\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_ssms:timer\|t\[13\] _1ms:one_ms\|clk_out_reg " "Register timer_ssms:timer\|t\[13\] is being clocked by _1ms:one_ms\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1695747588718 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588718 "|main|_1ms:one_ms|clk_out_reg"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588718 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.100 0.280 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747588718 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.270 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747588718 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588718 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747588718 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747588734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.147 " "Worst-case setup slack is 10.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.147               0.000 clk  " "   10.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.516 " "Worst-case hold slack is 0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 clk  " "    0.516               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.646 " "Worst-case recovery slack is 12.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.646               0.000 clk  " "   12.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.898 " "Worst-case removal slack is 4.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.898               0.000 clk  " "    4.898               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.240 " "Worst-case minimum pulse width slack is 9.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.240               0.000 clk  " "    9.240               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747588765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.511 ns " "Worst Case Available Settling Time: 36.511 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747588781 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588781 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747588781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747588859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593317 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "_1ms:one_ms\|clk_out_reg " "Node: _1ms:one_ms\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_ssms:timer\|t\[13\] _1ms:one_ms\|clk_out_reg " "Register timer_ssms:timer\|t\[13\] is being clocked by _1ms:one_ms\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1695747593582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593582 "|main|_1ms:one_ms|clk_out_reg"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593582 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.100 0.280 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747593582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.270 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747593582 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.238 " "Worst-case setup slack is 10.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.238               0.000 clk  " "   10.238               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.533 " "Worst-case hold slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 clk  " "    0.533               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.354 " "Worst-case recovery slack is 13.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.354               0.000 clk  " "   13.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.116 " "Worst-case removal slack is 4.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.116               0.000 clk  " "    4.116               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.096 " "Worst-case minimum pulse width slack is 9.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.096               0.000 clk  " "    9.096               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593613 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.434 ns " "Worst Case Available Settling Time: 36.434 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747593613 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747593613 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747593613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747594004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747596824 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "_1ms:one_ms\|clk_out_reg " "Node: _1ms:one_ms\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_ssms:timer\|t\[13\] _1ms:one_ms\|clk_out_reg " "Register timer_ssms:timer\|t\[13\] is being clocked by _1ms:one_ms\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1695747597011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 "|main|_1ms:one_ms|clk_out_reg"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.100 0.280 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.270 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747597011 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.945 " "Worst-case setup slack is 15.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.945               0.000 clk  " "   15.945               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.374 " "Worst-case recovery slack is 15.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.374               0.000 clk  " "   15.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.776 " "Worst-case removal slack is 2.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 clk  " "    2.776               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.252 " "Worst-case minimum pulse width slack is 9.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.252               0.000 clk  " "    9.252               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.492 ns " "Worst Case Available Settling Time: 38.492 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597027 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597027 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1695747597042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "_1ms:one_ms\|clk_out_reg " "Node: _1ms:one_ms\|clk_out_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_ssms:timer\|t\[13\] _1ms:one_ms\|clk_out_reg " "Register timer_ssms:timer\|t\[13\] is being clocked by _1ms:one_ms\|clk_out_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1695747597341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597341 "|main|_1ms:one_ms|clk_out_reg"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597341 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.100 0.280 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747597341 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.270 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1695747597341 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.103 " "Worst-case setup slack is 16.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.103               0.000 clk  " "   16.103               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk  " "    0.170               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.601 " "Worst-case recovery slack is 15.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.601               0.000 clk  " "   15.601               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.701 " "Worst-case removal slack is 2.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701               0.000 clk  " "    2.701               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.244 " "Worst-case minimum pulse width slack is 9.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.244               0.000 clk  " "    9.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695747597356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597356 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.581 ns " "Worst Case Available Settling Time: 38.581 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695747597372 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747597372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747599843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747599843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695747599921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 19:59:59 2023 " "Processing ended: Tue Sep 26 19:59:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695747599921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695747599921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695747599921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1695747599921 ""}
