# RVMYTH_PLL
Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA
