Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Nov 16 12:40:26 2021
| Host              : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file Mercury_XU5_PE1_timing_summary_routed.rpt -pb Mercury_XU5_PE1_timing_summary_routed.pb -rpx Mercury_XU5_PE1_timing_summary_routed.rpx -warn_on_violation
| Design            : Mercury_XU5_PE1
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.409        0.000                      0                36628        0.010        0.000                      0                36262        0.000        0.000                       0                 15251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
CLK100_PL_P                                                                                          {0.000 4.998}          9.996           100.040         
  mmcm_clkout0                                                                                       {0.000 1.666}          3.332           300.120         
    pll_clk                                                                                          {0.000 0.208}          0.417           2400.960        
      pll_clk_DIV                                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                                       {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                                       {0.000 3.332}          6.664           150.060         
RGMII_RX_CLK                                                                                         {2.000 6.000}          8.000           125.000         
RGMII_RX_CLK_VIRT                                                                                    {0.000 4.000}          8.000           125.000         
clk_pl_0                                                                                             {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                                             {0.000 10.000}         20.000          50.000          
  clk_out1_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 4.000}          8.000           125.000         
  clk_out2_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 4.000}          8.000           125.000         
    RGMII_TX_CLK_90                                                                                  {0.000 4.000}          8.000           125.000         
  clk_out3_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 20.000}         40.000          25.000          
  clk_out4_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 50.000}         100.000         10.000          
    Clk2_5                                                                                           {0.000 200.000}        400.000         2.500           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
mdio1_mdc_clock                                                                                      {0.000 240.002}        480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_PL_P                                                                                                8.893        0.000                      0                   23        0.052        0.000                      0                   23        1.999        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.459        0.000                      0                26255        0.010        0.000                      0                26255        0.166        0.000                       0                 11417  
    pll_clk                                                                                                                                                                                                                                            0.039        0.000                       0                     9  
      pll_clk_DIV                                                                                                                                                                                                                                      0.466        0.000                       0                    45  
  mmcm_clkout5                                                                                            10.708        0.000                      0                  872        0.015        0.000                      0                  872        6.132        0.000                       0                   568  
  mmcm_clkout6                                                                                             2.276        0.000                      0                 5106        0.018        0.000                      0                 4930        1.126        0.000                       0                  1557  
RGMII_RX_CLK                                                                                               2.835        0.000                      0                  213        0.026        0.000                      0                  213        3.468        0.000                       0                    83  
clk_pl_0                                                                                                   5.366        0.000                      0                 1985        0.024        0.000                      0                 1985        3.400        0.000                       0                   885  
clk_pl_1                                                                                                  19.088        0.000                      0                   24        0.055        0.000                      0                   24        4.000        0.000                       0                    25  
  clk_out1_Mercury_XU5_clk_wiz_0_0                                                                         2.716        0.000                      0                  302        0.034        0.000                      0                  302        0.000        0.000                       0                   141  
  clk_out2_Mercury_XU5_clk_wiz_0_0                                                                                                                                                                                                                     0.000        0.000                       0                     3  
  clk_out3_Mercury_XU5_clk_wiz_0_0                                                                        36.778        0.000                      0                   10        0.415        0.000                      0                   10       16.000        0.000                       0                    16  
  clk_out4_Mercury_XU5_clk_wiz_0_0                                                                                                                                                                                                                    98.929        0.000                       0                     2  
    Clk2_5                                                                                               396.748        0.000                      0                   10        0.415        0.000                      0                   10      196.000        0.000                       0                    14  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.357        0.000                      0                 1050        0.010        0.000                      0                 1050       24.468        0.000                       0                   491  
mdio1_mdc_clock                                                                                                                                                                                                                                       40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.586        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.316        0.000                      0                  101                                                                        
mmcm_clkout0                                                                                         pll_clk_DIV                                                                                                0.835        0.000                      0                  384        0.721        0.000                      0                  384  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.515        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.722        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               1.998        0.000                      0                   36        0.138        0.000                      0                    1  
RGMII_RX_CLK_VIRT                                                                                    RGMII_RX_CLK                                                                                               0.906        0.000                      0                   10        0.156        0.000                      0                   10  
clk_out3_Mercury_XU5_clk_wiz_0_0                                                                     clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           2.491        0.000                      0                   16        1.789        0.000                      0                   16  
Clk2_5                                                                                               clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           2.309        0.000                      0                   16        1.876        0.000                      0                   16  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out2_Mercury_XU5_clk_wiz_0_0                                                                           4.183        0.000                      0                    2        0.200        0.000                      0                    2  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     RGMII_TX_CLK_90                                                                                            0.409        0.000                      0                    5        0.384        0.000                      0                    5  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out3_Mercury_XU5_clk_wiz_0_0                                                                           5.447        0.000                      0                   12        0.211        0.000                      0                   12  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     Clk2_5                                                                                                     5.582        0.000                      0                   12        0.029        0.000                      0                   12  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.531        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    RGMII_RX_CLK                                                                                         RGMII_RX_CLK                                                                                               6.853        0.000                      0                    6        0.426        0.000                      0                    6  
**async_default**                                                                                    clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           7.080        0.000                      0                    6        0.221        0.000                      0                    6  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.370        0.000                      0                  100        0.124        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              12.142        0.000                      0                   91        0.106        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_PL_P
  To Clock:  CLK100_PL_P

Setup :            0  Failing Endpoints,  Worst Slack        8.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.181ns (17.815%)  route 0.835ns (82.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.502     2.204    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.304 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.333     2.637    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y114        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.181ns (17.815%)  route 0.835ns (82.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.502     2.204    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.304 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.333     2.637    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y114        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.181ns (17.815%)  route 0.835ns (82.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.502     2.204    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.304 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.333     2.637    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y114        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.305ns (30.870%)  route 0.683ns (69.130%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.001ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.843     1.735    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.813 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.162     1.975    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X43Y114        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     2.086 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.199     2.285    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y114        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.401 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.322     2.723    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.210    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X43Y114        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.683    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.181ns (19.462%)  route 0.749ns (80.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.481 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.001ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.502     2.204    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.304 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.247     2.551    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.731    11.481    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.157    11.638    
                         clock uncertainty           -0.035    11.603    
    SLICE_X43Y113        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    11.529    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.317ns (42.154%)  route 0.435ns (57.846%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.471 - 9.996 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.001ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.843     1.735    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.815 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.118     1.933    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X43Y114        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.082 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.096     2.178    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X43Y114        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     2.266 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.221     2.487    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.721    11.471    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X42Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.163    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X42Y114        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.624    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.081ns (10.843%)  route 0.666ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.666     2.368    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y113        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.081ns (10.843%)  route 0.666ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.666     2.368    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y113        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.081ns (10.843%)  route 0.666ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.482 - 9.996 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.729ns (routing 0.001ns, distribution 0.728ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.702 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.666     2.368    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.732    11.482    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.157    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X43Y113        FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074    11.530    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.257ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.299ns (43.208%)  route 0.393ns (56.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.483 - 9.996 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.001ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.843     1.735    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.813 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.162     1.975    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X43Y114        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     2.086 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.201     2.287    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y114        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     2.397 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.030     2.427    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.733    11.483    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.210    11.694    
                         clock uncertainty           -0.035    11.659    
    SLICE_X43Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.684    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  9.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.973 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.028     1.001    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X43Y113        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     1.015 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.024     1.039    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.537     1.141    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.199     0.941    
    SLICE_X43Y113        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.987    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.410ns (routing 0.000ns, distribution 0.410ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.410     0.874    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y113        FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.914 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.078     0.992    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.470     1.074    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.181     0.893    
    SLICE_X26Y114        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.940    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.076ns (63.333%)  route 0.044ns (36.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.974 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.035     1.009    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X43Y113        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     1.046 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.009     1.055    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.537     1.141    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.199     0.941    
    SLICE_X43Y113        FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.988    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      0.410ns (routing 0.000ns, distribution 0.410ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.410     0.874    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y113        FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.914 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.081     0.995    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X26Y113        FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.470     1.074    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y113        FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.193     0.880    
    SLICE_X26Y113        FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.927    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.411ns (routing 0.000ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.411     0.875    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.915 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.081     0.996    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.470     1.074    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.192     0.881    
    SLICE_X26Y114        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.928    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.411ns (routing 0.000ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.411     0.875    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.915 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.082     0.997    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.470     1.074    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X26Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.192     0.881    
    SLICE_X26Y114        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.928    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.076ns (54.676%)  route 0.063ns (45.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.974 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.054     1.028    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X43Y114        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.065 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.009     1.074    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.537     1.141    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.185     0.956    
    SLICE_X43Y114        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.003    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.087ns (69.048%)  route 0.039ns (30.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.974 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.033     1.007    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X43Y114        LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     1.055 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.006     1.061    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.536     1.140    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.198     0.941    
    SLICE_X43Y114        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.988    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.074ns (54.815%)  route 0.061ns (45.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.974 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.035     1.009    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X43Y113        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.044 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.026     1.070    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.537     1.141    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y113        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.199     0.941    
    SLICE_X43Y113        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.987    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.090ns (62.500%)  route 0.054ns (37.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      0.471ns (routing 0.000ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.471     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.974 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.033     1.007    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X43Y114        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     1.058 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.021     1.079    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.536     1.140    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.198     0.941    
    SLICE_X43Y114        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.987    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_PL_P
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { CLK100_PL_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         9.996       8.706      BUFGCE_X0Y25   Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         9.996       8.925      MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       9.996       90.004     MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y113  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y114  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.792ns (27.917%)  route 2.045ns (72.083%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 5.975 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.155ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.059 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4/O
                         net (fo=31, routed)          0.544     4.603    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.726 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_3/O
                         net (fo=1, routed)           0.124     4.850    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     4.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[24]_i_1/O
                         net (fo=1, routed)           0.072     4.973    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[24]
    SLICE_X45Y91         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.998     5.975    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X45Y91         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[24]/C
                         clock pessimism             -0.517     5.459    
                         clock uncertainty           -0.052     5.407    
    SLICE_X45Y91         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.432    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[24]
  -------------------------------------------------------------------
                         required time                          5.432    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.792ns (28.458%)  route 1.991ns (71.541%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 5.980 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.059 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4/O
                         net (fo=31, routed)          0.490     4.549    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4_n_0
    SLICE_X45Y95         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.672 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[34]_i_3/O
                         net (fo=1, routed)           0.124     4.796    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[34]_i_3_n_0
    SLICE_X45Y95         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     4.847 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[34]_i_1/O
                         net (fo=1, routed)           0.072     4.919    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[34]
    SLICE_X45Y95         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.003     5.980    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X45Y95         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[34]/C
                         clock pessimism             -0.517     5.464    
                         clock uncertainty           -0.052     5.412    
    SLICE_X45Y95         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.437    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[34]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.721ns (26.029%)  route 2.049ns (73.971%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 5.976 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.155ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.059 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4/O
                         net (fo=31, routed)          0.546     4.605    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4_n_0
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[14]_i_3/O
                         net (fo=1, routed)           0.126     4.783    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[14]_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     4.834 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[14]_i_1/O
                         net (fo=1, routed)           0.072     4.906    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[14]
    SLICE_X45Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.999     5.976    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X45Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[14]/C
                         clock pessimism             -0.517     5.460    
                         clock uncertainty           -0.052     5.408    
    SLICE_X45Y92         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.433    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[14]
  -------------------------------------------------------------------
                         required time                          5.433    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.743ns (27.107%)  route 1.998ns (72.893%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.969 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.155ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.045 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2/O
                         net (fo=31, routed)          0.506     4.551    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0
    SLICE_X44Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.640 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_3/O
                         net (fo=1, routed)           0.138     4.778    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_3_n_0
    SLICE_X44Y93         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     4.828 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_1/O
                         net (fo=1, routed)           0.049     4.877    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[29]
    SLICE_X44Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.992     5.969    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X44Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]/C
                         clock pessimism             -0.517     5.453    
                         clock uncertainty           -0.052     5.401    
    SLICE_X44Y93         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.877ns (32.386%)  route 1.831ns (67.614%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 5.952 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.155ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.045 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2/O
                         net (fo=31, routed)          0.327     4.372    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0
    SLICE_X43Y90         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.520 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3/O
                         net (fo=1, routed)           0.146     4.666    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0
    SLICE_X43Y90         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     4.791 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_1/O
                         net (fo=1, routed)           0.053     4.844    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[47]
    SLICE_X43Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.975     5.952    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X43Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[47]/C
                         clock pessimism             -0.517     5.436    
                         clock uncertainty           -0.052     5.384    
    SLICE_X43Y90         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.409    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[47]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.807ns (30.568%)  route 1.833ns (69.432%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 5.892 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.155ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.135     3.920    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.059 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4/O
                         net (fo=31, routed)          0.390     4.449    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.539 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[44]_i_3/O
                         net (fo=1, routed)           0.089     4.628    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[44]_i_3_n_0
    SLICE_X39Y91         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.727 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[44]_i_1/O
                         net (fo=1, routed)           0.049     4.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[44]
    SLICE_X39Y91         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.915     5.892    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X39Y91         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[44]/C
                         clock pessimism             -0.519     5.374    
                         clock uncertainty           -0.052     5.321    
    SLICE_X39Y91         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.346    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[44]
  -------------------------------------------------------------------
                         required time                          5.346    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.974ns (37.635%)  route 1.614ns (62.365%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 6.041 - 3.332 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.169ns (routing 0.171ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.169     2.239    Mercury_XU5_i/zynq_ultra_ps_e/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      0.590     2.829 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0AWSIZE[1]
                         net (fo=55, routed)          0.498     3.327    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awsize[1]
    SLICE_X2Y95          LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.393 f  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1067]_i_2/O
                         net (fo=6, routed)           0.298     3.691    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_4__4_0
    SLICE_X3Y96          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     3.757 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_6/O
                         net (fo=4, routed)           0.126     3.883    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16_i_2__1[1]
    SLICE_X3Y95          LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.979 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16_i_2__6/O
                         net (fo=4, routed)           0.100     4.079    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/gen_pipelined.mesg_reg_reg[10]_2
    SLICE_X3Y95          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.169 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_2__1/O
                         net (fo=2, routed)           0.272     4.441    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_2__1_n_0
    SLICE_X5Y93          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.507 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_1__11/O
                         net (fo=1, routed)           0.320     4.827    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/aw_payld_offset[2]
    SLICE_X4Y91          SRL16E                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.064     6.041    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/aclk
    SLICE_X4Y91          SRL16E                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.513     5.528    
                         clock uncertainty           -0.052     5.476    
    SLICE_X4Y91          SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.067     5.409    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.927ns (35.640%)  route 1.674ns (64.360%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.893 - 3.332 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.171ns, distribution 0.898ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.155ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.069     2.139    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X31Y108        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=46, routed)          0.269     2.486    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/Q[1]
    SLICE_X32Y109        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.634 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_20__1/O
                         net (fo=1, routed)           0.186     2.820    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_20__1_n_0
    SLICE_X31Y109        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.858 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_6__1/O
                         net (fo=1, routed)           0.013     2.871    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_6__1_n_0
    SLICE_X31Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[5])
                                                      0.201     3.072 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.328     3.400    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X34Y109        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.451 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_5__0/O
                         net (fo=1, routed)           0.041     3.492    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_5__0_n_0
    SLICE_X34Y109        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     3.544 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__1/O
                         net (fo=5, routed)           0.097     3.641    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__1_n_0
    SLICE_X33Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     3.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0/O
                         net (fo=16, routed)          0.222     3.898    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0_n_0
    SLICE_X33Y107        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.948 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_2__2/O
                         net (fo=30, routed)          0.398     4.346    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_2__2_n_0
    SLICE_X28Y104        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.471 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_2__1/O
                         net (fo=1, routed)           0.061     4.532    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_2__1_n_0
    SLICE_X28Y104        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.681 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_1__1/O
                         net (fo=1, routed)           0.059     4.740    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[12]_i_1__1_n_0
    SLICE_X28Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.916     5.893    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X28Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[12]/C
                         clock pessimism             -0.519     5.375    
                         clock uncertainty           -0.052     5.322    
    SLICE_X28Y104        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.347    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[12]
  -------------------------------------------------------------------
                         required time                          5.347    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.762ns (29.218%)  route 1.846ns (70.782%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 5.898 - 3.332 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.136    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.214 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=50, routed)          0.532     2.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/Q[1]
    SLICE_X44Y95         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.843 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18/O
                         net (fo=1, routed)           0.327     3.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_18_n_0
    SLICE_X42Y96         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.206 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5/O
                         net (fo=1, routed)           0.009     3.215    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i__carry_i_5_n_0
    SLICE_X42Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.410 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.211     3.621    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X42Y100        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.657 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=4, routed)           0.091     3.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.785 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2/O
                         net (fo=16, routed)          0.175     3.960    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_fifo_wptr[1]_i_2_n_0
    SLICE_X41Y98         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     4.032 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_5/O
                         net (fo=31, routed)          0.358     4.390    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     4.479 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[25]_i_3/O
                         net (fo=1, routed)           0.094     4.573    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[25]_i_3_n_0
    SLICE_X39Y92         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.695 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[25]_i_1/O
                         net (fo=1, routed)           0.049     4.744    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[25]
    SLICE_X39Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.921     5.898    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X39Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[25]/C
                         clock pessimism             -0.519     5.380    
                         clock uncertainty           -0.052     5.327    
    SLICE_X39Y92         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.352    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[25]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.893ns (34.386%)  route 1.704ns (65.614%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 5.891 - 3.332 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.171ns, distribution 0.898ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.155ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.069     2.139    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X31Y108        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=46, routed)          0.269     2.486    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/Q[1]
    SLICE_X32Y109        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.634 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_20__1/O
                         net (fo=1, routed)           0.186     2.820    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_20__1_n_0
    SLICE_X31Y109        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.858 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_6__1/O
                         net (fo=1, routed)           0.013     2.871    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/i__carry_i_6__1_n_0
    SLICE_X31Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[5])
                                                      0.201     3.072 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.328     3.400    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X34Y109        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.451 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_5__0/O
                         net (fo=1, routed)           0.041     3.492    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_5__0_n_0
    SLICE_X34Y109        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     3.544 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__1/O
                         net (fo=5, routed)           0.097     3.641    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__1_n_0
    SLICE_X33Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     3.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0/O
                         net (fo=16, routed)          0.222     3.898    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0_n_0
    SLICE_X33Y107        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.948 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_2__2/O
                         net (fo=30, routed)          0.362     4.310    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[45]_i_2__2_n_0
    SLICE_X27Y111        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.460 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_2__1/O
                         net (fo=1, routed)           0.138     4.598    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_2__1_n_0
    SLICE_X27Y111        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     4.688 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_1__1/O
                         net (fo=1, routed)           0.048     4.736    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[24]_i_1__1_n_0
    SLICE_X27Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.914     5.891    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X27Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[24]/C
                         clock pessimism             -0.519     5.373    
                         clock uncertainty           -0.052     5.320    
    SLICE_X27Y111        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.345    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[24]
  -------------------------------------------------------------------
                         required time                          5.345    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.029ns (routing 0.155ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.171ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.029     2.674    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X11Y99         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.732 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1134]/Q
                         net (fo=1, routed)           0.144     2.876    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIF0
    SLICE_X12Y98         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.206     2.276    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X12Y98         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/CLK
                         clock pessimism              0.513     2.789    
    SLICE_X12Y98         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.867    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (49.091%)  route 0.084ns (50.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Net Delay (Source):      1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.171ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.044     2.689    Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X22Y120        FDRE                                         r  Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.748 f  Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.060     2.808    Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/seq_cnt[1]
    SLICE_X22Y119        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     2.830 r  Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     2.854    Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/pr_dec0__0
    SLICE_X22Y119        FDRE                                         r  Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.155     2.225    Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/slowest_sync_clk
    SLICE_X22Y119        FDRE                                         r  Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.560     2.784    
    SLICE_X22Y119        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.844    Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.057ns (37.255%)  route 0.096ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Net Delay (Source):      0.938ns (routing 0.155ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.171ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.938     2.583    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X32Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.640 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[65]/Q
                         net (fo=5, routed)           0.096     2.736    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[65]
    SLICE_X34Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.076     2.146    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X34Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[65]/C
                         clock pessimism              0.519     2.664    
    SLICE_X34Y77         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.059ns (31.720%)  route 0.127ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.171ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.040     2.685    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X10Y94         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.744 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[21]/Q
                         net (fo=2, routed)           0.127     2.871    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_5[21]
    SLICE_X8Y94          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.216     2.286    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X8Y94          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][21]/C
                         clock pessimism              0.513     2.799    
    SLICE_X8Y94          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.861    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.093ns (53.143%)  route 0.082ns (46.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Net Delay (Source):      0.928ns (routing 0.155ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.171ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.928     2.573    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X31Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.631 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[15]/Q
                         net (fo=1, routed)           0.060     2.691    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg__1_2[5]
    SLICE_X30Y75         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.726 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg[7]_i_1__10/O
                         net (fo=1, routed)           0.022     2.748    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/D[5]
    SLICE_X30Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.089     2.159    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X30Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
                         clock pessimism              0.519     2.677    
    SLICE_X30Y75         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.737    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dqin_valid_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.082ns (44.086%)  route 0.104ns (55.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Net Delay (Source):      1.007ns (routing 0.155ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.171ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.007     2.652    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X44Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dqin_valid_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.711 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dqin_valid_shift_reg[2]/Q
                         net (fo=64, routed)          0.080     2.791    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_0_in
    SLICE_X46Y77         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.814 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[57]_i_1/O
                         net (fo=1, routed)           0.024     2.838    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp0[57]
    SLICE_X46Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.188     2.258    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X46Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[57]/C
                         clock pessimism              0.510     2.767    
    SLICE_X46Y77         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.827    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.058ns (28.293%)  route 0.147ns (71.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Net Delay (Source):      1.058ns (routing 0.155ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.171ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.058     2.703    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X7Y78          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.761 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][35]/Q
                         net (fo=2, routed)           0.147     2.908    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/w_accum_mesg[0]
    SLICE_X8Y76          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.258     2.328    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/aclk
    SLICE_X8Y76          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.514     2.841    
    SLICE_X8Y76          SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.056     2.897    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.140ns (57.377%)  route 0.104ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      0.937ns (routing 0.155ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.171ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.937     2.582    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X40Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.640 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[61]/Q
                         net (fo=1, routed)           0.079     2.719    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg_n_0_[61]
    SLICE_X41Y76         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.082     2.801 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[61]_i_1/O
                         net (fo=1, routed)           0.025     2.826    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp0[61]
    SLICE_X41Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.169     2.239    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X41Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[61]/C
                         clock pessimism              0.516     2.755    
    SLICE_X41Y76         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.815    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.171ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.066     2.711    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X5Y79          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.769 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/Q
                         net (fo=2, routed)           0.103     2.872    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/w_accum_mesg[0]
    SLICE_X5Y77          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.282     2.352    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/aclk
    SLICE_X5Y77          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.454     2.806    
    SLICE_X5Y77          SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.055     2.861    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[188]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.050ns (routing 0.155ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.171ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.050     2.695    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X8Y94          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.754 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[188]/Q
                         net (fo=1, routed)           0.079     2.833    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIF0
    SLICE_X8Y93          RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.219     2.289    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X8Y93          RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/CLK
                         clock pessimism              0.455     2.743    
    SLICE_X8Y93          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.821    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PS8/MAXIGP0ACLK            n/a            3.000         3.332       0.332      PS8_X0Y0              Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y84  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y86  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y87  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y88  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y89  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y90  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.332       10.954     PLL_X0Y2              Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0              Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0              Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2              Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2              Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y81  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y88  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y95  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0              Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0              Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2              Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2              Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y84  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y86  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y98  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y99  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk
  To Clock:  pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X0Y2                Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.463      1.163      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.466      1.166      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.469      1.169      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.630      1.330      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.632      1.332      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.634      1.334      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.640      1.340      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_DIV
  To Clock:  pll_clk_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y87   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y88   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y90   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y91   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y93   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y94   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y97   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y99   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y103  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y58   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y74   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y93   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y100  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y88   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y96   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y96   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y98   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y99   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y101  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.502ns (20.830%)  route 1.908ns (79.170%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 16.222 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.478ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.418     4.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X51Y123        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     4.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.777     4.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.257    16.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.493    15.730    
                         clock uncertainty           -0.061    15.669    
    SLICE_X51Y123        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    15.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 10.708    

Slack (MET) :             10.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.502ns (20.891%)  route 1.901ns (79.109%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 16.220 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.478ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.418     4.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X51Y123        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     4.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.770     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.255    16.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.493    15.728    
                         clock uncertainty           -0.061    15.667    
    SLICE_X51Y123        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    15.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 10.714    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.692ns (31.656%)  route 1.494ns (68.344%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 16.222 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.478ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.479     4.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X51Y123        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.254     4.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X51Y123        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     4.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.048     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.257    16.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.493    15.730    
                         clock uncertainty           -0.061    15.669    
    SLICE_X51Y123        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    15.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.664ns (32.806%)  route 1.360ns (67.194%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 16.212 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.478ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.339     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X52Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.234     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X52Y121        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.103     3.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X52Y122        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.464     4.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X52Y125        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.172     4.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3_n_0
    SLICE_X51Y125        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.048     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X51Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.247    16.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.493    15.720    
                         clock uncertainty           -0.061    15.659    
    SLICE_X51Y125        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    15.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 11.169    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.648ns (31.953%)  route 1.380ns (68.047%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 16.218 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.478ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.524     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X52Y125        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     4.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2/O
                         net (fo=1, routed)           0.109     4.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2_n_0
    SLICE_X53Y125        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.034     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.253    16.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.439    15.779    
                         clock uncertainty           -0.061    15.718    
    SLICE_X53Y125        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    15.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.633ns (32.612%)  route 1.308ns (67.388%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 16.212 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.478ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.452     4.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X51Y124        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.092     4.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X51Y125        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.051     4.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X51Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.247    16.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.493    15.720    
                         clock uncertainty           -0.061    15.659    
    SLICE_X51Y125        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    15.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 11.252    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.617ns (31.722%)  route 1.328ns (68.278%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 16.222 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.478ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.378     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[0]
    SLICE_X52Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.143     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/wdc_eq_zero_reg
    SLICE_X53Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.192     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_0
    SLICE_X53Y124        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.452     4.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X51Y124        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.112     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X51Y123        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.051     4.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.257    16.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.493    15.730    
                         clock uncertainty           -0.061    15.669    
    SLICE_X51Y123        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    15.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.542ns (29.015%)  route 1.326ns (70.985%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 16.218 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.478ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.339     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X52Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.234     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X52Y121        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.103     3.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X52Y122        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.591     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X53Y125        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.059     4.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.253    16.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.439    15.779    
                         clock uncertainty           -0.061    15.718    
    SLICE_X53Y125        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    15.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.520ns (28.322%)  route 1.316ns (71.678%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 16.218 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.478ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.339     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X52Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.234     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X52Y121        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.103     3.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X52Y122        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.582     4.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_abort_rd_i_1/O
                         net (fo=1, routed)           0.058     4.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.253    16.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.439    15.779    
                         clock uncertainty           -0.061    15.718    
    SLICE_X53Y125        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    15.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                 11.417    

Slack (MET) :             11.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.507ns (27.811%)  route 1.316ns (72.189%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.225 - 13.328 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.523ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.478ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.430     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          0.339     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X52Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.234     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X52Y121        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.103     3.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X52Y122        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.574     4.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X53Y123        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1/O
                         net (fo=1, routed)           0.066     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.260    16.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.439    15.786    
                         clock uncertainty           -0.061    15.725    
    SLICE_X53Y123        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    15.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 11.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.455%)  route 0.072ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.216ns (routing 0.478ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.523ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.216     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.072     2.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X53Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.404     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.445     2.910    
    SLICE_X53Y115        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.761ns (routing 0.287ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.317ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.761     1.645    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.684 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=1, routed)           0.034     1.718    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]_0[2]
    SLICE_X56Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.862     1.370    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
    SLICE_X56Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                         clock pessimism              0.282     1.651    
    SLICE_X56Y112        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.698    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.060ns (37.975%)  route 0.098ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.216ns (routing 0.478ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.523ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.216     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.098     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X53Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.404     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.445     2.910    
    SLICE_X53Y115        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      0.766ns (routing 0.287ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.317ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.766     1.650    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.689 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/Q
                         net (fo=2, routed)           0.038     1.727    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[113]
    SLICE_X55Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.868     1.376    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]/C
                         clock pessimism              0.281     1.656    
    SLICE_X55Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.702    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.758ns (routing 0.287ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.317ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.758     1.642    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y119        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.681 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/Q
                         net (fo=2, routed)           0.038     1.719    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[61]
    SLICE_X51Y119        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.859     1.367    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y119        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
                         clock pessimism              0.282     1.648    
    SLICE_X51Y119        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.694    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.215ns (routing 0.478ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.523ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.215     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.084     2.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X53Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.405     2.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X53Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.445     2.911    
    SLICE_X53Y116        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.762ns (routing 0.287ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.317ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.762     1.646    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.685 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/Q
                         net (fo=2, routed)           0.041     1.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[83]
    SLICE_X56Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.863     1.371    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]/C
                         clock pessimism              0.282     1.652    
    SLICE_X56Y114        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.698    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.754ns (routing 0.287ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.317ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.754     1.638    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.677 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]/Q
                         net (fo=1, routed)           0.042     1.719    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]_0[13]
    SLICE_X51Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.855     1.363    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
    SLICE_X51Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                         clock pessimism              0.282     1.644    
    SLICE_X51Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.690    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.092ns (47.668%)  route 0.101ns (52.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.198ns (routing 0.478ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.523ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.198     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.092     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X50Y119        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     3.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.009     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_0
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.380     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.497     2.937    
    SLICE_X50Y119        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.057ns (39.860%)  route 0.086ns (60.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Net Delay (Source):      1.225ns (routing 0.478ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.523ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.225     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.086     3.005    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[22]
    SLICE_X54Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.407     2.468    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/C
                         clock pessimism              0.446     2.914    
    SLICE_X54Y113        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.976    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         13.328      12.038     BUFGCE_X0Y32   Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         13.328      12.257     MMCM_X0Y1      Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X53Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.778ns (18.358%)  route 3.460ns (81.642%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 9.316 - 6.664 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.171ns, distribution 1.009ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.180     2.267    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X50Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=29, routed)          0.799     3.147    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[4]
    SLICE_X47Y91         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.304 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=17, routed)          0.752     4.056    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X50Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.180 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.040     4.220    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_11_n_0
    SLICE_X50Y91         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.310 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.161     4.471    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_3_n_0
    SLICE_X50Y89         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.506 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0/O
                         net (fo=4, routed)           0.983     5.489    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu_addr_cal[5]
    SLICE_X47Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     5.579 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_2/O
                         net (fo=2, routed)           0.373     5.952    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_2_n_0
    SLICE_X42Y87         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.001 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_2/O
                         net (fo=1, routed)           0.294     6.295    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_2_n_0
    SLICE_X45Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.447 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_1/O
                         net (fo=1, routed)           0.058     6.505    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.995     9.316    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X45Y88         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/C
                         clock pessimism             -0.505     8.812    
                         clock uncertainty           -0.056     8.755    
    SLICE_X45Y88         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.780    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.566ns (14.848%)  route 3.246ns (85.152%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 9.360 - 6.664 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.171ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.155ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.166     2.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X47Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.334 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/Q
                         net (fo=1, routed)           0.104     2.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/io_ready_Q
    SLICE_X48Y94         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.587 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.481     3.068    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/Sl_Ready[1]
    SLICE_X50Y92         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.119 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.534     3.653    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     3.765 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     3.791    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X54Y105        AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     3.868 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.513     4.381    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X49Y102        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.477 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.588     6.065    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y15         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.039     9.360    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.503     8.858    
                         clock uncertainty           -0.056     8.802    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     8.460    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.467ns (12.774%)  route 3.189ns (87.226%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 9.253 - 6.664 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.202     2.289    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/LMB_Clk
    SLICE_X51Y102        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.370 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.107     2.477    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/Sl_Rdy
    SLICE_X51Y102        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.530     3.157    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0/Sl_Ready[0]
    SLICE_X51Y89         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.246 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          0.668     3.914    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X52Y103        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.011 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.255     4.266    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    SLICE_X51Y102        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.316 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          1.629     5.945    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.932     9.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.745    
                         clock uncertainty           -0.056     8.688    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     8.346    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.604ns (16.382%)  route 3.083ns (83.618%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 9.247 - 6.664 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.213     2.300    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X56Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.379 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=40, routed)          0.760     3.139    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X53Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.291 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.015     3.306    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X53Y90         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.423 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.449    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     3.559 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=27, routed)          0.568     4.127    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][11]
    SLICE_X50Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.273 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=25, routed)          1.714     5.987    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y19         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.926     9.247    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.739    
                         clock uncertainty           -0.056     8.682    
    RAMB36_X0Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.392    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.559ns (14.289%)  route 3.353ns (85.711%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT3=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 9.212 - 6.664 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.171ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.155ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.166     2.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X47Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.334 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/Q
                         net (fo=1, routed)           0.104     2.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/io_ready_Q
    SLICE_X48Y94         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.587 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.481     3.068    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/Sl_Ready[1]
    SLICE_X50Y92         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.119 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.534     3.653    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     3.765 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     3.791    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X54Y105        AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     3.868 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.530     4.398    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/LMB_AddrStrobe
    SLICE_X49Y94         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.487 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Addr_Strobe_i_2/O
                         net (fo=62, routed)          1.678     6.165    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Addr_Strobe00_in
    SLICE_X33Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.891     9.212    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X33Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[15]/C
                         clock pessimism             -0.511     8.701    
                         clock uncertainty           -0.056     8.645    
    SLICE_X33Y92         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.585    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.627ns (15.508%)  route 3.416ns (84.492%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 9.289 - 6.664 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.171ns, distribution 1.009ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.155ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.180     2.267    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X50Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.348 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=29, routed)          0.799     3.147    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[4]
    SLICE_X47Y91         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.304 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=17, routed)          0.752     4.056    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X50Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.180 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.040     4.220    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_11_n_0
    SLICE_X50Y91         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.310 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.161     4.471    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0_i_3_n_0
    SLICE_X50Y89         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.506 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[5]_INST_0/O
                         net (fo=4, routed)           0.983     5.489    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu_addr_cal[5]
    SLICE_X47Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     5.579 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_2/O
                         net (fo=2, routed)           0.420     5.999    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_2_n_0
    SLICE_X42Y87         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.049 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_1/O
                         net (fo=1, routed)           0.261     6.310    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.968     9.289    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X42Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_reg/C
                         clock pessimism             -0.505     8.785    
                         clock uncertainty           -0.056     8.729    
    SLICE_X42Y87         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.754    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_flag_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.604ns (16.534%)  route 3.049ns (83.466%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 9.253 - 6.664 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.213     2.300    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X56Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.379 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=40, routed)          0.760     3.139    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X53Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.291 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.015     3.306    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X53Y90         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.423 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.449    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     3.559 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=27, routed)          0.568     4.127    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][11]
    SLICE_X50Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.273 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=25, routed)          1.680     5.953    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.932     9.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.745    
                         clock uncertainty           -0.056     8.688    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.557ns (15.459%)  route 3.046ns (84.541%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 9.241 - 6.664 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.213     2.300    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X56Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.379 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=40, routed)          0.760     3.139    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X53Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.291 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.015     3.306    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X53Y90         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.423 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.449    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074     3.523 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.650     4.173    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][7]
    SLICE_X50Y97         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135     4.308 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          1.595     5.903    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.920     9.241    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.733    
                         clock uncertainty           -0.056     8.676    
    RAMB36_X0Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     8.370    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.559ns (14.939%)  route 3.183ns (85.061%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 9.367 - 6.664 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.171ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.166     2.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X47Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.334 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/Q
                         net (fo=1, routed)           0.104     2.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/io_ready_Q
    SLICE_X48Y94         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.587 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.481     3.068    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/Sl_Ready[1]
    SLICE_X50Y92         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.119 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.534     3.653    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     3.765 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     3.791    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X54Y105        AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     3.868 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.513     4.381    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X49Y102        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.470 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          1.525     5.995    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y12         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.046     9.367    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.503     8.865    
                         clock uncertainty           -0.056     8.809    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     8.467    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.566ns (15.256%)  route 3.144ns (84.744%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.355 - 6.664 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.171ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.166     2.253    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X47Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.334 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_ready_Q_reg/Q
                         net (fo=1, routed)           0.104     2.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/io_ready_Q
    SLICE_X48Y94         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.587 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.481     3.068    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/Sl_Ready[1]
    SLICE_X50Y92         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.119 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.534     3.653    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     3.765 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     3.791    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X54Y105        AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     3.868 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.513     4.381    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X49Y102        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.477 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.486     5.963    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y16         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.034     9.355    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.503     8.853    
                         clock uncertainty           -0.056     8.797    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     8.455    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  2.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_div_instr_I_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.059ns (42.143%)  route 0.081ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      1.047ns (routing 0.155ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.171ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.047     2.704    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X55Y105        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_div_instr_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.763 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_div_instr_I_reg/Q
                         net (fo=4, routed)           0.081     2.844    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Is_Div_Instr
    SLICE_X55Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.227     2.314    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X55Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg/C
                         clock pessimism              0.451     2.764    
    SLICE_X55Y104        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.826    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.039ns (routing 0.155ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.039     2.696    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y100        FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.756 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.163     2.919    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X53Y99         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.225     2.312    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y99         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.505     2.817    
    SLICE_X53Y99         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.079     2.896    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.061ns (29.756%)  route 0.144ns (70.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.035ns (routing 0.155ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.035     2.692    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y98         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.753 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/Q
                         net (fo=4, routed)           0.144     2.897    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S87_in
    SLICE_X53Y99         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.225     2.312    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y99         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism              0.505     2.817    
    SLICE_X53Y99         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     2.873    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.056ns (routing 0.155ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.171ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.056     2.713    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X54Y85         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.771 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[24]/Q
                         net (fo=7, routed)           0.131     2.902    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Q[7]
    SLICE_X56Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.224     2.311    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X56Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/C
                         clock pessimism              0.505     2.816    
    SLICE_X56Y83         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.876    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.412%)  route 0.135ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.034ns (routing 0.155ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.171ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.034     2.691    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/Q
                         net (fo=4, routed)           0.135     2.885    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[1]
    SLICE_X53Y95         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.219     2.306    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y95         SRL16E                                       r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/CLK
                         clock pessimism              0.505     2.811    
    SLICE_X53Y95         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     2.858    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.662     1.563    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X49Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.603 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/Q
                         net (fo=1, routed)           0.059     1.662    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_ub[22]
    SLICE_X49Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.762     1.288    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X49Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[22]/C
                         clock pessimism              0.298     1.586    
    SLICE_X49Y74         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      0.998ns (routing 0.155ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.171ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.998     2.655    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X48Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.716 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_reg/Q
                         net (fo=1, routed)           0.069     2.785    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read
    SLICE_X48Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.154     2.241    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X48Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_Q_reg/C
                         clock pessimism              0.453     2.693    
    SLICE_X48Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.755    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/lmb_reg_read_Q_reg
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Net Delay (Source):      0.986ns (routing 0.155ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.171ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.986     2.643    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk
    SLICE_X42Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.701 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_reg/Q
                         net (fo=1, routed)           0.116     2.817    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic
    SLICE_X43Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.134     2.221    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk
    SLICE_X43Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0]/C
                         clock pessimism              0.504     2.725    
    SLICE_X43Y117        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.786    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      0.639ns (routing 0.096ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.639     1.540    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X44Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.579 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[7]/Q
                         net (fo=2, routed)           0.046     1.625    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe[7]
    SLICE_X44Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.731     1.257    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X44Y117        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[8]/C
                         clock pessimism              0.290     1.546    
    SLICE_X44Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.592    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.052ns (39.098%)  route 0.081ns (60.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Net Delay (Source):      0.674ns (routing 0.096ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.674     1.575    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y109        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.613 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=6, routed)           0.060     1.673    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/seq_cnt[3]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.687 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.021     1.708    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/p_3_out[0]
    SLICE_X53Y109        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.771     1.297    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X53Y109        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.332     1.629    
    SLICE_X53Y109        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.675    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK        n/a                       1.355         6.664       5.309      RAMB36_X0Y20            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK        n/a                       1.355         6.664       5.309      RAMB36_X0Y20            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.858       1.126      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.854       1.130      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.853       1.131      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.851       1.133      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.477       1.507      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.470       1.514      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.466       1.518      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.464       1.520      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.875ns  (logic 0.079ns (9.029%)  route 0.796ns (90.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 11.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 8.479 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.230ns (routing 0.412ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.376ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.230     8.479    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.558 r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.796     9.354    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.114    11.817    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.399    
                         clock uncertainty           -0.235    12.164    
    SLICE_X8Y206         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.189    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.877ns  (logic 0.079ns (9.008%)  route 0.798ns (90.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.478ns = ( 8.478 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.229ns (routing 0.412ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.376ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.229     8.478    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.557 r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.798     9.355    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.117    11.820    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.402    
                         clock uncertainty           -0.235    12.167    
    SLICE_X8Y207         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.192    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.796ns  (logic 0.079ns (9.925%)  route 0.717ns (90.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 11.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.484ns = ( 8.484 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.235ns (routing 0.412ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.376ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.235     8.484    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.563 r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.717     9.280    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.114    11.817    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.399    
                         clock uncertainty           -0.235    12.164    
    SLICE_X8Y206         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    12.189    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.764ns  (logic 0.079ns (10.340%)  route 0.685ns (89.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns = ( 8.483 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.234ns (routing 0.412ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.376ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.234     8.483    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.562 r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/Q
                         net (fo=1, routed)           0.685     9.247    i_gmii2rgmii/i_rgmii_rxctl/d2
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.118    11.821    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/q2_reg/C
                         clock pessimism              0.582    12.403    
                         clock uncertainty           -0.235    12.168    
    SLICE_X8Y203         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.193    i_gmii2rgmii/i_rgmii_rxctl/q2_reg
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.753ns  (logic 0.079ns (10.491%)  route 0.674ns (89.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns = ( 8.482 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.233ns (routing 0.412ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.376ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.233     8.482    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.561 r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.674     9.235    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.117    11.820    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.402    
                         clock uncertainty           -0.235    12.167    
    SLICE_X8Y207         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    12.192    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 7.801 - 6.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 4.500 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.251ns (routing 0.412ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.376ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.251     4.500    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.581 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.345     4.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.098     7.801    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.671     8.472    
                         clock uncertainty           -0.235     8.236    
    SLICE_X6Y211         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.162    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 7.801 - 6.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 4.500 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.251ns (routing 0.412ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.376ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.251     4.500    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.581 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.345     4.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.098     7.801    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.671     8.472    
                         clock uncertainty           -0.235     8.236    
    SLICE_X6Y211         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     8.162    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 7.801 - 6.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 4.500 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.251ns (routing 0.412ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.376ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.251     4.500    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.581 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.345     4.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.098     7.801    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.671     8.472    
                         clock uncertainty           -0.235     8.236    
    SLICE_X6Y211         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     8.162    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 7.801 - 6.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 4.500 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.251ns (routing 0.412ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.376ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.251     4.500    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.581 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.345     4.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.098     7.801    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.671     8.472    
                         clock uncertainty           -0.235     8.236    
    SLICE_X6Y211         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     8.162    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 7.801 - 6.000 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 4.500 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.251ns (routing 0.412ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.376ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.251     4.500    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y214         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.581 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.345     4.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.098     7.801    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.671     8.472    
                         clock uncertainty           -0.235     8.236    
    SLICE_X6Y211         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.162    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.205ns  (logic 0.060ns (29.268%)  route 0.145ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 3.815 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.112ns (routing 0.376ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.112     3.815    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.875 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/Q
                         net (fo=1, routed)           0.145     4.020    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/DIG
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.078     3.995    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 3.577 - 2.000 ) 
    Source Clock Delay      (SCD):    1.163ns = ( 3.163 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      0.704ns (routing 0.228ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.252ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.704     3.163    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.202 r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/Q
                         net (fo=1, routed)           0.065     3.267    i_gmii2rgmii/i_rgmii_gmii/D[4]
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.806     3.577    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[4]/C
                         clock pessimism             -0.391     3.186    
    SLICE_X8Y207         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.233    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.058ns (23.771%)  route 0.186ns (76.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.412ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     3.798    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.856 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[5]/Q
                         net (fo=21, routed)          0.186     4.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/ADDRH5
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.289     4.538    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X7Y211         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH/CLK
                         clock pessimism             -0.622     3.917    
    SLICE_X7Y211         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR5)
                                                      0.091     4.008    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH1_RXCLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         8.000       6.710      BUFGCE_HDIO_X0Y4  i_gmii2rgmii/i_rgmii_rxclk_buf/I
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X7Y211      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[3]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.902ns (44.460%)  route 2.376ns (55.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.986ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.329     6.599    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.803    11.963    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/C
                         clock pessimism              0.236    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X48Y214        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.902ns (45.394%)  route 2.288ns (54.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 11.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.986ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.241     6.511    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X45Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.793    11.953    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[10]/C
                         clock pessimism              0.185    12.138    
                         clock uncertainty           -0.160    11.978    
    SLICE_X45Y214        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    11.904    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.902ns (45.394%)  route 2.288ns (54.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 11.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.986ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.047     5.204    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X38Y212        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.270 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.241     6.511    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X45Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.793    11.953    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X45Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[13]/C
                         clock pessimism              0.185    12.138    
                         clock uncertainty           -0.160    11.978    
    SLICE_X45Y214        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    11.904    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.935ns (routing 0.986ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.088ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.935     2.095    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X3Y198         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.154 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[1]/Q
                         net (fo=1, routed)           0.131     2.285    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[0]
    SLICE_X6Y198         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.189     2.388    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y198         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                         clock pessimism             -0.187     2.201    
    SLICE_X6Y198         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.261    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.082ns (40.000%)  route 0.123ns (60.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.937ns (routing 0.986ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.088ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.937     2.097    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y188         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.156 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_ready_i]/Q
                         net (fo=54, routed)          0.095     2.251    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/sr_axi_arready
    SLICE_X2Y188         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     2.274 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arid[14]_INST_0/O
                         net (fo=2, routed)           0.028     2.302    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[14]
    SLICE_X2Y188         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.202     2.401    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X2Y188         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/C
                         clock pessimism             -0.187     2.214    
    SLICE_X2Y188         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.276    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.080ns (40.404%)  route 0.118ns (59.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.926ns (routing 0.986ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.186ns (routing 1.088ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.926     2.086    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y201         FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.144 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/Q
                         net (fo=7, routed)           0.096     2.240    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]
    SLICE_X6Y201         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.262 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.022     2.284    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X6Y201         FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.186     2.385    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y201         FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.187     2.198    
    SLICE_X6Y201         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.258    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.095ns (52.486%)  route 0.086ns (47.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.935ns (routing 0.986ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.088ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.935     2.095    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y192         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.153 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/Q
                         net (fo=8, routed)           0.074     2.227    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_recv[0]
    SLICE_X7Y192         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.037     2.264 r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1__1/O
                         net (fo=1, routed)           0.012     2.276    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1__1_n_0
    SLICE_X7Y192         FDSE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.175     2.374    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X7Y192         FDSE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                         clock pessimism             -0.187     2.187    
    SLICE_X7Y192         FDSE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.249    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.096ns (52.459%)  route 0.087ns (47.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.935ns (routing 0.986ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.088ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.935     2.095    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y192         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.153 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bready_i_reg/Q
                         net (fo=8, routed)           0.074     2.227    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_recv[0]
    SLICE_X7Y192         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.038     2.265 r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r[0]_i_1__1/O
                         net (fo=1, routed)           0.013     2.278    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r[0]_i_1__1_n_0
    SLICE_X7Y192         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.175     2.374    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X7Y192         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/C
                         clock pessimism             -0.187     2.187    
    SLICE_X7Y192         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.248    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.185ns (routing 0.587ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.659ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.185     1.296    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y201         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y201         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.335 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/Q
                         net (fo=4, routed)           0.048     1.383    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1]
    SLICE_X3Y201         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.342     1.480    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y201         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]/C
                         clock pessimism             -0.178     1.302    
    SLICE_X3Y201         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.348    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.110ns (routing 0.587ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.659ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.110     1.221    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X48Y212        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y212        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.260 r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.063     1.323    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X48Y211        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.262     1.400    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X48Y211        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism             -0.160     1.240    
    SLICE_X48Y211        FDSE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.287    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[8].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.051ns (routing 0.587ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.659ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.051     1.162    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y210        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.200 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/Q
                         net (fo=1, routed)           0.027     1.227    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/flop_q_chain[8]
    SLICE_X34Y210        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     1.248 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.007     1.255    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS_i_1_n_0
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.196     1.334    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/C
                         clock pessimism             -0.166     1.168    
    SLICE_X34Y210        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.215    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.051ns (routing 0.587ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.659ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.051     1.162    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y210        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.200 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/Q
                         net (fo=1, routed)           0.025     1.225    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/flop_q_chain[6]
    SLICE_X34Y210        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.247 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.008     1.255    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1_n_0
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.196     1.334    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X34Y210        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/C
                         clock pessimism             -0.166     1.168    
    SLICE_X34Y210        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.215    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.175ns (routing 0.587ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.659ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.175     1.286    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y203         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.325 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/Q
                         net (fo=8, routed)           0.071     1.396    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[4]
    SLICE_X4Y202         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.335     1.473    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y202         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[114]/C
                         clock pessimism             -0.164     1.309    
    SLICE_X4Y202         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.355    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X12Y190  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X10Y202  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y204   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y201   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y203   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X12Y190  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X12Y190  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y202  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y202  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X3Y204   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y201   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/C
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X12Y190  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X12Y190  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y202  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y202  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       19.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.325ns (46.898%)  route 0.368ns (53.102%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.232 r  LedCount_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.258    LedCount_reg[16]_i_1_n_8
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[23]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[23]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.325ns (46.965%)  route 0.367ns (53.035%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.232 r  LedCount_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.257    LedCount_reg[16]_i_1_n_10
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[21]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[21]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.312ns (45.882%)  route 0.368ns (54.118%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.219 r  LedCount_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.245    LedCount_reg[16]_i_1_n_9
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[22]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[22]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                 19.101    

Slack (MET) :             19.119ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.295ns (44.562%)  route 0.367ns (55.438%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.202 r  LedCount_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.227    LedCount_reg[16]_i_1_n_11
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[20]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[20]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 19.119    

Slack (MET) :             19.120ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.291ns (44.158%)  route 0.368ns (55.842%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.198 r  LedCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.224    LedCount_reg[16]_i_1_n_12
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[19]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 19.120    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.712%)  route 0.367ns (56.288%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.192 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.217    LedCount_reg[16]_i_1_n_14
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.130ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.310ns (47.546%)  route 0.342ns (52.454%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.191 r  LedCount_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.217    LedCount_reg[8]_i_1_n_8
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[15]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 19.130    

Slack (MET) :             19.131ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.310ns (47.619%)  route 0.341ns (52.381%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.191 r  LedCount_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.216    LedCount_reg[8]_i_1_n_10
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[13]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[13]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 19.131    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.276ns (42.857%)  route 0.368ns (57.143%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.183 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.209    LedCount_reg[16]_i_1_n_13
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 19.135    

Slack (MET) :             19.143ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.297ns (46.479%)  route 0.342ns (53.521%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.178 r  LedCount_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.204    LedCount_reg[8]_i_1_n_9
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[14]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[14]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                 19.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LedCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[11]/Q
                         net (fo=1, routed)           0.044     1.477    LedCount_reg_n_0_[11]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.494 r  LedCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.501    LedCount_reg[8]_i_1_n_12
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LedCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[19]/Q
                         net (fo=1, routed)           0.044     1.477    LedCount_reg_n_0_[19]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.494 r  LedCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.501    LedCount_reg[16]_i_1_n_12
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.284ns (routing 0.704ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.790ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.284     1.395    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.434 r  LedCount_reg[1]/Q
                         net (fo=1, routed)           0.045     1.479    LedCount_reg_n_0_[1]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.496 r  LedCount_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[0]_i_2_n_14
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.452     1.590    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/C
                         clock pessimism             -0.189     1.401    
    SLICE_X23Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.447    LedCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[17]/Q
                         net (fo=1, routed)           0.045     1.478    LedCount_reg_n_0_[17]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.495 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.502    LedCount_reg[16]_i_1_n_14
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[9]/Q
                         net (fo=1, routed)           0.045     1.478    LedCount_reg_n_0_[9]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.495 r  LedCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.502    LedCount_reg[8]_i_1_n_14
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.284ns (routing 0.704ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.790ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.284     1.395    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.434 r  LedCount_reg[2]/Q
                         net (fo=1, routed)           0.046     1.480    LedCount_reg_n_0_[2]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.497 r  LedCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.007     1.504    LedCount_reg[0]_i_2_n_13
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.452     1.590    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/C
                         clock pessimism             -0.189     1.401    
    SLICE_X23Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.447    LedCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[10]/Q
                         net (fo=1, routed)           0.046     1.479    LedCount_reg_n_0_[10]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.496 r  LedCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[8]_i_1_n_13
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[18]/Q
                         net (fo=1, routed)           0.046     1.479    LedCount_reg_n_0_[18]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.496 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[16]_i_1_n_13
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.287ns (routing 0.704ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.790ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.287     1.398    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.437 r  LedCount_reg[7]/Q
                         net (fo=1, routed)           0.046     1.483    LedCount_reg_n_0_[7]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.500 r  LedCount_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     1.507    LedCount_reg[0]_i_2_n_8
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.456     1.594    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/C
                         clock pessimism             -0.190     1.404    
    SLICE_X23Y140        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.450    LedCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.286ns (routing 0.704ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.790ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.286     1.397    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.436 r  LedCount_reg[15]/Q
                         net (fo=1, routed)           0.046     1.482    LedCount_reg_n_0_[15]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.499 r  LedCount_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.506    LedCount_reg[8]_i_1_n_8
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.455     1.593    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
                         clock pessimism             -0.190     1.403    
    SLICE_X23Y141        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.449    LedCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y140  LedCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y142  LedCount_reg[16]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y142  LedCount_reg[17]/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y140  LedCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y140  LedCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[13]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.856ns (74.259%)  route 0.990ns (25.741%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.126 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.806    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     8.965 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.251     9.216    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y210         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     9.341 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.059     9.400    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.390    12.163    
                         clock uncertainty           -0.072    12.091    
    SLICE_X5Y210         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.116    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.081ns (13.065%)  route 0.539ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 8.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.539     4.927    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559     8.545    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.205    
                         clock uncertainty           -0.272     7.933    
    SLICE_X8Y209         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.859    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.081ns (13.065%)  route 0.539ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 8.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.539     4.927    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559     8.545    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.205    
                         clock uncertainty           -0.272     7.933    
    SLICE_X8Y209         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.859    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.754ns (77.665%)  route 0.792ns (22.335%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.126 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.806    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.951 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.040     8.991    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y210         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     9.028 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.100    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.390    12.163    
                         clock uncertainty           -0.072    12.091    
    SLICE_X5Y210         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.116    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 2.673ns (78.548%)  route 0.730ns (21.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.819ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.126 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.672     8.798    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     8.899 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.058     8.957    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.566    12.552    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.390    12.162    
                         clock uncertainty           -0.072    12.090    
    SLICE_X5Y210         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.115    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.081ns (23.209%)  route 0.268ns (76.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 8.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.819ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.268     4.656    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     8.542    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.202    
                         clock uncertainty           -0.272     7.930    
    SLICE_X7Y210         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.856    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.081ns (23.209%)  route 0.268ns (76.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 8.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.819ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.268     4.656    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     8.542    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.202    
                         clock uncertainty           -0.272     7.930    
    SLICE_X7Y210         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     7.856    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.081ns (23.209%)  route 0.268ns (76.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 8.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.819ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.268     4.656    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     8.542    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.202    
                         clock uncertainty           -0.272     7.930    
    SLICE_X7Y210         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     7.856    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.081ns (23.209%)  route 0.268ns (76.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 8.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.782ns (routing 0.901ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.819ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.388 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.268     4.656    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     8.542    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.340     8.202    
                         clock uncertainty           -0.272     7.930    
    SLICE_X7Y210         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074     7.856    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.417ns  (logic 0.076ns (18.225%)  route 0.341ns (81.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.284ns = ( 8.284 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     6.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     8.284    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.360 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/Q
                         net (fo=1, routed)           0.341     8.701    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[0]
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/C
                         clock pessimism             -0.339    12.205    
                         clock uncertainty           -0.272    11.932    
    SLICE_X8Y209         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.957    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.562ns (routing 0.819ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.901ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.562     4.548    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.606 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/Q
                         net (fo=9, routed)           0.143     4.749    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.788     4.313    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/C
                         clock pessimism              0.340     4.653    
    SLICE_X6Y208         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.715    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.095ns (46.341%)  route 0.110ns (53.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.561ns (routing 0.819ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.901ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561     4.547    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.605 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.080     4.685    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Read_En_reg_1[0]
    SLICE_X5Y208         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.037     4.722 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Read_En_i_1/O
                         net (fo=1, routed)           0.030     4.752    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_1
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.788     4.313    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/C
                         clock pessimism              0.340     4.653    
    SLICE_X5Y208         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.713    i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.053ns (38.686%)  route 0.084ns (61.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.972ns (routing 0.495ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.972     2.666    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.705 f  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/Q
                         net (fo=6, routed)           0.058     2.763    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]
    SLICE_X4Y207         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     2.777 r  i_gmii2rgmii/i_rgmii_gmii/BitRate[0]_i_1/O
                         net (fo=1, routed)           0.026     2.803    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]_i_1_n_0
    SLICE_X4Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                         clock pessimism              0.246     2.717    
    SLICE_X4Y207         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.763    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.115ns (54.502%)  route 0.096ns (45.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.555ns (routing 0.819ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.901ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.555     4.541    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.599 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/Q
                         net (fo=19, routed)          0.072     4.671    i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[2]
    SLICE_X6Y209         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.057     4.728 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[5]_i_1/O
                         net (fo=1, routed)           0.024     4.752    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayInc[5]
    SLICE_X6Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.782     4.307    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X6Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]/C
                         clock pessimism              0.340     4.647    
    SLICE_X6Y209         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.707    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.060ns (58.824%)  route 0.042ns (41.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.977ns (routing 0.495ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.977     2.671    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.709 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[3]/Q
                         net (fo=7, routed)           0.034     2.743    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[3]
    SLICE_X7Y208         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.022     2.765 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr[4]_i_1/O
                         net (fo=1, routed)           0.008     2.773    i_gmii2rgmii/i_rgmii_gmii/i_fifo/plusOp[4]
    SLICE_X7Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
                         clock pessimism              0.204     2.677    
    SLICE_X7Y208         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.724    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.076ns (53.901%)  route 0.065ns (46.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.975ns (routing 0.495ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.552ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.975     2.669    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.709 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[4]/Q
                         net (fo=1, routed)           0.057     2.766    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg_n_0_[4]
    SLICE_X4Y212         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     2.802 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxD[4]_i_1/O
                         net (fo=1, routed)           0.008     2.810    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_6
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.103     2.468    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                         clock pessimism              0.246     2.714    
    SLICE_X4Y212         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.761    i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/EthTxRstChain_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.976ns (routing 0.495ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.976     2.670    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.708 r  i_gmii2rgmii/EthTxRstChain_reg[0]/Q
                         net (fo=1, routed)           0.065     2.773    i_gmii2rgmii/EthTxRstChain[0]
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/C
                         clock pessimism              0.205     2.676    
    SLICE_X7Y208         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.723    i_gmii2rgmii/EthTxRstChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.972ns (routing 0.495ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.552ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.972     2.666    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.705 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/Q
                         net (fo=3, routed)           0.026     2.731    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]
    SLICE_X3Y207         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.753 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[5]_i_3/O
                         net (fo=1, routed)           0.016     2.769    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[5]
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.102     2.467    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
                         clock pessimism              0.205     2.672    
    SLICE_X3Y207         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.718    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.972ns (routing 0.495ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.552ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.972     2.666    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.705 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.732    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]
    SLICE_X3Y207         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.765 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.771    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[2]
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.102     2.467    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/C
                         clock pessimism              0.205     2.672    
    SLICE_X3Y207         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.719    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.972ns (routing 0.495ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.552ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.972     2.666    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.705 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.732    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]
    SLICE_X3Y207         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     2.765 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.771    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[4]
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.102     2.467    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/C
                         clock pessimism              0.205     2.672    
    SLICE_X3Y207         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.719    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         8.000       6.710      BUFGCE_X0Y12       Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         8.000       6.710      BUFGCTRL_X0Y28     i_gmii2rgmii/i_rgmii_mux0/I1
Min Period        n/a     MMCME4_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCM_X0Y0          Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK       n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         8.000       6.710      BUFGCE_X0Y13       Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCM_X0Y0          Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.778ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.079ns (14.032%)  route 0.484ns (85.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.640 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.484     6.124    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475    42.902    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.902    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                 36.778    

Slack (MET) :             36.793ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.079ns (14.878%)  route 0.452ns (85.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.640 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.452     6.092    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492    42.885    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.885    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 36.793    

Slack (MET) :             36.831ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.081ns (17.763%)  route 0.375ns (82.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.642 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.375     6.017    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529    42.848    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.848    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 36.831    

Slack (MET) :             36.855ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.076ns (13.971%)  route 0.468ns (86.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.633ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.408     5.560    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y217         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.636 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.468     6.104    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418    42.959    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.959    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 36.855    

Slack (MET) :             36.893ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.026%)  route 0.385ns (82.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.634 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.385     6.019    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465    42.912    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.912    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 36.893    

Slack (MET) :             36.894ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.081ns (18.535%)  route 0.356ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.642 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.356     5.998    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485    42.892    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.892    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                 36.894    

Slack (MET) :             36.900ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.081ns (19.059%)  route 0.344ns (80.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.636 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.344     5.980    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497    42.880    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.880    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                 36.900    

Slack (MET) :             36.936ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.079ns (18.676%)  route 0.344ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.634 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.344     5.978    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463    42.914    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.914    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 36.936    

Slack (MET) :             37.059ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.081ns (18.750%)  route 0.351ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.636 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.351     5.987    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331    43.046    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         43.046    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 37.059    

Slack (MET) :             37.183ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.424%)  route 0.402ns (83.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.640 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.402     6.042    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152    43.225    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 37.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.416 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.187     3.603    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.188    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.040ns (17.316%)  route 0.191ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.374    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.414 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.191     3.605    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.099    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.374    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.413 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.186     3.599    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.010    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.374    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.414 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.184     3.598    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.006    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.040ns (17.778%)  route 0.185ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.417 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.185     3.602    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.009    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.040ns (17.094%)  route 0.194ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.417 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.194     3.611    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     2.993    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.039ns (15.789%)  route 0.208ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.416 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.208     3.624    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     2.991    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.376    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y217         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.414 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.246     3.660    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.020    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.374    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.413 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.200     3.613    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     2.967    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.039ns (14.717%)  route 0.226ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.416 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.226     3.642    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     2.988    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         40.000      38.710     BUFGCE_X0Y2     Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y28  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y29  i_gmii2rgmii/i_rgmii_mux1/I1
Min Period        n/a     MMCME4_ADV/CLKOUT2      n/a            1.071         40.000      38.929     MMCM_X0Y0       Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X4Y217    i_gmii2rgmii/Gmii_RxDv_sync_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out4_Mercury_XU5_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCM_X0Y0        Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period  n/a     BUFGCE_DIV/I        n/a            1.071         100.000     98.929     BUFGCE_DIV_X0Y2  i_gmii2rgmii/i_rgmii_Div4/I



---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack      396.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      196.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.748ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.079ns (14.032%)  route 0.484ns (85.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.809 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.484     6.293    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475   403.041    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.041    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                396.748    

Slack (MET) :             396.763ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.079ns (14.878%)  route 0.452ns (85.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.809 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.452     6.261    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492   403.024    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.024    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                396.763    

Slack (MET) :             396.801ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.081ns (17.763%)  route 0.375ns (82.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.811 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.375     6.186    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529   402.987    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.987    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                396.801    

Slack (MET) :             396.825ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.076ns (13.971%)  route 0.468ns (86.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.633ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.408     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y217         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.805 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.468     6.273    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418   403.098    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.098    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                396.825    

Slack (MET) :             396.863ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.026%)  route 0.385ns (82.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.803 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.385     6.188    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465   403.051    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.051    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                396.863    

Slack (MET) :             396.864ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.081ns (18.535%)  route 0.356ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.811 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.356     6.167    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485   403.031    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.031    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                396.864    

Slack (MET) :             396.870ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.081ns (19.059%)  route 0.344ns (80.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.805 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.344     6.149    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497   403.019    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.019    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                396.870    

Slack (MET) :             396.906ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.079ns (18.676%)  route 0.344ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.803 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.344     6.147    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463   403.053    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.053    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                396.906    

Slack (MET) :             397.029ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.081ns (18.750%)  route 0.351ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.633ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.805 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.351     6.156    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331   403.185    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.185    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                397.029    

Slack (MET) :             397.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.424%)  route 0.402ns (83.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.809 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.402     6.211    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152   403.364    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.364    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                397.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.516 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.187     3.703    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.288    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.040ns (17.316%)  route 0.191ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.514 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.191     3.705    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.199    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.513 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.186     3.699    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.110    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.514 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.184     3.698    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.106    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.040ns (17.778%)  route 0.185ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.517 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.185     3.702    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.109    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.040ns (17.094%)  route 0.194ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.517 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.194     3.711    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     3.093    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.039ns (15.789%)  route 0.208ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.516 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.208     3.724    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     3.091    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.476    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y217         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.514 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.246     3.760    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.779ns (routing 0.346ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.779     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.513 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.200     3.713    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     3.067    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.039ns (14.717%)  route 0.226ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.516 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.226     3.742    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     3.088    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk2_5
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_gmii2rgmii/i_rgmii_Div4/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y28  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y29  i_gmii2rgmii/i_rgmii_mux1/I0
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y222    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y217    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.449ns (20.768%)  route 1.713ns (79.232%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.774ns (routing 0.884ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.774     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.668     7.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y165        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.239     8.356    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X49Y161        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     8.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.205     8.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     8.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.601     9.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.514ns  (logic 5.198ns (61.052%)  route 3.316ns (38.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 52.886 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.585ns (routing 0.802ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.069    33.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.585    52.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                         clock pessimism              0.000    52.886    
                         clock uncertainty           -0.235    52.651    
    SLICE_X49Y166        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    52.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         52.577    
                         arrival time                         -33.514    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.514ns  (logic 5.198ns (61.052%)  route 3.316ns (38.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 52.886 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.585ns (routing 0.802ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.069    33.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.585    52.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                         clock pessimism              0.000    52.886    
                         clock uncertainty           -0.235    52.651    
    SLICE_X49Y166        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    52.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         52.577    
                         arrival time                         -33.514    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.246ns  (logic 5.198ns (63.037%)  route 3.048ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 52.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.565ns (routing 0.802ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.801    33.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.565    52.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C
                         clock pessimism              0.000    52.866    
                         clock uncertainty           -0.235    52.631    
    SLICE_X48Y167        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         52.557    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.246ns  (logic 5.198ns (63.037%)  route 3.048ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 52.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.565ns (routing 0.802ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.801    33.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.565    52.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism              0.000    52.866    
                         clock uncertainty           -0.235    52.631    
    SLICE_X48Y167        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         52.557    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.246ns  (logic 5.198ns (63.037%)  route 3.048ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 52.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.565ns (routing 0.802ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.801    33.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.565    52.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                         clock pessimism              0.000    52.866    
                         clock uncertainty           -0.235    52.631    
    SLICE_X48Y167        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    52.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         52.557    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.246ns  (logic 5.198ns (63.037%)  route 3.048ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 52.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.565ns (routing 0.802ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.801    33.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.565    52.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism              0.000    52.866    
                         clock uncertainty           -0.235    52.631    
    SLICE_X48Y167        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         52.557    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.245ns  (logic 5.198ns (63.044%)  route 3.047ns (36.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 52.868 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.567ns (routing 0.802ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.800    33.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.567    52.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                         clock pessimism              0.000    52.868    
                         clock uncertainty           -0.235    52.633    
    SLICE_X48Y167        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    52.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         52.559    
                         arrival time                         -33.245    
  -------------------------------------------------------------------
                         slack                                 19.314    

Slack (MET) :             19.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.245ns  (logic 5.198ns (63.044%)  route 3.047ns (36.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 52.868 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.567ns (routing 0.802ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.800    33.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.567    52.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism              0.000    52.868    
                         clock uncertainty           -0.235    52.633    
    SLICE_X48Y167        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    52.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         52.559    
                         arrival time                         -33.245    
  -------------------------------------------------------------------
                         slack                                 19.314    

Slack (MET) :             19.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.171ns  (logic 5.198ns (63.615%)  route 2.973ns (36.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 52.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.561ns (routing 0.802ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.247    32.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y173        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    32.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.726    33.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X47Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.561    52.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism              0.000    52.862    
                         clock uncertainty           -0.235    52.627    
    SLICE_X47Y173        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         52.553    
                         arrival time                         -33.171    
  -------------------------------------------------------------------
                         slack                                 19.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.060ns (38.462%)  route 0.096ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.285ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    4.352ns
  Clock Net Delay (Source):      1.561ns (routing 0.802ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.884ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.561     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.096     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.813     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.352     2.933    
    SLICE_X54Y116        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.203ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    4.154ns
  Clock Net Delay (Source):      0.955ns (routing 0.487ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.543ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.955     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X47Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.082     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X47Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.154     2.049    
    SLICE_X47Y116        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.241ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    4.158ns
  Clock Net Delay (Source):      0.989ns (routing 0.487ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.543ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.989     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y167        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.037     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.120     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.158     2.083    
    SLICE_X49Y167        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.060ns (38.462%)  route 0.096ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.262ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    4.340ns
  Clock Net Delay (Source):      1.563ns (routing 0.802ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.884ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.563     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.096     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X54Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.790     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.340     2.922    
    SLICE_X54Y117        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Net Delay (Source):      0.976ns (routing 0.487ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.543ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.039     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[11]
    SLICE_X55Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.105     6.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -4.156     2.070    
    SLICE_X55Y116        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.251ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.543ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.039     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.130     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.159     2.092    
    SLICE_X51Y131        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.970ns (routing 0.487ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.543ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.970     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.044     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.098     6.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                         clock pessimism             -4.155     2.064    
    SLICE_X50Y117        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.215ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    4.154ns
  Clock Net Delay (Source):      0.967ns (routing 0.487ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.543ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.967     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.045     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.094     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -4.154     2.061    
    SLICE_X50Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.232ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.978ns (routing 0.487ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.543ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.978     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X47Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.111     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                         clock pessimism             -4.151     2.081    
    SLICE_X47Y125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    4.344ns
  Clock Net Delay (Source):      1.593ns (routing 0.802ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.884ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.593     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y173        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/Q
                         net (fo=2, routed)           0.078     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[15]
    SLICE_X49Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.801     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                         clock pessimism             -4.344     2.929    
    SLICE_X49Y172        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.586ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
    SLICE_X52Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/Q
                         net (fo=1, routed)           0.360     0.439    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[7]
    SLICE_X52Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X52Y113        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.410ns  (logic 0.081ns (19.756%)  route 0.329ns (80.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X55Y114        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.329     0.410    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X53Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X53Y111        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.799%)  route 0.320ns (80.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
    SLICE_X53Y112        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                         net (fo=1, routed)           0.320     0.399    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    SLICE_X53Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X53Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
    SLICE_X54Y110        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/Q
                         net (fo=1, routed)           0.314     0.393    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[2]
    SLICE_X54Y110        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X54Y110        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    SLICE_X54Y111        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                         net (fo=1, routed)           0.314     0.393    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    SLICE_X54Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X54Y111        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.391ns  (logic 0.079ns (20.205%)  route 0.312ns (79.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
    SLICE_X55Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.312     0.391    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[3]
    SLICE_X55Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X55Y107        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.374ns  (logic 0.081ns (21.658%)  route 0.293ns (78.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
    SLICE_X52Y113        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/Q
                         net (fo=1, routed)           0.293     0.374    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]_1[0]
    SLICE_X52Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X52Y113        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
    SLICE_X56Y108        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/Q
                         net (fo=1, routed)           0.292     0.373    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[0]
    SLICE_X56Y108        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X56Y108        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X51Y112        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.292     0.372    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X51Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X51Y112        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.071%)  route 0.286ns (77.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
    SLICE_X56Y112        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                         net (fo=1, routed)           0.286     0.367    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    SLICE_X54Y108        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X54Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  2.658    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.709ns  (logic 0.079ns (4.623%)  route 1.630ns (95.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X51Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=41, routed)          1.630     1.709    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X44Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X44Y82         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.482ns  (logic 0.079ns (5.331%)  route 1.403ns (94.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X51Y91         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=41, routed)          1.403     1.482    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X43Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X43Y82         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.249ns  (logic 0.081ns (6.485%)  route 1.168ns (93.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X51Y91         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=41, routed)          1.168     1.249    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X45Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X45Y83         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.058ns  (logic 0.081ns (7.656%)  route 0.977ns (92.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X50Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=18, routed)          0.977     1.058    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[2]
    SLICE_X47Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X47Y86         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.054ns  (logic 0.079ns (7.495%)  route 0.975ns (92.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[27]/C
    SLICE_X51Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[27]/Q
                         net (fo=17, routed)          0.975     1.054    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[27]
    SLICE_X47Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X47Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.024ns  (logic 0.079ns (7.715%)  route 0.945ns (92.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X50Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=22, routed)          0.945     1.024    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X46Y85         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X46Y85         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.019ns  (logic 0.079ns (7.753%)  route 0.940ns (92.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X50Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=32, routed)          0.940     1.019    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X45Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X45Y83         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.002ns  (logic 0.079ns (7.884%)  route 0.923ns (92.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X50Y91         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=45, routed)          0.923     1.002    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X47Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X47Y86         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.966ns  (logic 0.081ns (8.385%)  route 0.885ns (91.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
    SLICE_X50Y90         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=32, routed)          0.885     0.966    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X46Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X46Y84         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.947ns  (logic 0.079ns (8.342%)  route 0.868ns (91.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[17]/C
    SLICE_X48Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[17]/Q
                         net (fo=8, routed)           0.868     0.947    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[17]
    SLICE_X43Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X43Y84         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  2.078    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.079ns (5.010%)  route 1.498ns (94.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 5.309 - 3.332 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.100ns (routing 0.171ns, distribution 0.929ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.100     2.170    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X39Y66         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.249 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=3, routed)           1.498     3.747    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.102     5.119    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.231 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.309 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.787    
                         clock uncertainty           -0.157     4.630    
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.049     4.581    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.079ns (4.612%)  route 1.634ns (95.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 5.443 - 3.332 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.063ns (routing 0.171ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.063     2.133    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X35Y89         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.212 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/Q
                         net (fo=1, routed)           1.634     3.846    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     5.428 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.443    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.921    
                         clock uncertainty           -0.157     4.764    
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.061     4.703    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.078ns (4.893%)  route 1.516ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.328 - 3.332 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.082ns (routing 0.171ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.082     2.152    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X32Y63         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.230 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.516     3.746    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.103     5.120    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     5.246 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     5.328 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.806    
                         clock uncertainty           -0.157     4.649    
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.026     4.623    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.623    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.079ns (4.733%)  route 1.590ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 5.436 - 3.332 ) 
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.093ns (routing 0.171ns, distribution 0.922ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.093     2.163    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.242 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           1.590     3.832    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     5.421 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.914    
                         clock uncertainty           -0.157     4.757    
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.043     4.714    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.714    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.079ns (5.211%)  route 1.437ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.312 - 3.332 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.041ns (routing 0.171ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.041     2.111    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_1
    SLICE_X23Y78         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.190 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=2, routed)           1.437     3.627    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.103     5.120    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.237 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.312 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.790    
                         clock uncertainty           -0.157     4.633    
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     4.518    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.079ns (5.400%)  route 1.384ns (94.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.312 - 3.332 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.041ns (routing 0.171ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.041     2.111    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_1
    SLICE_X23Y78         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.190 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=2, routed)           1.384     3.574    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.103     5.120    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.237 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.312 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.790    
                         clock uncertainty           -0.157     4.633    
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     4.489    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.079ns (4.850%)  route 1.550ns (95.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 5.436 - 3.332 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.084     2.154    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X30Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.233 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.550     3.783    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     5.421 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.914    
                         clock uncertainty           -0.157     4.757    
    BITSLICE_RX_TX_X0Y76 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.043     4.714    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.714    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.077ns (4.789%)  route 1.531ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 5.433 - 3.332 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.096ns (routing 0.171ns, distribution 0.925ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.096     2.166    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]_0
    SLICE_X29Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.243 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           1.531     3.774    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     5.420 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.433    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.911    
                         clock uncertainty           -0.157     4.754    
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.039     4.715    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.715    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.079ns (4.817%)  route 1.561ns (95.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 5.432 - 3.332 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.080ns (routing 0.171ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.080     2.150    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[13]_0
    SLICE_X30Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.229 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.561     3.790    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y73 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     5.419 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.432    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y73 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.910    
                         clock uncertainty           -0.157     4.753    
    BITSLICE_RX_TX_X0Y73 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     4.731    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.079ns (4.841%)  route 1.553ns (95.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 5.446 - 3.332 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.092ns (routing 0.171ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.092     2.162    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X39Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.241 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/Q
                         net (fo=2, routed)           1.553     3.794    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[2]
    BITSLICE_RX_TX_X0Y103
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT6[26])
                                                      0.125     5.428 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     5.446    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X0Y103
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.924    
                         clock uncertainty           -0.157     4.767    
    BITSLICE_RX_TX_X0Y103
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.024     4.743    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.743    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  0.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.058ns (17.313%)  route 0.277ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y66         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.601 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.277     2.878    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     1.412 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.958    
                         clock uncertainty            0.157     2.115    
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.043     2.158    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.058ns (16.111%)  route 0.302ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X24Y106        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.601 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/Q
                         net (fo=1, routed)           0.302     2.903    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.112 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.221 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.383 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     1.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.948    
                         clock uncertainty            0.157     2.105    
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     2.181    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.059ns (15.989%)  route 0.310ns (84.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y66         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.602 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.310     2.912    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     1.412 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.958    
                         clock uncertainty            0.157     2.115    
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.074     2.189    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.060ns (16.667%)  route 0.300ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X24Y106        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.603 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/Q
                         net (fo=2, routed)           0.300     2.903    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.112 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.221 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.383 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     1.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.948    
                         clock uncertainty            0.157     2.105    
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.072     2.177    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.059ns (16.389%)  route 0.301ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.899ns (routing 0.155ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.899     2.544    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X24Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.603 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/Q
                         net (fo=4, routed)           0.301     2.904    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.112 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.221 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.187     1.408 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     1.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.948    
                         clock uncertainty            0.157     2.105    
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.072     2.177    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.058ns (17.576%)  route 0.272ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y66         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.601 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.272     2.873    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     1.412 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.958    
                         clock uncertainty            0.157     2.115    
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.030     2.145    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][74]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.059ns (17.825%)  route 0.272ns (82.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.898ns (routing 0.155ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.898     2.543    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X24Y106        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.602 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][74]/Q
                         net (fo=2, routed)           0.272     2.874    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.112 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.221 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.383 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     1.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.948    
                         clock uncertainty            0.157     2.105    
    BITSLICE_RX_TX_X0Y91 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.041     2.146    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.059ns (16.714%)  route 0.294ns (83.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.899ns (routing 0.155ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.899     2.544    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X24Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.603 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/Q
                         net (fo=4, routed)           0.294     2.897    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     0.935    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.112 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.221 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.187     1.408 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     1.426    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.948    
                         clock uncertainty            0.157     2.105    
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.062     2.167    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.059ns (17.101%)  route 0.286ns (82.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.915ns (routing 0.155ns, distribution 0.760ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.915     2.560    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wosp_reg[2]_18
    SLICE_X26Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.619 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/Q
                         net (fo=1, routed)           0.286     2.905    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     0.930    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.107 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.216 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.378 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     1.421    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.943    
                         clock uncertainty            0.157     2.100    
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.072     2.172    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.058ns (15.550%)  route 0.315ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.909ns (routing 0.155ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.909     2.554    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X24Y65         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.612 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.315     2.927    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11415, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     1.412 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.958    
                         clock uncertainty            0.157     2.115    
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.073     2.188    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.515ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.510ns  (logic 0.081ns (15.882%)  route 0.429ns (84.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X52Y110        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.429     0.510    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X51Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X51Y113        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X52Y112        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.304     0.384    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X50Y114        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X50Y114        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.643ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X52Y110        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.301     0.382    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X52Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X52Y113        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 11.643    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X51Y110        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.292     0.372    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X51Y110        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X51Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.364ns  (logic 0.078ns (21.429%)  route 0.286ns (78.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X53Y110        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.286     0.364    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X54Y113        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X54Y113        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.324ns  (logic 0.081ns (25.000%)  route 0.243ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X52Y110        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.243     0.324    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X52Y110        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X52Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.301ns  (logic 0.080ns (26.578%)  route 0.221ns (73.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X52Y111        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.221     0.301    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X52Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X52Y111        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.295ns  (logic 0.081ns (27.458%)  route 0.214ns (72.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X51Y110        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.214     0.295    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X51Y110        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X51Y110        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.736ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.289ns  (logic 0.081ns (28.028%)  route 0.208ns (71.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X52Y111        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.208     0.289    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X52Y111        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X52Y111        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 11.736    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110                                     0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X52Y110        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.158     0.238    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X52Y112        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X52Y112        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 11.787    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y122        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y122        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 49.722    

Slack (MET) :             49.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.301ns  (logic 0.080ns (26.578%)  route 0.221ns (73.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y122        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.221     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y122        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 49.724    

Slack (MET) :             49.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.291ns  (logic 0.079ns (27.148%)  route 0.212ns (72.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.212     0.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X49Y120        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                 49.734    

Slack (MET) :             49.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X49Y119        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.204     0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X49Y119        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                 49.742    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.279ns  (logic 0.080ns (28.674%)  route 0.199ns (71.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y119        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.199     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y119        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                 49.746    

Slack (MET) :             49.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y119        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.197     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X49Y119        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.747    

Slack (MET) :             49.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.257ns  (logic 0.079ns (30.739%)  route 0.178ns (69.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X54Y122        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.178     0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y122        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                 49.768    

Slack (MET) :             49.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.229ns  (logic 0.079ns (34.498%)  route 0.150ns (65.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y122        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.150     0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y121        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                 49.796    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        0.981ns  (logic 0.078ns (7.951%)  route 0.903ns (92.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 9.241 - 6.664 ) 
    Source Clock Delay      (SCD):    2.170ns = ( 5.502 - 3.332 ) 
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.171ns, distribution 0.929ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.873    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.873 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     4.257    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.130 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     4.374    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.402 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       1.100     5.502    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X37Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     5.580 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.903     6.483    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X37Y62         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.920     9.241    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X37Y62         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.610     8.632    
                         clock uncertainty           -0.176     8.455    
    SLICE_X37Y62         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.480    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.768ns  (logic 0.081ns (10.547%)  route 0.687ns (89.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    SLICE_X48Y85         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                         net (fo=1, routed)           0.687     0.768    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[26]
    SLICE_X48Y85         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X48Y85         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.697ns  (logic 0.079ns (11.334%)  route 0.618ns (88.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    SLICE_X47Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                         net (fo=1, routed)           0.618     0.697    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[30]
    SLICE_X50Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y84         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.692ns  (logic 0.079ns (11.416%)  route 0.613ns (88.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X48Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.613     0.692    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X50Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y84         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.671ns  (logic 0.076ns (11.326%)  route 0.595ns (88.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
    SLICE_X43Y87         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/Q
                         net (fo=1, routed)           0.595     0.671    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X36Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X36Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.661ns  (logic 0.081ns (12.254%)  route 0.580ns (87.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
    SLICE_X47Y79         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/Q
                         net (fo=1, routed)           0.580     0.661    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[20]
    SLICE_X50Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y82         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.644ns  (logic 0.079ns (12.267%)  route 0.565ns (87.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X47Y82         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.565     0.644    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[19]
    SLICE_X50Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y82         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.606ns  (logic 0.080ns (13.201%)  route 0.526ns (86.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    SLICE_X40Y78         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                         net (fo=1, routed)           0.526     0.606    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X40Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X40Y84         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.529ns  (logic 0.079ns (14.934%)  route 0.450ns (85.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/C
    SLICE_X42Y86         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[7]/Q
                         net (fo=1, routed)           0.450     0.529    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X39Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X39Y90         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.079ns (15.163%)  route 0.442ns (84.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
    SLICE_X42Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/Q
                         net (fo=1, routed)           0.442     0.521    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[28]
    SLICE_X47Y85         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y85         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.039ns (8.405%)  route 0.425ns (91.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.609ns (routing 0.096ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.874    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.891 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11415, routed)       0.609     1.500    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X37Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.539 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.425     1.964    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X37Y62         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.680     1.206    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X37Y62         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.399     1.604    
                         clock uncertainty            0.176     1.781    
    SLICE_X37Y62         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.827    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK_VIRT
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 1.008ns (42.568%)  route 1.360ns (57.432%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 3.774 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.071ns (routing 0.376ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K12                                               0.000     0.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     1.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.360     2.868    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.071     3.774    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.774    
                         clock uncertainty           -0.025     3.749    
    SLICE_X9Y147         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.774    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.011ns (44.285%)  route 1.272ns (55.715%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.780 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.077ns (routing 0.376ns, distribution 0.701ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J11                                               0.000     0.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     1.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.272     2.783    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.077     3.780    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.780    
                         clock uncertainty           -0.025     3.755    
    SLICE_X9Y143         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.780    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 1.020ns (44.739%)  route 1.260ns (55.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 3.778 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.075ns (routing 0.376ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J10                                               0.000     0.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     1.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.260     2.780    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.075     3.778    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.778    
                         clock uncertainty           -0.025     3.753    
    SLICE_X9Y144         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.778    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.267ns  (logic 1.018ns (44.896%)  route 1.249ns (55.104%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 7.781 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.376ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    F10                                               0.000     4.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     5.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.249     6.767    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.078     7.781    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.781    
                         clock uncertainty           -0.025     7.756    
    SLICE_X9Y159         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.781    i_gmii2rgmii/i_rgmii_rxctl/d2_reg
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.243ns  (logic 1.008ns (44.940%)  route 1.235ns (55.060%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 7.776 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.376ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    K12                                               0.000     4.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     5.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.235     6.743    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.073     7.776    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.776    
                         clock uncertainty           -0.025     7.751    
    SLICE_X9Y147         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.776    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 1.019ns (45.925%)  route 1.200ns (54.075%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 3.776 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.376ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K13                                               0.000     0.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.200     2.719    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.073     3.776    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.776    
                         clock uncertainty           -0.025     3.751    
    SLICE_X9Y146         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.776    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.205ns  (logic 1.020ns (46.261%)  route 1.185ns (53.739%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 7.780 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.077ns (routing 0.376ns, distribution 0.701ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    J10                                               0.000     4.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     5.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.185     6.705    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.077     7.780    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.780    
                         clock uncertainty           -0.025     7.755    
    SLICE_X9Y144         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.780    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.158ns  (logic 1.011ns (46.850%)  route 1.147ns (53.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 7.782 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.376ns, distribution 0.703ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    J11                                               0.000     4.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     5.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.147     6.658    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.079     7.782    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.782    
                         clock uncertainty           -0.025     7.757    
    SLICE_X9Y143         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.782    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.144ns  (logic 1.019ns (47.531%)  route 1.125ns (52.469%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 7.778 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.075ns (routing 0.376ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    K13                                               0.000     4.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     5.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.125     6.644    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.075     7.778    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.778    
                         clock uncertainty           -0.025     7.753    
    SLICE_X9Y146         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.778    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.018ns (48.009%)  route 1.102ns (51.991%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 3.779 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.076ns (routing 0.376ns, distribution 0.700ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    F10                                               0.000     0.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.102     2.620    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.076     3.779    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/C
                         clock pessimism              0.000     3.779    
                         clock uncertainty           -0.025     3.754    
    SLICE_X9Y159         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.779    i_gmii2rgmii/i_rgmii_rxctl/d1_reg
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.220ns  (logic 0.511ns (41.866%)  route 0.709ns (58.134%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 4.478 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.412ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    F10                                               0.000     3.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     4.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.709     4.720    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.229     4.478    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/C
                         clock pessimism              0.000     4.478    
                         clock uncertainty            0.025     4.503    
    SLICE_X9Y159         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.563    i_gmii2rgmii/i_rgmii_rxctl/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.242ns  (logic 0.512ns (41.228%)  route 0.730ns (58.772%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 8.479 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.230ns (routing 0.412ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K13                                               0.000     7.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     8.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.730     8.742    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.230     8.479    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.479    
                         clock uncertainty            0.025     8.504    
    SLICE_X9Y146         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.564    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.742    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.265ns  (logic 0.504ns (39.846%)  route 0.761ns (60.154%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 8.484 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.235ns (routing 0.412ns, distribution 0.823ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J11                                               0.000     7.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     8.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.761     8.765    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.235     8.484    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.484    
                         clock uncertainty            0.025     8.509    
    SLICE_X9Y143         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.569    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.569    
                         arrival time                           8.765    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.265ns  (logic 0.513ns (40.556%)  route 0.752ns (59.444%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 8.482 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.233ns (routing 0.412ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J10                                               0.000     7.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     8.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.752     8.765    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.233     8.482    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.482    
                         clock uncertainty            0.025     8.507    
    SLICE_X9Y144         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.567    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.567    
                         arrival time                           8.765    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.295ns  (logic 0.501ns (38.692%)  route 0.794ns (61.308%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 8.478 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.412ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K12                                               0.000     7.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     8.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.794     8.795    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.229     8.478    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.478    
                         clock uncertainty            0.025     8.503    
    SLICE_X9Y147         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.563    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.563    
                         arrival time                           8.795    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.330ns  (logic 0.511ns (38.402%)  route 0.819ns (61.598%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 8.483 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.234ns (routing 0.412ns, distribution 0.822ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    F10                                               0.000     7.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     8.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.819     8.830    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.234     8.483    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y159         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.483    
                         clock uncertainty            0.025     8.508    
    SLICE_X9Y159         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.568    i_gmii2rgmii/i_rgmii_rxctl/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.568    
                         arrival time                           8.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.325ns  (logic 0.512ns (38.646%)  route 0.813ns (61.354%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 4.474 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.412ns, distribution 0.813ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K13                                               0.000     3.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     4.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.813     4.825    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.225     4.474    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.474    
                         clock uncertainty            0.025     4.499    
    SLICE_X9Y146         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.559    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.559    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.343ns  (logic 0.504ns (37.532%)  route 0.839ns (62.468%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 4.479 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.230ns (routing 0.412ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J11                                               0.000     3.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     4.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.839     4.843    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.230     4.479    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y143         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.479    
                         clock uncertainty            0.025     4.504    
    SLICE_X9Y143         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.564    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.843    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.348ns  (logic 0.513ns (38.059%)  route 0.835ns (61.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 4.477 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.228ns (routing 0.412ns, distribution 0.816ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J10                                               0.000     3.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     4.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.835     4.848    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.228     4.477    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X9Y144         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.477    
                         clock uncertainty            0.025     4.502    
    SLICE_X9Y144         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.562    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.373ns  (logic 0.501ns (36.494%)  route 0.872ns (63.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 4.473 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.412ns, distribution 0.812ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K12                                               0.000     3.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     4.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.872     4.873    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.224     4.473    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y147         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty            0.025     4.498    
    SLICE_X9Y147         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.558    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.856ns (74.259%)  route 0.990ns (25.741%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.789    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     8.948 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.251     9.199    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y210         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     9.324 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.059     9.383    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.495    12.058    
                         clock uncertainty           -0.209    11.849    
    SLICE_X5Y210         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.874    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.754ns (77.665%)  route 0.792ns (22.335%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.789    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.934 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.040     8.974    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y210         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     9.011 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.083    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.495    12.058    
                         clock uncertainty           -0.209    11.849    
    SLICE_X5Y210         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.874    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 2.673ns (78.548%)  route 0.730ns (21.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.819ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.672     8.781    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     8.882 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.058     8.940    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.566    12.552    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.495    12.057    
                         clock uncertainty           -0.209    11.848    
    SLICE_X5Y210         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.873    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.641ns (80.666%)  route 0.633ns (19.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.079 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.617     8.696    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X3Y209         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.099     8.795 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.016     8.811    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.209    11.843    
    SLICE_X3Y209         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.868    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 2.596ns (79.534%)  route 0.668ns (20.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     7.987 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.619     8.606    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X3Y209         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.752 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.049     8.801    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.209    11.841    
    SLICE_X3Y209         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.866    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.866    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 2.678ns (82.299%)  route 0.576ns (17.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.119 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.561     8.680    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     8.776 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.015     8.791    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.209    11.841    
    SLICE_X3Y209         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.866    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.866    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 2.603ns (80.191%)  route 0.643ns (19.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.819ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     8.005 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.625     8.630    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     8.765 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.783    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.566    12.552    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.495    12.057    
                         clock uncertainty           -0.209    11.848    
    SLICE_X5Y210         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.873    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 2.735ns (84.466%)  route 0.503ns (15.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 12.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.819ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.114 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.488     8.602    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     8.760 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.015     8.775    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.563    12.549    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.495    12.054    
                         clock uncertainty           -0.209    11.845    
    SLICE_X3Y208         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.870    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.574ns (79.567%)  route 0.661ns (20.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     7.987 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.610     8.597    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X3Y209         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     8.721 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.051     8.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.209    11.843    
    SLICE_X3Y209         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.868    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 2.622ns (81.861%)  route 0.581ns (18.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      2.464     8.001 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.566     8.567    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X3Y209         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.158     8.725 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.015     8.740    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.209    11.843    
    SLICE_X3Y209         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.868    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 1.240ns (82.667%)  route 0.260ns (17.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.565 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.243     4.808    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     4.848 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.017     4.865    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.209     3.030    
    SLICE_X3Y208         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.076    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.258ns (83.036%)  route 0.257ns (16.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.552ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.565 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.251     4.816    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.058     4.874 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     4.880    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.109     2.474    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.351     2.825    
                         clock uncertainty            0.209     3.034    
    SLICE_X3Y208         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.081    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 1.236ns (81.477%)  route 0.281ns (18.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.552ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.578 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.264     4.842    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X3Y208         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.865 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.017     4.882    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.109     2.474    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism              0.351     2.825    
                         clock uncertainty            0.209     3.034    
    SLICE_X3Y208         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.080    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 1.233ns (81.279%)  route 0.284ns (18.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.268     4.844    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     4.866 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.016     4.882    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.209     3.033    
    SLICE_X3Y209         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.079    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 1.219ns (80.039%)  route 0.304ns (19.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.552 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.298     4.850    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X3Y209         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.032     4.882 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.006     4.888    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.209     3.033    
    SLICE_X3Y209         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.080    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           4.888    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 1.244ns (81.735%)  route 0.278ns (18.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.272     4.848    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X3Y208         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     4.881 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.006     4.887    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.209     3.030    
    SLICE_X3Y208         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.077    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.244ns (80.937%)  route 0.293ns (19.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.287     4.863    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     4.896 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.006     4.902    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.209     3.029    
    SLICE_X3Y209         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.076    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.222ns (78.992%)  route 0.325ns (21.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.552ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.539 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.319     4.858    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     4.906 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.912    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.112     2.477    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.351     2.828    
                         clock uncertainty            0.209     3.037    
    SLICE_X5Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.084    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           4.912    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.244ns (80.414%)  route 0.303ns (19.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.551 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.297     4.848    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X3Y209         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.058     4.906 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     4.912    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.209     3.033    
    SLICE_X3Y209         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.080    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           4.912    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.230ns (79.560%)  route 0.316ns (20.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.538 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.310     4.848    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X3Y208         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.057     4.905 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.006     4.911    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.209     3.030    
    SLICE_X3Y208         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.077    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  1.834    





---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.856ns (74.259%)  route 0.990ns (25.741%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.958    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     9.117 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.251     9.368    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y210         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     9.493 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.059     9.552    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.495    12.058    
                         clock uncertainty           -0.222    11.836    
    SLICE_X5Y210         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.861    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.754ns (77.665%)  route 0.792ns (22.335%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.680     8.958    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     9.103 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.040     9.143    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y210         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     9.180 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.252    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567    12.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.495    12.058    
                         clock uncertainty           -0.222    11.836    
    SLICE_X5Y210         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.861    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 2.673ns (78.548%)  route 0.730ns (21.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.819ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.672     8.950    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y210         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     9.051 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.058     9.109    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.566    12.552    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.495    12.057    
                         clock uncertainty           -0.222    11.835    
    SLICE_X5Y210         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.860    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.641ns (80.666%)  route 0.633ns (19.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.248 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.617     8.865    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X3Y209         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.099     8.964 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.016     8.980    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.222    11.830    
    SLICE_X3Y209         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.855    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 2.596ns (79.534%)  route 0.668ns (20.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     8.156 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.619     8.775    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X3Y209         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.921 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.049     8.970    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.222    11.828    
    SLICE_X3Y209         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.853    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 2.678ns (82.299%)  route 0.576ns (17.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.288 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.561     8.849    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     8.945 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.015     8.960    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.222    11.828    
    SLICE_X3Y209         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.853    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 2.603ns (80.191%)  route 0.643ns (19.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.819ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     8.174 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.625     8.799    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     8.934 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.952    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.566    12.552    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.495    12.057    
                         clock uncertainty           -0.222    11.835    
    SLICE_X5Y210         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.860    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 2.735ns (84.466%)  route 0.503ns (15.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 12.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.819ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.283 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.488     8.771    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     8.929 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.015     8.944    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.563    12.549    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.495    12.054    
                         clock uncertainty           -0.222    11.832    
    SLICE_X3Y208         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.857    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.574ns (79.567%)  route 0.661ns (20.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     8.156 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.610     8.766    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X3Y209         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     8.890 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.051     8.941    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.222    11.830    
    SLICE_X3Y209         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.855    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 2.622ns (81.861%)  route 0.581ns (18.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 12.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.819ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      2.464     8.170 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.566     8.736    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X3Y209         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.158     8.894 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.015     8.909    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561    12.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism             -0.495    12.052    
                         clock uncertainty           -0.222    11.830    
    SLICE_X3Y209         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.855    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  2.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 1.240ns (82.667%)  route 0.260ns (17.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.665 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.243     4.908    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     4.948 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.017     4.965    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.222     3.043    
    SLICE_X3Y208         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.089    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.886ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.258ns (83.036%)  route 0.257ns (16.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.552ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.665 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.251     4.916    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X3Y208         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.058     4.974 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     4.980    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.109     2.474    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.351     2.825    
                         clock uncertainty            0.222     3.047    
    SLICE_X3Y208         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.094    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 1.236ns (81.477%)  route 0.281ns (18.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.552ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.678 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.264     4.942    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X3Y208         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.965 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.017     4.982    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.109     2.474    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism              0.351     2.825    
                         clock uncertainty            0.222     3.047    
    SLICE_X3Y208         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.093    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.890ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 1.233ns (81.279%)  route 0.284ns (18.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.268     4.944    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     4.966 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.016     4.982    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.222     3.046    
    SLICE_X3Y209         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.092    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.895ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 1.219ns (80.039%)  route 0.304ns (19.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.652 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.298     4.950    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X3Y209         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.032     4.982 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.006     4.988    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.222     3.046    
    SLICE_X3Y209         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.093    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 1.244ns (81.735%)  route 0.278ns (18.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.272     4.948    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X3Y208         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     4.981 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.006     4.987    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.222     3.043    
    SLICE_X3Y208         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.090    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           4.987    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.244ns (80.937%)  route 0.293ns (19.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.287     4.963    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X3Y209         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     4.996 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.006     5.002    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.222     3.042    
    SLICE_X3Y209         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.089    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.222ns (78.992%)  route 0.325ns (21.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.552ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.639 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.319     4.958    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     5.006 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     5.012    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.112     2.477    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.351     2.828    
                         clock uncertainty            0.222     3.050    
    SLICE_X5Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.097    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.244ns (80.414%)  route 0.303ns (19.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.651 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.297     4.948    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X3Y209         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.058     5.006 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     5.012    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.351     2.824    
                         clock uncertainty            0.222     3.046    
    SLICE_X3Y209         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.093    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.230ns (79.560%)  route 0.316ns (20.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.638 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.310     4.948    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X3Y208         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.057     5.005 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.006     5.011    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X3Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.222     3.043    
    SLICE_X3Y208         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.090    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  1.921    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.079ns (1.534%)  route 5.071ns (98.466%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 14.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.758ns (routing 0.901ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.813ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.758     4.283    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.362 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           5.071     9.433    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.519    14.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.495    14.015    
                         clock uncertainty           -0.191    13.824    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.208    13.616    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.076ns (1.530%)  route 4.892ns (98.470%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 14.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.724ns (routing 0.901ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.813ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.724     4.249    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y177         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.325 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           4.892     9.217    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.519    14.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.495    14.015    
                         clock uncertainty           -0.191    13.824    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.222    13.602    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  4.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.038ns (1.504%)  route 2.489ns (98.496%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.955ns (routing 0.495ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.546ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.955     2.649    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y177         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.687 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           2.489     5.176    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     3.350    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.369 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.103     4.472    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.351     4.823    
                         clock uncertainty            0.191     5.014    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.038     4.976    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.039ns (1.431%)  route 2.686ns (98.569%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.975ns (routing 0.495ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.546ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.975     2.669    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.708 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           2.686     5.394    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     3.350    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.369 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.103     4.472    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.351     4.823    
                         clock uncertainty            0.191     5.014    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.042     4.972    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -4.972    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  RGMII_TX_CLK_90

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.728ns  (logic 2.725ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 8.263 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.738ns (routing 0.901ns, distribution 0.837ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.738    16.263    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.082 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.085    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.906    18.991 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.991    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.723ns  (logic 2.720ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 8.264 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.739ns (routing 0.901ns, distribution 0.838ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.739    16.264    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.082 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.085    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.902    18.987 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.987    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.724ns  (logic 2.721ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.261ns = ( 8.261 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.901ns, distribution 0.835ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.736    16.261    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.079 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.082    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.903    18.985 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.985    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.985    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.720ns  (logic 2.717ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.259ns = ( 8.259 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.901ns, distribution 0.833ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.734    16.259    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.078 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.081    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.898    18.979 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.979    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.979    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.729ns  (logic 2.726ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.722ns (routing 0.901ns, distribution 0.821ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.722    16.247    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    f  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.066 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.003    17.069    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.907    18.976 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    18.976    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.811ns  (logic 1.809ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.501ns = ( 12.501 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.515ns (routing 0.819ns, distribution 0.696ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.515    12.501    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.754 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.002    12.756    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.556    14.312 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    14.312    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.312    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.802ns  (logic 1.800ns (99.889%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 12.513 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.527ns (routing 0.819ns, distribution 0.708ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.527    12.513    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.766 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.768    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.547    14.315 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.315    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.315    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.810ns  (logic 1.808ns (99.890%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.516ns = ( 12.516 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.530ns (routing 0.819ns, distribution 0.711ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.530    12.516    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.769 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.771    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.555    14.326 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.326    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 1.814ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 12.515 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.529ns (routing 0.819ns, distribution 0.710ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.529    12.515    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.777 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.779    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.552    14.331 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.331    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.331    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.815ns  (logic 1.813ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.517ns = ( 12.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.531ns (routing 0.819ns, distribution 0.712ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.531    12.517    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.779 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.781    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.551    14.332 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.332    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.332    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.248ns  (logic 0.078ns (2.401%)  route 3.170ns (97.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 45.686 - 40.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 36.312 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787    36.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    36.390 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           3.170    39.560    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237    45.686    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.495    45.191    
                         clock uncertainty           -0.209    44.982    
    SLICE_X3Y217         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    45.007    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -39.560    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.787ns  (logic 0.179ns (10.017%)  route 1.608ns (89.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 44.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 36.312 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787    36.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    36.391 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.406    36.797    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X5Y210         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100    36.897 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.202    38.099    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.495    43.875    
                         clock uncertainty           -0.209    43.666    
    BUFGCTRL_X0Y28       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005    43.671    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         43.671    
                         arrival time                         -38.099    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.597ns  (logic 0.212ns (13.275%)  route 1.385ns (86.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 44.218 - 40.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 36.312 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.001ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787    36.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    36.391 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.497    36.888    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X6Y210         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    37.021 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           0.888    37.909    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism             -0.495    43.723    
                         clock uncertainty           -0.209    43.514    
    BUFGCTRL_X0Y29       BUFGCTRL (Setup_BUFGCTRL_I1_CE1)
                                                      0.005    43.519    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         43.519    
                         arrival time                         -37.909    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.109ns  (logic 0.078ns (2.509%)  route 3.031ns (97.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 45.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 36.280 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755    36.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    36.358 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           3.031    39.389    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243    45.692    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.495    45.197    
                         clock uncertainty           -0.209    44.988    
    SLICE_X3Y222         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    45.013    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -39.389    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.034ns  (logic 0.077ns (2.538%)  route 2.957ns (97.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 45.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 36.290 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    36.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    36.367 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.957    39.324    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243    45.692    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.495    45.197    
                         clock uncertainty           -0.209    44.988    
    SLICE_X4Y217         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    45.013    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -39.324    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.008ns  (logic 0.080ns (2.660%)  route 2.928ns (97.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 45.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 36.290 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    36.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    36.370 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.928    39.298    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243    45.692    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.495    45.197    
                         clock uncertainty           -0.209    44.988    
    SLICE_X3Y222         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    45.013    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -39.298    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.007ns  (logic 0.078ns (2.594%)  route 2.929ns (97.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 45.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 36.280 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755    36.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    36.358 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.929    39.287    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243    45.692    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.495    45.197    
                         clock uncertainty           -0.209    44.988    
    SLICE_X3Y222         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    45.013    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -39.287    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.998ns  (logic 0.077ns (2.568%)  route 2.921ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 45.686 - 40.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 36.280 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755    36.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    36.357 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.921    39.278    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237    45.686    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.495    45.191    
                         clock uncertainty           -0.209    44.982    
    SLICE_X3Y217         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    45.007    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -39.278    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.940ns  (logic 0.078ns (2.653%)  route 2.862ns (97.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 45.686 - 40.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 36.290 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    36.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.368 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.862    39.230    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237    45.686    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.495    45.191    
                         clock uncertainty           -0.209    44.982    
    SLICE_X3Y217         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    45.007    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -39.230    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.917ns  (logic 0.078ns (2.674%)  route 2.839ns (97.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 45.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 36.290 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    36.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    36.368 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.839    39.207    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243    45.692    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.495    45.197    
                         clock uncertainty           -0.209    44.988    
    SLICE_X3Y222         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    45.013    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -39.207    
  -------------------------------------------------------------------
                         slack                                  5.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.061ns (3.065%)  route 1.929ns (96.935%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.603 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.929     6.532    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.495     6.050    
                         clock uncertainty            0.209     6.259    
    SLICE_X3Y217         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.321    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.321    
                         arrival time                           6.532    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.060ns (2.984%)  route 1.951ns (97.016%))
  Logic Levels:           0  
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.602 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.951     6.553    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X3Y222         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.327    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.327    
                         arrival time                           6.553    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.058ns (2.866%)  route 1.966ns (97.134%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.604 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.966     6.570    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X3Y222         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.325    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.325    
                         arrival time                           6.570    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.058ns (2.843%)  route 1.982ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.604 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.982     6.586    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.495     6.050    
                         clock uncertainty            0.209     6.259    
    SLICE_X3Y217         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.319    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.319    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.061ns (2.963%)  route 1.998ns (97.037%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.607 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.998     6.605    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X3Y222         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.327    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.327    
                         arrival time                           6.605    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.058ns (2.790%)  route 2.021ns (97.210%))
  Logic Levels:           0  
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.021     6.621    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X3Y222         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.325    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.325    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.059ns (2.838%)  route 2.020ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.633ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.605 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.020     6.625    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.408     5.560    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.495     6.055    
                         clock uncertainty            0.209     6.264    
    SLICE_X4Y217         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.324    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.324    
                         arrival time                           6.625    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.059ns (2.824%)  route 2.030ns (97.176%))
  Logic Levels:           0  
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.601 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.030     6.631    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.555    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.495     6.050    
                         clock uncertainty            0.209     6.259    
    SLICE_X3Y217         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.319    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.319    
                         arrival time                           6.631    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.058ns (2.714%)  route 2.079ns (97.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.079     6.679    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X3Y222         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.325    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.325    
                         arrival time                           6.679    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.060ns (7.444%)  route 0.746ns (92.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.975ns (routing 0.495ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.056ns (routing 0.004ns, distribution 0.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.975     2.669    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.708 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.148     2.856    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[0]
    SLICE_X5Y210         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     2.877 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           0.598     3.475    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism              0.351     2.665    
                         clock uncertainty            0.209     2.874    
    BUFGCTRL_X0Y28       BUFGCTRL (Hold_BUFGCTRL_I0_CE0)
                                                      0.135     3.009    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack        5.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.248ns  (logic 0.078ns (2.401%)  route 3.170ns (97.599%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 405.834 - 400.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 396.312 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787   396.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078   396.390 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           3.170   399.560    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237   405.834    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.495   405.339    
                         clock uncertainty           -0.222   405.117    
    SLICE_X3Y217         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025   405.142    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                        405.142    
                         arrival time                        -399.560    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.655ns  (logic 0.212ns (12.810%)  route 1.443ns (87.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 404.367 - 400.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 396.312 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.009ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787   396.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079   396.391 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.497   396.888    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X6Y210         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133   397.021 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           0.946   397.967    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism             -0.495   403.872    
                         clock uncertainty           -0.222   403.650    
    BUFGCTRL_X0Y29       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.655    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                        403.655    
                         arrival time                        -397.967    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.787ns  (logic 0.179ns (10.017%)  route 1.608ns (89.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 404.518 - 400.000 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 396.312 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.901ns, distribution 0.886ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.787   396.312    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079   396.391 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.406   396.797    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X5Y210         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100   396.897 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.202   398.099    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.495   404.023    
                         clock uncertainty           -0.222   403.801    
    BUFGCTRL_X0Y28       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.806    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                        403.806    
                         arrival time                        -398.099    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.109ns  (logic 0.078ns (2.509%)  route 3.031ns (97.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 405.840 - 400.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 396.280 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755   396.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078   396.358 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           3.031   399.389    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243   405.840    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.495   405.345    
                         clock uncertainty           -0.222   405.123    
    SLICE_X3Y222         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   405.148    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                        405.148    
                         arrival time                        -399.389    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.034ns  (logic 0.077ns (2.538%)  route 2.957ns (97.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 405.840 - 400.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 396.290 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765   396.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   396.367 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.957   399.324    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243   405.840    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.495   405.345    
                         clock uncertainty           -0.222   405.123    
    SLICE_X4Y217         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.148    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                        405.148    
                         arrival time                        -399.324    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.008ns  (logic 0.080ns (2.660%)  route 2.928ns (97.340%))
  Logic Levels:           0  
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 405.840 - 400.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 396.290 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765   396.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   396.370 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.928   399.298    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243   405.840    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.495   405.345    
                         clock uncertainty           -0.222   405.123    
    SLICE_X3Y222         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   405.148    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                        405.148    
                         arrival time                        -399.298    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.007ns  (logic 0.078ns (2.594%)  route 2.929ns (97.406%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 405.840 - 400.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 396.280 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755   396.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078   396.358 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.929   399.287    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243   405.840    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.495   405.345    
                         clock uncertainty           -0.222   405.123    
    SLICE_X3Y222         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   405.148    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        405.148    
                         arrival time                        -399.287    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.998ns  (logic 0.077ns (2.568%)  route 2.921ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 405.834 - 400.000 ) 
    Source Clock Delay      (SCD):    4.280ns = ( 396.280 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.755ns (routing 0.901ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.755   396.280    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   396.357 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.921   399.278    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237   405.834    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.495   405.339    
                         clock uncertainty           -0.222   405.117    
    SLICE_X3Y217         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   405.142    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                        405.142    
                         arrival time                        -399.278    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.940ns  (logic 0.078ns (2.653%)  route 2.862ns (97.347%))
  Logic Levels:           0  
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 405.834 - 400.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 396.290 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.577ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765   396.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.368 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.862   399.230    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.237   405.834    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.495   405.339    
                         clock uncertainty           -0.222   405.117    
    SLICE_X3Y217         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   405.142    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                        405.142    
                         arrival time                        -399.230    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.917ns  (logic 0.078ns (2.674%)  route 2.839ns (97.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 405.840 - 400.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 396.290 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.577ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765   396.290    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078   396.368 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.839   399.207    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.243   405.840    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.495   405.345    
                         clock uncertainty           -0.222   405.123    
    SLICE_X3Y222         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025   405.148    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                        405.148    
                         arrival time                        -399.207    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.061ns (3.065%)  route 1.929ns (96.935%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.603 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.929     6.532    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.495     6.219    
                         clock uncertainty            0.222     6.441    
    SLICE_X3Y217         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.503    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.532    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.060ns (2.984%)  route 1.951ns (97.016%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.602 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.951     6.553    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X3Y222         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.509    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.509    
                         arrival time                           6.553    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.058ns (2.866%)  route 1.966ns (97.134%))
  Logic Levels:           0  
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.604 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.966     6.570    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X3Y222         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.507    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           6.570    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.058ns (2.843%)  route 1.982ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.604 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.982     6.586    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.495     6.219    
                         clock uncertainty            0.222     6.441    
    SLICE_X3Y217         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.501    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.501    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.061ns (2.963%)  route 1.998ns (97.037%))
  Logic Levels:           0  
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.607 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.998     6.605    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X3Y222         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.509    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.509    
                         arrival time                           6.605    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.058ns (2.790%)  route 2.021ns (97.210%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.021     6.621    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X3Y222         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.507    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.059ns (2.838%)  route 2.020ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.729ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.560ns (routing 0.819ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.633ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560     4.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.605 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.020     6.625    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.408     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.495     6.224    
                         clock uncertainty            0.222     6.446    
    SLICE_X4Y217         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.506    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.506    
                         arrival time                           6.625    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.059ns (2.824%)  route 2.030ns (97.176%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.601 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.030     6.631    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.495     6.219    
                         clock uncertainty            0.222     6.441    
    SLICE_X3Y217         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.501    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.501    
                         arrival time                           6.631    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.058ns (2.714%)  route 2.079ns (97.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.819ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.556     4.542    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y212         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.079     6.679    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y222         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X3Y222         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.507    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           6.679    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.058ns (2.569%)  route 2.200ns (97.431%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.569ns (routing 0.819ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.633ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.569     4.555    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.613 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.200     6.813    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.403     5.724    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y217         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.495     6.219    
                         clock uncertainty            0.222     6.441    
    SLICE_X3Y217         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.503    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.531ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.822ns  (logic 0.081ns (9.854%)  route 0.741ns (90.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X49Y120        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.741     0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X49Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X49Y120        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 12.531    

Slack (MET) :             12.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.533ns  (logic 0.079ns (14.822%)  route 0.454ns (85.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y118        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.454     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X49Y118        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 12.820    

Slack (MET) :             12.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.443ns  (logic 0.081ns (18.284%)  route 0.362ns (81.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X56Y121        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.362     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X56Y121        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 12.910    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.421ns  (logic 0.080ns (19.002%)  route 0.341ns (80.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X57Y121        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             12.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.340     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X57Y121        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 12.934    

Slack (MET) :             13.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y119        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X50Y119        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 13.073    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.279ns  (logic 0.079ns (28.315%)  route 0.200ns (71.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X49Y120        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.200     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X49Y120        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.232ns  (logic 0.079ns (34.052%)  route 0.153ns (65.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X56Y121        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.153     0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X56Y122        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                 13.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.951ns  (logic 0.212ns (22.292%)  route 0.739ns (77.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 11.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.376ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.597 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.361     4.958    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.091 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.378     5.469    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.099    11.802    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism              0.622    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X6Y214         FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.066    12.323    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.447ns  (logic 0.088ns (19.687%)  route 0.359ns (80.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 3.564 - 2.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 3.162 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.703ns (routing 0.228ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.252ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.703     3.162    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.202 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.183     3.385    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X6Y210         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     3.433 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.176     3.609    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X6Y214         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.793     3.564    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X6Y214         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism             -0.361     3.203    
    SLICE_X6Y214         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     3.183    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.208%)  route 0.575ns (81.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.901ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765     4.290    i_gmii2rgmii/Clk125
    SLICE_X7Y208         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.368 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.416     4.784    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.834 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.159     4.993    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism             -0.340    12.212    
                         clock uncertainty           -0.072    12.139    
    SLICE_X6Y210         FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.066    12.073    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      0.978ns (routing 0.495ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.552ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.978     2.672    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.711 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.080     2.791    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X6Y210         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.826 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.064     2.890    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X6Y210         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.113     2.478    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism              0.211     2.689    
    SLICE_X6Y210         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     2.669    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X50Y131        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.269ns (10.860%)  route 2.208ns (89.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.802ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.143     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.291    57.193    
                         clock uncertainty           -0.035    57.158    
    SLICE_X51Y131        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    57.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 47.370    

Slack (MET) :             47.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.269ns (11.007%)  route 2.175ns (88.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 52.896 - 50.000 ) 
    Source Clock Delay      (SCD):    7.245ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.884ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.802ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.144     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.773     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.633     7.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X48Y165        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.432     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.110     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y132        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.812    51.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.595    52.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.291    57.187    
                         clock uncertainty           -0.035    57.152    
    SLICE_X49Y132        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.086    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 47.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.255ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.993ns (routing 0.487ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.543ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.993     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.123     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y125        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.134     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.115     2.140    
    SLICE_X58Y125        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.203ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    4.142ns
  Clock Net Delay (Source):      0.951ns (routing 0.487ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.543ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.951     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.110     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y118        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.082     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.142     2.061    
    SLICE_X47Y118        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.038ns (19.388%)  route 0.158ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.158     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X57Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y121        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.038ns (19.388%)  route 0.158ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.158     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X57Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X57Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y121        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.487ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.543ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.606     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X57Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.802     5.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.136     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.115     2.142    
    SLICE_X57Y122        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       12.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.079ns (8.749%)  route 0.824ns (91.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 16.176 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.478ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.824     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X51Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.211    16.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.532    15.645    
                         clock uncertainty           -0.061    15.583    
    SLICE_X51Y118        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    15.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                 12.142    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.079ns (9.229%)  route 0.777ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 16.174 - 13.328 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.478ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.412     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.777     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.209    16.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.532    15.643    
                         clock uncertainty           -0.061    15.581    
    SLICE_X50Y119        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    15.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.180ns (19.438%)  route 0.746ns (80.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 16.212 - 13.328 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.523ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.478ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.395     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X48Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.233     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y121        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.513     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.247    16.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.493    15.720    
                         clock uncertainty           -0.061    15.659    
    SLICE_X49Y121        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    15.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 12.211    

Slack (MET) :             12.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.180ns (19.438%)  route 0.746ns (80.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 16.212 - 13.328 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.523ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.478ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.395     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X48Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.233     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y121        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.513     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.247    16.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.493    15.720    
                         clock uncertainty           -0.061    15.659    
    SLICE_X49Y121        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    15.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 12.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.787ns (routing 0.287ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.317ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.787     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.096     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X52Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.892     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X52Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.321     1.721    
    SLICE_X52Y124        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.783ns (routing 0.287ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.317ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.783     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.096     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X52Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.887     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.321     1.716    
    SLICE_X52Y125        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.780ns (routing 0.287ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.317ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.780     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.894     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.321     1.723    
    SLICE_X50Y120        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.118    





