
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032584                       # Number of seconds simulated
sim_ticks                                 32584484250                       # Number of ticks simulated
final_tick                               604087407369                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115216                       # Simulator instruction rate (inst/s)
host_op_rate                                   148610                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1087815                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906496                       # Number of bytes of host memory used
host_seconds                                 29954.06                       # Real time elapsed on the host
sim_insts                                  3451177558                       # Number of instructions simulated
sim_ops                                    4451461695                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1685248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1648896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       693248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4032512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1188736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1188736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12882                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5416                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31504                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9287                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9287                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     51719339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50603716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21275402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123755588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54995                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             157130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36481658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36481658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36481658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     51719339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50603716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21275402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160237245                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78140251                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28408324                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24840319                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799564                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14253496                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680922                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2041636                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56580                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33515374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158074514                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28408324                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722558                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32550363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8833039                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3814690                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16520815                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76903661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44353298     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614789      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2959902      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765329      3.60%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557747      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745192      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125134      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847738      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13934532     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76903661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363556                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.022959                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34567112                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3688246                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31504517                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125749                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7018027                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090866                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176849828                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7018027                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36018277                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1271027                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       421531                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30165499                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2009291                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172212226                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689128                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       808609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228609611                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783859147                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783859147                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79713328                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20322                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383147                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97046                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1876981                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163016849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137642829                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182708                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48852651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134076517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76903661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26562631     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14384600     18.70%     53.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12497690     16.25%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669668      9.97%     79.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8037704     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4727954      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083908      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556237      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383269      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76903661                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541418     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174446     21.35%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101074     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107954945     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085110      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697021     17.22%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4895832      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137642829                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.761484                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816938                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353188961                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211889789                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133152502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138459767                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339312                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569642                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407451                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7018027                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         687059                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58355                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163036708                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499716                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760809                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1058520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2016649                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135072519                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775109                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570306                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27550834                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413832                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775725                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728591                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133301509                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133152502                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81821591                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199677543                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704019                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409769                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49425718                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804319                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69885634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32075931     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844969     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306746     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2818492      4.03%     83.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694561      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119928      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002034      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876220      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4146753      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69885634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4146753                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228776188                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333098422                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1236590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279750                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279750                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624827347                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174514413                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182310105                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78140251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28379160                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23282266                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1846526                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12090363                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11084153                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2890283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79699                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29348997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156065946                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28379160                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13974436                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33523799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9906830                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6027353                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14357759                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       738843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76930618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43406819     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3336897      4.34%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2926503      3.80%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3151221      4.10%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2768404      3.60%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1438768      1.87%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          943932      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2495800      3.24%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16462274     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76930618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363182                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997254                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30865801                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5648644                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31895491                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       496232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8024444                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4645232                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6003                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185054603                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8024444                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32400584                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2476088                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       711211                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30828225                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2490061                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178762461                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13851                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1546804                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       690627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          195                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248195763                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    833693181                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    833693181                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154089231                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94106427                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30704                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16044                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6640243                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17656484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9217179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222242                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2987578                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168543291                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135469190                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       258620                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55862833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    170712204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76930618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760927                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908794                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27245965     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16321050     21.22%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10998475     14.30%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7012921      9.12%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6903432      8.97%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4067252      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3104491      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       680763      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       596269      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76930618                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         991508     69.82%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            36      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        185235     13.04%     82.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       243280     17.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111362932     82.21%     82.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1848587      1.36%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14660      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14484778     10.69%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7758233      5.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135469190                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733667                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1420059                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010483                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349547676                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224437780                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131678932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136889249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       241230                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6422342                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          984                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2091642                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          545                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8024444                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1766584                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       148189                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168573990                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       288066                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17656484                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9217179                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16034                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        107467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6977                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          984                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1131832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1031658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2163490                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133114209                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13617511                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2354980                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21156159                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18859078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7538648                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131814613                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131678932                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85883553                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239715335                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685161                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358273                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91641883                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112175541                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56401242                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1869734                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68906174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172080                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27400348     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18726719     27.18%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7665709     11.12%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3934865      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3374216      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1677860      2.43%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1827419      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930173      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3368865      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68906174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91641883                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112175541                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18359671                       # Number of memory references committed
system.switch_cpus1.commit.loads             11234134                       # Number of loads committed
system.switch_cpus1.commit.membars              14660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16098282                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100924945                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2208241                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3368865                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234114092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          345185625                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1209633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91641883                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112175541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91641883                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852670                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852670                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172787                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172787                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601220210                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180535045                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173683594                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78140251                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28855752                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23526319                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926759                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12172779                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11267980                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3111724                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85175                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28870102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158508660                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28855752                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14379704                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35201193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10238923                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4819482                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14251894                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       935574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77179260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41978067     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2329929      3.02%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4338371      5.62%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4343632      5.63%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2685073      3.48%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2149810      2.79%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340149      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1256735      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16757494     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77179260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369282                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028515                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30100857                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4766086                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33816212                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207978                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8288126                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4880996                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190175533                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8288126                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32284786                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         920409                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       856262                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31798101                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3031572                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183387187                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1261350                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       926233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257586505                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855486873                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855486873                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159239283                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98347211                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32646                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15680                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8440263                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16962323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8652240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109404                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2918895                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172879881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137702721                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271513                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58465631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178841769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77179260                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26343989     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16825681     21.80%     55.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11083260     14.36%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7275526      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7680209      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3686319      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2938916      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664865      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       680495      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77179260                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         856951     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162706     13.77%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162260     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115182256     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849884      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15679      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13322398      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7332504      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137702721                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762251                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1181917                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354038132                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231377183                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134545682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138884638                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       429117                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6581493                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2076048                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8288126                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         477581                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83279                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172911248                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       345712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16962323                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8652240                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15680                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275260                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135873671                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12707297                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1829050                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19865302                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19264552                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7158005                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738844                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134588023                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134545682                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85751043                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246111916                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721849                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348423                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92741241                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114191725                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58719949                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949983                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68891134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26033894     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19349515     28.09%     65.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8043134     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4005509      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3996496      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1614663      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1618097      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       867074      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3362752      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68891134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92741241                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114191725                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16957022                       # Number of memory references committed
system.switch_cpus2.commit.loads             10380830                       # Number of loads committed
system.switch_cpus2.commit.membars              15680                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16482468                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102877878                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2355264                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3362752                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238440056                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354116882                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 960991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92741241                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114191725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92741241                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842562                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842562                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186856                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186856                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610359775                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186928451                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174693670                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31360                       # number of misc regfile writes
system.l2.replacements                          31504                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1167982                       # Total number of references to valid blocks.
system.l2.sampled_refs                          64272                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.172486                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           530.441090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.898066                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5881.294174                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.770260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6023.690165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.090042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2421.075750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6280.143502                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7287.728171                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4314.868780                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.179483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.183828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.073885                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.191655                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.222404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.131679                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36412                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        74657                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30662                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  141731                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34958                       # number of Writeback hits
system.l2.Writeback_hits::total                 34958                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        74657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30662                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141731                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36412                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        74657                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30662                       # number of overall hits
system.l2.overall_hits::total                  141731                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12882                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5416                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31504                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12882                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5416                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31504                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13166                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12882                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5416                       # number of overall misses
system.l2.overall_misses::total                 31504                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       675074                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    812493094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       649660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    796933831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       589368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    348409582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1959750609                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       675074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    812493094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       649660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    796933831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       589368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    348409582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1959750609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       675074                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    812493094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       649660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    796933831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       589368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    348409582                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1959750609                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        87539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              173235                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34958                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34958                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        87539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               173235                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        87539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              173235                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.265561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.147157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181857                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.265561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.147157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181857                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.265561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.147157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181857                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45004.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61711.460884                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        59060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61864.138410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42097.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64329.686484                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62206.405821                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45004.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61711.460884                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        59060                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61864.138410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42097.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64329.686484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62206.405821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45004.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61711.460884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        59060                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61864.138410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42097.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64329.686484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62206.405821                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12882                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31504                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31504                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       589292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    736153019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       588483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    722828152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       508003                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    317177843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1777844792                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       589292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    736153019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       588483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    722828152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       508003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    317177843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1777844792                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       589292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    736153019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       588483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    722828152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       508003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    317177843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1777844792                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.147157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181857                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.265561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.147157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.265561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.147157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181857                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39286.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55913.186921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53498.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56111.485173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36285.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58563.117245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56432.351193                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39286.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55913.186921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53498.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56111.485173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36285.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58563.117245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56432.351193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39286.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55913.186921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53498.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56111.485173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36285.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58563.117245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56432.351193                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990573                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016552910                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875558.874539                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990573                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16520796                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16520796                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16520796                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16520796                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16520796                       # number of overall hits
system.cpu0.icache.overall_hits::total       16520796                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       847438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       847438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       847438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       847438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       847438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       847438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16520815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16520815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16520815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16520815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16520815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16520815                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44602                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44602                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44602                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       692361                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       692361                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       692361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       692361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       692361                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       692361                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46157.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46157.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46157.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46157.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46157.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46157.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246459126                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.601918                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.428906                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.571094                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825894                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174106                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20676361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20676361                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009853                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009853                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009853                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009853                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155692                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155692                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155692                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155692                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155692                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155692                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6855144699                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6855144699                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6855144699                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6855144699                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6855144699                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6855144699                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007474                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44030.166605                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44030.166605                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44030.166605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44030.166605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44030.166605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44030.166605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10722                       # number of writebacks
system.cpu0.dcache.writebacks::total            10722                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106114                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106114                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106114                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106114                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49578                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49578                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1123355914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1123355914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1123355914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1123355914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1123355914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1123355914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22658.354794                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22658.354794                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22658.354794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22658.354794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22658.354794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22658.354794                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997104                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096527797                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990068.597096                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997104                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017624                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14357746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14357746                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14357746                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14357746                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14357746                       # number of overall hits
system.cpu1.icache.overall_hits::total       14357746                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       822450                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       822450                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       822450                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       822450                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       822450                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       822450                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14357759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14357759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14357759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14357759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14357759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14357759                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63265.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63265.384615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63265.384615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63265.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63265.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63265.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       663340                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       663340                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       663340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       663340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       663340                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       663340                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60303.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60303.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60303.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60303.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60303.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60303.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 87539                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203464224                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 87795                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2317.492158                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.394991                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.605009                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915605                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084395                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10723591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10723591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7096083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7096083                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17819674                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17819674                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17819674                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17819674                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       325016                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       325016                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           28                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       325044                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        325044                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       325044                       # number of overall misses
system.cpu1.dcache.overall_misses::total       325044                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9476976256                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9476976256                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1311236                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1311236                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9478287492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9478287492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9478287492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9478287492                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11048607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11048607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7096111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7096111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18144718                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18144718                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18144718                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18144718                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029417                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017914                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017914                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017914                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017914                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29158.491447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29158.491447                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46829.857143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46829.857143                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29160.013697                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29160.013697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29160.013697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29160.013697                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15993                       # number of writebacks
system.cpu1.dcache.writebacks::total            15993                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       237477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       237477                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       237505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       237505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       237505                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       237505                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        87539                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        87539                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        87539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        87539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        87539                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        87539                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1501443498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1501443498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1501443498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1501443498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1501443498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1501443498                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004824                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004824                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004824                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004824                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17151.709501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17151.709501                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17151.709501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17151.709501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17151.709501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17151.709501                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995793                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098891562                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373415.900648                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995793                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14251878                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14251878                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14251878                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14251878                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14251878                       # number of overall hits
system.cpu2.icache.overall_hits::total       14251878                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       757856                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       757856                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       757856                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       757856                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       757856                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       757856                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14251894                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14251894                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14251894                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14251894                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14251894                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14251894                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        47366                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        47366                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        47366                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        47366                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        47366                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        47366                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       620378                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       620378                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       620378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       620378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       620378                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       620378                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44312.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44312.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44312.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44312.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44312.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44312.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36078                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180828540                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36334                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4976.840975                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.419746                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.580254                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907890                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092110                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9695396                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9695396                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6545342                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6545342                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15680                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15680                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15680                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15680                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16240738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16240738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16240738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16240738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94560                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94560                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94560                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3240870130                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3240870130                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3240870130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3240870130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3240870130                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3240870130                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9789956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9789956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6545342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6545342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16335298                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16335298                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16335298                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16335298                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009659                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009659                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005789                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005789                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005789                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005789                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34273.161273                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34273.161273                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34273.161273                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34273.161273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34273.161273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34273.161273                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8243                       # number of writebacks
system.cpu2.dcache.writebacks::total             8243                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58482                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58482                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58482                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58482                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58482                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36078                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36078                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36078                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36078                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    584054550                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    584054550                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    584054550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    584054550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    584054550                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    584054550                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16188.662066                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16188.662066                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16188.662066                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16188.662066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16188.662066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16188.662066                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
