<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI4Stream XUS VirtualTDL: AXI4Stream_XUS_VirtualTDLWrapper Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AXI4Stream XUS VirtualTDL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">AXI4Stream_XUS_VirtualTDLWrapper Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This module basically manages the creation of a <em>NUMBER_OF_TDL</em> TDLs in parallel, with a <em>NUM_TAP_TDL</em> number of taps each. It associates to each TDL the corresponding Type (CO or O) and the desired Offset thanks to the arrays <em>TYPE_TDL_ARRAY</em> and <em>OFFSET_TAP_TDL_ARRAY</em>. Then it collects all the <em>SampledTaps</em> from each TDL and it stores them in the output vector (<em>m00_axis_undeco_tdata</em>), that is the overall output of the module. Then among all the TDLs, we can choose from which one we want to extract the valid, by means of <em>ValidNumberOfTdl</em> if <em>DEBUG_MODE = TRUE</em> or by means of <em>VALID_NUMBER_OF_TDL_INIT</em> if <em>DEBUG_MODE = FALSE</em>.  
 <a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for AXI4Stream_XUS_VirtualTDLWrapper:</div>
<div class="dyncontent">
<div class="center"><img src="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper__inherit__graph.png" border="0" usemap="#_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_inherit__map" alt="Inheritance graph"/></div>
<map name="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_inherit__map" id="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_inherit__map">
<area shape="rect" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu..." alt="" coords="141,169,387,196"/>
<area shape="rect" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html" title="The entity of this module can be described by the following images:" alt="" coords="56,251,253,278"/>
<area shape="rect" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title=" " alt="" coords="278,244,469,285"/>
<area shape="rect" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="5,80,163,121"/>
<area shape="rect" href="class_simulated___tapped_delay_line.html" title="Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value..." alt="" coords="80,5,267,32"/>
<area shape="rect" href="class_x7_s___tapped_delay_line___c_a_r_r_y4.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="187,80,341,121"/>
<area shape="rect" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_..." alt="" coords="366,87,469,114"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for AXI4Stream_XUS_VirtualTDLWrapper:</div>
<div class="dyncontent">
<div class="center"><img src="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper__coll__graph.png" border="0" usemap="#_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_coll__map" alt="Collaboration graph"/></div>
<map name="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_coll__map" id="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_coll__map">
<area shape="rect" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu..." alt="" coords="141,169,387,196"/>
<area shape="rect" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="5,80,163,121"/>
<area shape="rect" href="class_simulated___tapped_delay_line.html" title="Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value..." alt="" coords="80,5,267,32"/>
<area shape="rect" href="class_x7_s___tapped_delay_line___c_a_r_r_y4.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="187,80,341,121"/>
<area shape="rect" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_..." alt="" coords="366,87,469,114"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This module first imports the value of <em>CO_DELAY_MATRIX</em> and <em>O_DELAY_MATRIX</em> from a .txt file by means of the <em>CO_O_ExtractDelayFromFile</em> function. Then it instantiates the <em>XUS(X7S)_TappedDelayLine_CARRY8(4)</em> and the <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em>. After that, the module generates as many <em>XUS(X7S)_TappedDelayLine_CARRY8(4)</em> and <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em> as <em>NUMBER_OF_TDL</em>, and thanks to the function <em>From_TimeMatrix_To_TimeArray</em> for each TDL created, the function associates the corresponding delay, written in the <em>CO_DELAY_MATRIX</em> matrix or in the <em>O_DELAY_MATRIX</em> depending on the taps we have chosen (O or CO). In this way we obtain <em>NUMBER_OF_TDL</em> TDLs in parallel. Thanks to the procedure <em>XUS(X7S)_Choose_AsyncTaps_TDL</em>, we decide whether we want to read the CO taps, or the O taps of the buffer chain. At the end, the module selects the desired Valid (<em>m00_axis_undeco_tvalid</em>) from one of the possible TDLs, by means of <em>ValidNumberOfTdl</em> in case of <em>DEBUG MODE = TRUE</em> or by means of <em>VALID_NUMBER_OF_TDL_INIT</em> in case of <em>DEBUG_MODE = FALSE</em>. Then the module brings in output the sampled data (<em>m00_axis_undeco_tdata</em>) by means of the <em>From_SampledTaps_to_Undeco</em> procedure.  <a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard IEEE library.  <a href="#ae4f03c286607f3181e16b9aa12d0c6d4"></a><br /></td></tr>
<tr class="memitem:a099d7649a33bb44048d09352dd453afc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a099d7649a33bb44048d09352dd453afc">STD</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a099d7649a33bb44048d09352dd453afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard.  <a href="#a099d7649a33bb44048d09352dd453afc"></a><br /></td></tr>
<tr class="memitem:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Project defined libary.  <a href="#a9f49de6f5eed5b4488cba6c9cdd1c215"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa4b2b25246a821511120e3149b003563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Logic Vector library.  <a href="#aa4b2b25246a821511120e3149b003563"></a><br /></td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:ae00f3f04545af57582ff10609eee23e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Numeric library.  <a href="#ae00f3f04545af57582ff10609eee23e2"></a><br /></td></tr>
<tr class="memitem:aa8c4e25998323a84db5b1fa701b92fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa8c4e25998323a84db5b1fa701b92fcb">textio</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa8c4e25998323a84db5b1fa701b92fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Textual Input/Output (only in simulation)  <a href="#aa8c4e25998323a84db5b1fa701b92fcb"></a><br /></td></tr>
<tr class="memitem:a2b9c304bba72d0746d952c5849312599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2b9c304bba72d0746d952c5849312599">LocalPackage_TDL</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="class_local_package___t_d_l.html"> &lt;LocalPackage_TDL&gt;</a></td></tr>
<tr class="memdesc:a2b9c304bba72d0746d952c5849312599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tapped Delay-Line local package.  <a href="#a2b9c304bba72d0746d952c5849312599"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a89c67dd435a46e9b261ae3dfa3c6184d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a89c67dd435a46e9b261ae3dfa3c6184d">X7S_VS_XUS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><b><a class="el" href="class_local_package___t_d_l.html#a6d65bd897ee9bd46d2cfc2424e0e99b8">XUS_VS_X7S_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XUS &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a0b4187863a336016bc0f7e2560f5d88b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a0b4187863a336016bc0f7e2560f5d88b">TYPE_TDL_ARRAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><b><a class="el" href="class_local_package___t_d_l.html#a05818f2c311c2993c2a34552a0558014">CO_VS_O_ARRAY_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; O &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a0b4187863a336016bc0f7e2560f5d88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CO vs O Sampling.  <a href="#a0b4187863a336016bc0f7e2560f5d88b"></a><br /></td></tr>
<tr class="memitem:a686904a8ad7646d4cef6b3285a035140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a686904a8ad7646d4cef6b3285a035140">DEBUG_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FALSE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a686904a8ad7646d4cef6b3285a035140"><td class="mdescLeft">&#160;</td><td class="mdescRight">It allows us to choose the valid by port if it is true.  <a href="#a686904a8ad7646d4cef6b3285a035140"></a><br /></td></tr>
<tr class="memitem:abeca324ac52b2aed2974629d8f581cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; IMP &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abeca324ac52b2aed2974629d8f581cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulation or Implementation.  <a href="#abeca324ac52b2aed2974629d8f581cad"></a><br /></td></tr>
<tr class="memitem:aa505a47ee0405d658697dcfedae897aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa505a47ee0405d658697dcfedae897aa">FILE_PATH_NAME_CO_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aa505a47ee0405d658697dcfedae897aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Path of the .txt file that contains the CO delays for Simulation.  <a href="#aa505a47ee0405d658697dcfedae897aa"></a><br /></td></tr>
<tr class="memitem:a6621924d5d8412713fe5afe373cd9781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6621924d5d8412713fe5afe373cd9781">FILE_PATH_NAME_O_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a6621924d5d8412713fe5afe373cd9781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Path of the .txt file that contains the O delays for Simulation.  <a href="#a6621924d5d8412713fe5afe373cd9781"></a><br /></td></tr>
<tr class="memitem:ac20a5049de4d013c8ca39fde4f5dd9ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ac20a5049de4d013c8ca39fde4f5dd9ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TDL in parallel.  <a href="#ac20a5049de4d013c8ca39fde4f5dd9ec"></a><br /></td></tr>
<tr class="memitem:a60b6bf1440ec6b5ea4d3b1936c29491c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a60b6bf1440ec6b5ea4d3b1936c29491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of the TDL (number of buffers in the TDL)  <a href="#a60b6bf1440ec6b5ea4d3b1936c29491c"></a><br /></td></tr>
<tr class="memitem:ab6e19ddcafe07c3647d6c2eca988b4cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ab6e19ddcafe07c3647d6c2eca988b4cb">BUFFERING_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab6e19ddcafe07c3647d6c2eca988b4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffering stage for the valid synch, it allows us to allign the data and the corresponding valid to the same clock pulse.  <a href="#ab6e19ddcafe07c3647d6c2eca988b4cb"></a><br /></td></tr>
<tr class="memitem:a304e1ad74f990e652375a9a5560f4be9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a304e1ad74f990e652375a9a5560f4be9">MIN_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a304e1ad74f990e652375a9a5560f4be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimal position inside SampledTaps used by ValidPosition to extract the valid (MIN = LOW that is RIGHT attribute downto vect)  <a href="#a304e1ad74f990e652375a9a5560f4be9"></a><br /></td></tr>
<tr class="memitem:a210740d384506d9963d94fda43c110c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a210740d384506d9963d94fda43c110c7">STEP_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a210740d384506d9963d94fda43c110c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPosition.  <a href="#a210740d384506d9963d94fda43c110c7"></a><br /></td></tr>
<tr class="memitem:aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e">MAX_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximal position inside SampledTaps used by ValidPosition to extract the valid (MAX = HIGH that is LEFT attribute downto vect)  <a href="#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"></a><br /></td></tr>
<tr class="memitem:aeed55dd30918007dc135630b055bbd3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aeed55dd30918007dc135630b055bbd3a">VALID_POSITION_TAP_INIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4095</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aeed55dd30918007dc135630b055bbd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial position along the TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE.  <a href="#aeed55dd30918007dc135630b055bbd3a"></a><br /></td></tr>
<tr class="memitem:a3ba7d4673ce63997c41d9b5d2e852977"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3ba7d4673ce63997c41d9b5d2e852977">VALID_NUMBER_OF_TDL_INIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a3ba7d4673ce63997c41d9b5d2e852977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial number of TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE.  <a href="#a3ba7d4673ce63997c41d9b5d2e852977"></a><br /></td></tr>
<tr class="memitem:a18c4f8e240c3fbad2b3459adce1552b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a18c4f8e240c3fbad2b3459adce1552b4">OFFSET_TAP_TDL_ARRAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">FSET_TAP_TDL_ARRAY_TYPE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a18c4f8e240c3fbad2b3459adce1552b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_TDL, one different for each TDL for more flexibility.  <a href="#a18c4f8e240c3fbad2b3459adce1552b4"></a><br /></td></tr>
<tr class="memitem:a2ac9897da5b494d6b45e9debf671060f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a2ac9897da5b494d6b45e9debf671060f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. Basically it is the number of Flip Flops.  <a href="#a2ac9897da5b494d6b45e9debf671060f"></a><br /></td></tr>
<tr class="memitem:a102a2f146afcdd187cde02b2c746fadf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a102a2f146afcdd187cde02b2c746fadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)  <a href="#a102a2f146afcdd187cde02b2c746fadf"></a><br /></td></tr>
<tr class="memitem:ae6baabaaadca3096144cc6db701a5613"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae6baabaaadca3096144cc6db701a5613">BIT_SMP_PRE_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ae6baabaaadca3096144cc6db701a5613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs.  <a href="#ae6baabaaadca3096144cc6db701a5613"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a199d3fe4aaa6850d129b06faf6c246d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a199d3fe4aaa6850d129b06faf6c246d9">reset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a199d3fe4aaa6850d129b06faf6c246d9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asyncronous system reset, active '1'.  <a href="#a199d3fe4aaa6850d129b06faf6c246d9"></a><br /></td></tr>
<tr class="memitem:a6231b307b7958b6060563aa2a93d345a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6231b307b7958b6060563aa2a93d345a">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6231b307b7958b6060563aa2a93d345a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">TDC Sampling clock.  <a href="#a6231b307b7958b6060563aa2a93d345a"></a><br /></td></tr>
<tr class="memitem:a80ad79fcbc2377d71185d058ae327bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a80ad79fcbc2377d71185d058ae327bc4">AsyncInput</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a80ad79fcbc2377d71185d058ae327bc4"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous input data.  <a href="#a80ad79fcbc2377d71185d058ae327bc4"></a><br /></td></tr>
<tr class="memitem:a829fe949b0e5f2322123cfb44cda7572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a829fe949b0e5f2322123cfb44cda7572">m00_axis_undeco_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a829fe949b0e5f2322123cfb44cda7572"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid Uncalibrated Virtual TDL.  <a href="#a829fe949b0e5f2322123cfb44cda7572"></a><br /></td></tr>
<tr class="memitem:aa7e042419bc7b0a7d67a152f632d133a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa7e042419bc7b0a7d67a152f632d133a">m00_axis_undeco_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa7e042419bc7b0a7d67a152f632d133a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Uncalibrated Virtual TDL.  <a href="#aa7e042419bc7b0a7d67a152f632d133a"></a><br /></td></tr>
<tr class="memitem:a3587045b2e642e941332f7a0b2174368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3587045b2e642e941332f7a0b2174368">ValidPositionTap</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3587045b2e642e941332f7a0b2174368"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port which chooses the position of the bit for generating the valid of SampledTaps_TDL (case DEBUG_MODE = TRUE)  <a href="#a3587045b2e642e941332f7a0b2174368"></a><br /></td></tr>
<tr class="memitem:a30119f974fefb047e4e03db6bfdd40c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a30119f974fefb047e4e03db6bfdd40c2">ValidNumberOfTdl</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a30119f974fefb047e4e03db6bfdd40c2"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid chosen between the NUMBER_OF_TDL possible TDLs.  <a href="#a30119f974fefb047e4e03db6bfdd40c2"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This module basically manages the creation of a <em>NUMBER_OF_TDL</em> TDLs in parallel, with a <em>NUM_TAP_TDL</em> number of taps each. It associates to each TDL the corresponding Type (CO or O) and the desired Offset thanks to the arrays <em>TYPE_TDL_ARRAY</em> and <em>OFFSET_TAP_TDL_ARRAY</em>. Then it collects all the <em>SampledTaps</em> from each TDL and it stores them in the output vector (<em>m00_axis_undeco_tdata</em>), that is the overall output of the module. Then among all the TDLs, we can choose from which one we want to extract the valid, by means of <em>ValidNumberOfTdl</em> if <em>DEBUG_MODE = TRUE</em> or by means of <em>VALID_NUMBER_OF_TDL_INIT</em> if <em>DEBUG_MODE = FALSE</em>. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a80ad79fcbc2377d71185d058ae327bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ad79fcbc2377d71185d058ae327bc4">&#9670;&nbsp;</a></span>AsyncInput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a80ad79fcbc2377d71185d058ae327bc4">AsyncInput</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asynchronous input data. </p>

</div>
</div>
<a id="ae6baabaaadca3096144cc6db701a5613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6baabaaadca3096144cc6db701a5613">&#9670;&nbsp;</a></span>BIT_SMP_PRE_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae6baabaaadca3096144cc6db701a5613">BIT_SMP_PRE_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. </p>

</div>
</div>
<a id="a2ac9897da5b494d6b45e9debf671060f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac9897da5b494d6b45e9debf671060f">&#9670;&nbsp;</a></span>BIT_SMP_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. Basically it is the number of Flip Flops. </p>

</div>
</div>
<a id="ab6e19ddcafe07c3647d6c2eca988b4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e19ddcafe07c3647d6c2eca988b4cb">&#9670;&nbsp;</a></span>BUFFERING_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ab6e19ddcafe07c3647d6c2eca988b4cb">BUFFERING_STAGE</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Buffering stage for the valid synch, it allows us to allign the data and the corresponding valid to the same clock pulse. </p>

</div>
</div>
<a id="a6231b307b7958b6060563aa2a93d345a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6231b307b7958b6060563aa2a93d345a">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6231b307b7958b6060563aa2a93d345a">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>TDC Sampling clock. </p>

</div>
</div>
<a id="a686904a8ad7646d4cef6b3285a035140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686904a8ad7646d4cef6b3285a035140">&#9670;&nbsp;</a></span>DEBUG_MODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a686904a8ad7646d4cef6b3285a035140">DEBUG_MODE</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FALSE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>It allows us to choose the valid by port if it is true. </p>

</div>
</div>
<a id="aa505a47ee0405d658697dcfedae897aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa505a47ee0405d658697dcfedae897aa">&#9670;&nbsp;</a></span>FILE_PATH_NAME_CO_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa505a47ee0405d658697dcfedae897aa">FILE_PATH_NAME_CO_DELAY</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Path of the .txt file that contains the CO delays for Simulation. </p>

</div>
</div>
<a id="a6621924d5d8412713fe5afe373cd9781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6621924d5d8412713fe5afe373cd9781">&#9670;&nbsp;</a></span>FILE_PATH_NAME_O_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6621924d5d8412713fe5afe373cd9781">FILE_PATH_NAME_O_DELAY</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Path of the .txt file that contains the O delays for Simulation. </p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard IEEE library. </p>

</div>
</div>
<a id="a2b9c304bba72d0746d952c5849312599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9c304bba72d0746d952c5849312599">&#9670;&nbsp;</a></span>LocalPackage_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2b9c304bba72d0746d952c5849312599">LocalPackage_TDL</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tapped Delay-Line local package. </p>

</div>
</div>
<a id="aa7e042419bc7b0a7d67a152f632d133a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e042419bc7b0a7d67a152f632d133a">&#9670;&nbsp;</a></span>m00_axis_undeco_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa7e042419bc7b0a7d67a152f632d133a">m00_axis_undeco_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data Uncalibrated Virtual TDL. </p>

</div>
</div>
<a id="a829fe949b0e5f2322123cfb44cda7572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829fe949b0e5f2322123cfb44cda7572">&#9670;&nbsp;</a></span>m00_axis_undeco_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a829fe949b0e5f2322123cfb44cda7572">m00_axis_undeco_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid Uncalibrated Virtual TDL. </p>

</div>
</div>
<a id="aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e">&#9670;&nbsp;</a></span>MAX_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e">MAX_VALID_TAP_POS</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maximal position inside SampledTaps used by ValidPosition to extract the valid (MAX = HIGH that is LEFT attribute downto vect) </p>

</div>
</div>
<a id="a304e1ad74f990e652375a9a5560f4be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304e1ad74f990e652375a9a5560f4be9">&#9670;&nbsp;</a></span>MIN_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a304e1ad74f990e652375a9a5560f4be9">MIN_VALID_TAP_POS</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Minimal position inside SampledTaps used by ValidPosition to extract the valid (MIN = LOW that is RIGHT attribute downto vect) </p>

</div>
</div>
<a id="a102a2f146afcdd187cde02b2c746fadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102a2f146afcdd187cde02b2c746fadf">&#9670;&nbsp;</a></span>NUM_TAP_PRE_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL) </p>

</div>
</div>
<a id="a60b6bf1440ec6b5ea4d3b1936c29491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b6bf1440ec6b5ea4d3b1936c29491c">&#9670;&nbsp;</a></span>NUM_TAP_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of the TDL (number of buffers in the TDL) </p>

</div>
</div>
<a id="ac20a5049de4d013c8ca39fde4f5dd9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20a5049de4d013c8ca39fde4f5dd9ec">&#9670;&nbsp;</a></span>NUMBER_OF_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of TDL in parallel. </p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&nbsp;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Numeric library. </p>

</div>
</div>
<a id="a18c4f8e240c3fbad2b3459adce1552b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c4f8e240c3fbad2b3459adce1552b4">&#9670;&nbsp;</a></span>OFFSET_TAP_TDL_ARRAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a18c4f8e240c3fbad2b3459adce1552b4">OFFSET_TAP_TDL_ARRAY</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">FSET_TAP_TDL_ARRAY_TYPE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_TDL, one different for each TDL for more flexibility. </p>

</div>
</div>
<a id="a199d3fe4aaa6850d129b06faf6c246d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a199d3fe4aaa6850d129b06faf6c246d9">&#9670;&nbsp;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a199d3fe4aaa6850d129b06faf6c246d9">reset</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asyncronous system reset, active '1'. </p>

</div>
</div>
<a id="abeca324ac52b2aed2974629d8f581cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeca324ac52b2aed2974629d8f581cad">&#9670;&nbsp;</a></span>SIM_VS_IMP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; IMP &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simulation or Implementation. </p>

</div>
</div>
<a id="a099d7649a33bb44048d09352dd453afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099d7649a33bb44048d09352dd453afc">&#9670;&nbsp;</a></span>STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a099d7649a33bb44048d09352dd453afc">STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard. </p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&nbsp;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard Logic Vector library. </p>

</div>
</div>
<a id="a210740d384506d9963d94fda43c110c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210740d384506d9963d94fda43c110c7">&#9670;&nbsp;</a></span>STEP_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a210740d384506d9963d94fda43c110c7">STEP_VALID_TAP_POS</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPosition. </p>

</div>
</div>
<a id="aa8c4e25998323a84db5b1fa701b92fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c4e25998323a84db5b1fa701b92fcb">&#9670;&nbsp;</a></span>textio</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa8c4e25998323a84db5b1fa701b92fcb">textio</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Textual Input/Output (only in simulation) </p>

</div>
</div>
<a id="a0b4187863a336016bc0f7e2560f5d88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4187863a336016bc0f7e2560f5d88b">&#9670;&nbsp;</a></span>TYPE_TDL_ARRAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a0b4187863a336016bc0f7e2560f5d88b">TYPE_TDL_ARRAY</a> <b><span class="vhdlchar"> </span></b> <b><b><a class="el" href="class_local_package___t_d_l.html#a05818f2c311c2993c2a34552a0558014">CO_VS_O_ARRAY_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; O &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CO vs O Sampling. </p>

</div>
</div>
<a id="a3ba7d4673ce63997c41d9b5d2e852977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba7d4673ce63997c41d9b5d2e852977">&#9670;&nbsp;</a></span>VALID_NUMBER_OF_TDL_INIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3ba7d4673ce63997c41d9b5d2e852977">VALID_NUMBER_OF_TDL_INIT</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initial number of TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE. </p>

</div>
</div>
<a id="aeed55dd30918007dc135630b055bbd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed55dd30918007dc135630b055bbd3a">&#9670;&nbsp;</a></span>VALID_POSITION_TAP_INIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aeed55dd30918007dc135630b055bbd3a">VALID_POSITION_TAP_INIT</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4095</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initial position along the TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE. </p>

</div>
</div>
<a id="a30119f974fefb047e4e03db6bfdd40c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30119f974fefb047e4e03db6bfdd40c2">&#9670;&nbsp;</a></span>ValidNumberOfTdl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a30119f974fefb047e4e03db6bfdd40c2">ValidNumberOfTdl</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid chosen between the NUMBER_OF_TDL possible TDLs. </p>

</div>
</div>
<a id="a3587045b2e642e941332f7a0b2174368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3587045b2e642e941332f7a0b2174368">&#9670;&nbsp;</a></span>ValidPositionTap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3587045b2e642e941332f7a0b2174368">ValidPositionTap</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Port which chooses the position of the bit for generating the valid of SampledTaps_TDL (case DEBUG_MODE = TRUE) </p>

</div>
</div>
<a id="a9f49de6f5eed5b4488cba6c9cdd1c215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f49de6f5eed5b4488cba6c9cdd1c215">&#9670;&nbsp;</a></span>work</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Project defined libary. </p>

</div>
</div>
<a id="a89c67dd435a46e9b261ae3dfa3c6184d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c67dd435a46e9b261ae3dfa3c6184d">&#9670;&nbsp;</a></span>X7S_VS_XUS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a89c67dd435a46e9b261ae3dfa3c6184d">X7S_VS_XUS</a> <b><span class="vhdlchar"> </span></b> <b><b><a class="el" href="class_local_package___t_d_l.html#a6d65bd897ee9bd46d2cfc2424e0e99b8">XUS_VS_X7S_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XUS &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/mconsonni/Utility_Ip_Core/ip-repo/axi4stream_xus_virtualtdl-dev/hdl/<a class="el" href="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_8vhd.html">AXI4Stream_XUS_VirtualTDLWrapper.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
