#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Aug 21 15:03:30 2018
# Process ID: 8492
# Current directory: /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vinamra/Downloads/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0.dcp' for cell 'design_1_i/PmodNAV_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/PmodNAV_pmod_bridge_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/PmodNAV_pmod_bridge_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc] for cell 'design_1_i/PmodNAV_0/inst'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc:51]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2072.449 ; gain = 527.523 ; free physical = 24220 ; free virtual = 40778
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.453 ; gain = 924.809 ; free physical = 24227 ; free virtual = 40779
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2136.480 ; gain = 64.027 ; free physical = 24219 ; free virtual = 40771
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ab3f56a

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24220 ; free virtual = 40772
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 65 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 106653b9d

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 84 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13431f5a7

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 163 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13431f5a7

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13431f5a7

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771
Ending Logic Optimization Task | Checksum: 13431f5a7

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24219 ; free virtual = 40771

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 145548b85

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24218 ; free virtual = 40771
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24214 ; free virtual = 40769
INFO: [Common 17-1381] The checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24203 ; free virtual = 40757
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10a24eb07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24203 ; free virtual = 40757
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24203 ; free virtual = 40757

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4536cd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.480 ; gain = 0.000 ; free physical = 24198 ; free virtual = 40756

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a09c493

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.508 ; gain = 7.027 ; free physical = 24190 ; free virtual = 40749

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a09c493

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.508 ; gain = 7.027 ; free physical = 24190 ; free virtual = 40749
Phase 1 Placer Initialization | Checksum: 12a09c493

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.508 ; gain = 7.027 ; free physical = 24190 ; free virtual = 40749

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 167b2b9bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24171 ; free virtual = 40729

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 167b2b9bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24170 ; free virtual = 40729

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb01d304

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24170 ; free virtual = 40729

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aa5fd564

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24170 ; free virtual = 40729

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f0f78235

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24170 ; free virtual = 40730

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c4ef8e10

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24170 ; free virtual = 40730

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 84308d8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24168 ; free virtual = 40728

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ea208424

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24168 ; free virtual = 40728

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ea208424

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24168 ; free virtual = 40728
Phase 3 Detail Placement | Checksum: ea208424

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24168 ; free virtual = 40728

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d1d9729b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d1d9729b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24167 ; free virtual = 40727
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.965. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 190cc06de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24167 ; free virtual = 40727
Phase 4.1 Post Commit Optimization | Checksum: 190cc06de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24167 ; free virtual = 40727

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 190cc06de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24169 ; free virtual = 40729

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 190cc06de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24169 ; free virtual = 40729

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12fcf4847

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24169 ; free virtual = 40729
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12fcf4847

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24169 ; free virtual = 40729
Ending Placer Task | Checksum: d1871e11

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24184 ; free virtual = 40744
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.535 ; gain = 63.055 ; free physical = 24184 ; free virtual = 40744
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2199.535 ; gain = 0.000 ; free physical = 24177 ; free virtual = 40742
INFO: [Common 17-1381] The checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2199.535 ; gain = 0.000 ; free physical = 24170 ; free virtual = 40732
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2199.535 ; gain = 0.000 ; free physical = 24176 ; free virtual = 40738
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2199.535 ; gain = 0.000 ; free physical = 24176 ; free virtual = 40738
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 856fd11b ConstDB: 0 ShapeSum: 4c174cf6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15d856601

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2282.648 ; gain = 83.113 ; free physical = 23997 ; free virtual = 40559

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15d856601

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2282.648 ; gain = 83.113 ; free physical = 23997 ; free virtual = 40559

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15d856601

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2282.648 ; gain = 83.113 ; free physical = 23965 ; free virtual = 40528

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15d856601

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2282.648 ; gain = 83.113 ; free physical = 23965 ; free virtual = 40528
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 73ccadfe

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23958 ; free virtual = 40521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.954  | TNS=0.000  | WHS=-0.195 | THS=-40.849|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: ab95d9af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.954  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12f984f8c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521
Phase 2 Router Initialization | Checksum: a4e9bae0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 124b1f1b2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b1b95ce3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1045d0c25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521
Phase 4 Rip-up And Reroute | Checksum: 1045d0c25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1045d0c25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1045d0c25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521
Phase 5 Delay and Skew Optimization | Checksum: 1045d0c25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40521

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 136050434

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.906  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f28a7be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40520
Phase 6 Post Hold Fix | Checksum: 11f28a7be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40520

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.36414 %
  Global Horizontal Routing Utilization  = 0.356998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f28a7be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23957 ; free virtual = 40520

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f28a7be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23956 ; free virtual = 40520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bad3ea86

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23956 ; free virtual = 40520

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.906  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bad3ea86

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23956 ; free virtual = 40520
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23991 ; free virtual = 40555

Routing Is Done.
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2297.691 ; gain = 98.156 ; free physical = 23991 ; free virtual = 40555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2305.688 ; gain = 0.000 ; free physical = 23983 ; free virtual = 40553
INFO: [Common 17-1381] The checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and design_1_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/vinamra/project_imu_warp/project_imu_warp.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Aug 21 15:04:44 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
82 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2645.027 ; gain = 219.254 ; free physical = 23970 ; free virtual = 40548
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 15:04:44 2018...
