{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port AXI_bd_usb_uart_UART -pg 1 -y 1160 -defaultsOSRD
preplace port AXI_bd_sys_clock -pg 1 -y 1170 -defaultsOSRD
preplace port AXI_bd_cellular_ram_EMC_INTF -pg 1 -y 1070 -defaultsOSRD
preplace port AXI_bd_clk_100mhz_out -pg 1 -y 400 -defaultsOSRD
preplace port AXI_bd_Vaux4 -pg 1 -y 720 -defaultsOSRD
preplace port AXI_bd_reset -pg 1 -y 1010 -defaultsOSRD
preplace port AXI_bd_In0 -pg 1 -y 810 -defaultsOSRD
preplace port AXI_bd_Vaux12 -pg 1 -y 740 -defaultsOSRD
preplace port AXI_bd_qspi_flash_SPI_0 -pg 1 -y 290 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 1 -y 1030 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 8 -y 1490 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 260 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 1 -y 840 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 7 -y 280 -defaultsOSRD
preplace inst axi_protocol_convert_1 -pg 1 -lvl 7 -y 860 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 410 -defaultsOSRD
preplace inst axi_protocol_convert_2 -pg 1 -lvl 5 -y 630 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 1160 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 8 -y 1170 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 8 -y 450 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 8 1 2860J
preplace netloc AXI_bd_In0_1 1 0 1 NJ
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 1 1540
preplace netloc axi_protocol_convert_0_M_AXI 1 7 1 2560
preplace netloc rst_clk_wiz_0_100M_bus_struct_reset 1 1 3 400J 750 660J 690 1220
preplace netloc microblaze_0_intr 1 1 1 350
preplace netloc microblaze_0_Clk 1 0 9 -10 600 380 340 660 310 1200 520 1530 550 1870 550 2200 360 2550 220 2870J
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 3 1550 540 NJ 540 2190J
preplace netloc microblaze_0_interrupt 1 2 1 650
preplace netloc microblaze_0_intc_axi 1 1 4 390 720 NJ 720 NJ 720 1520
preplace netloc axi_uart16550_0_ip2intc_irpt 1 0 9 0 1130 380J 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 2860
preplace netloc xadc_wiz_0_ip2intc_irpt 1 0 7 0 730 NJ 730 NJ 730 NJ 730 1530J 750 1860J 850 2170
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1160
preplace netloc microblaze_0_ilmb_1 1 3 1 1170
preplace netloc sys_clock_1 1 0 7 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ
preplace netloc axi_uart16550_0_UART 1 8 1 N
preplace netloc microblaze_0_axi_dp 1 3 1 1150
preplace netloc axi_emc_0_EMC_INTF 1 8 1 2870J
preplace netloc axi_protocol_convert_2_M_AXI 1 5 1 1860
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1180
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 4 1550 250 NJ 250 2220J 370 2530J
preplace netloc rst_clk_wiz_0_100M_mb_reset 1 1 2 380 680 660J
preplace netloc Vaux12_0_1 1 0 6 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 NJ
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 3 N 260 NJ 260 NJ
preplace netloc microblaze_0_dlmb_1 1 3 1 1190
preplace netloc Vaux4_0_1 1 0 6 NJ 720 360J 710 NJ 710 NJ 710 NJ 710 1860J
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 9 10 750 390J 840 NJ 840 NJ 840 NJ 840 NJ 840 2180J 780 NJ 780 2860
preplace netloc mdm_1_debug_sys_rst 1 0 3 10 930 NJ 930 640
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 7 370 700 NJ 700 1210 700 1540 720 1880 580 2210 480 2540
preplace netloc reset_1 1 0 7 -10 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ
preplace netloc axi_protocol_convert_1_M_AXI 1 7 1 2520
levelinfo -pg 1 -30 180 520 910 1370 1710 2030 2370 2710 2900 -top 0 -bot 1720
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"7",
   "da_clkrst_cnt":"14",
   "da_mb_cnt":"1"
}
