URL: ftp://ftp.eecs.umich.edu/groups/gasm/dlxtr.ps
Refering-URL: http://www.eecs.umich.edu/gasm/papers.html
Root-URL: http://www.cs.umich.edu
Email: boerger, mazzanti@di.unipi.it  
Phone: Fax +39(0)50-887226,  
Title: Correctness Proof for Pipelining in RISC Architectures  
Author: by E: Borger and S: Mazzanti 
Address: Corso Italia, 40 56125 Pisa, Italy  
Affiliation: Dipartimento di Informatica  
Note: A  Tel.-887230 DIMACS is a cooperative project of Rutgers University, Princeton University, AT&T Bell Laboratories and Bellcore. DIMACS is an NSF Science and Technology Center, funded under contract STC-91-19999; and also receives support from the New Jersey Commission on Science and Technology.  
Abstract: DIMACS Technical Report 96-22 July 1996 
Abstract-found: 1
Intro-found: 1
Reference: [A95] <author> W. Ahrendt. </author> <title> Von PROLOG zur WAM, Verifikation der Prozedurubersetzung mit KIV. </title> <type> Diploma thesis, </type> <institution> University of Karlsruhe, </institution> <month> December </month> <year> 1995, </year> <month> pp.115. </month>
Reference: [AL95] <author> M.Aagaard and M.Leeser. </author> <title> Reasoning About Pipelines with Structural Hazards, </title> <publisher> Springer LNCS 901. </publisher>
Reference: [ALLSW94] <author> T.Arora, T.Leung, K.Levitt, T.Schubert and P.Windley: </author> <title> Report on the UCD microcoded Viper verification project. </title> <publisher> Springer LNCS 780, </publisher> <year> 1994, </year> <pages> pp. 239-252. </pages>
Reference: [BB93] <author> O. Buckow and J. </author> <type> Bormann. </type> <institution> Formale Spezifikation und Verifikation eines SPARC-kompatiblen Prozessors mit einem interaktiven Beweissystem, Siemens 1993. </institution>
Reference: [BD94] <author> J.R. Burch and D.L.Dill. </author> <title> Automatic verification of pipelined microprocessor control. </title> <booktitle> Conf. on Computer-Aided Verification, </booktitle> <year> 1994. </year>
Reference: [Be93] <author> D.L.Beatty. </author> <title> A Methodology for Formal Hardware Verification, with Application to Microprocessors. </title> <type> PhD thesis, </type> <institution> School of Computer Science, Carnegie Mellon University, </institution> <month> Aug. </month> <year> 1993. </year>
Reference: [Bo95] <author> E. Borger. </author> <title> Why use evolving algebras for hardware and software engineering. </title> <editor> in: M. Bar-tosek, J. Staudek, J. Wiedermann (Eds), </editor> <booktitle> SOFSEM'95 22nd Seminar on Current Trends in Theory and Practice of Informatics, Springer Lecture Notes In Computer Science, </booktitle> <volume> vol. 1012, </volume> <year> 1995, </year> <month> pp.236-271. </month>
Reference: [BD95] <author> E. Borger and I. Durdanovic. </author> <title> Correctness of Compiling Occam to Transputer Code. </title> <note> in: Computer Journal 1996 (to appear). Preliminary version in: </note> <author> Yuri Gurevich and Egon Borger, </author> <title> "Evolving Algebras. </title> <type> Mini-Course", Technical Report BRICS-NS-95-4, BRICS, </type> <institution> University of Aarhus, </institution> <month> July, </month> <year> 1995. </year>
Reference: [BoDC95] <author> E. Borger and G. Del Castillo. </author> <title> A formal method for provably correct composition of a real-life processor out of basic components (The APE100 reverse engineering project). </title> <booktitle> in: Proc. First IEEE International Conference on Engineering of Complex Computer Systems (ICECCS'95). </booktitle> <publisher> IEEE Computer Society Press, Los Alamitos, </publisher> <address> California, </address> <year> 1995, </year> <month> pp.145-148. </month>
Reference: [BR95] <author> E. Borger and D. Rosenzweig. </author> <title> The WAM Definition and Compiler Correctness. in: Logic Programming: Formal Methods and Pratical Applications (C.Beierle, </title> <editor> L.Plumer, Eds.), </editor> <booktitle> El-sevier Science B.V. North Holland, Series in Computer Science and Artificial Intelligence, </booktitle> <year> 1995, </year> <pages> pp. 20-90 (chapter 2). </pages>
Reference: [Bow87] <author> J.P.Bowen. </author> <title> Formal specifacation and documentation of microprocessor instruction sets. </title> <booktitle> In Microprocessing and microprogramming 21, </booktitle> <pages> pages 223-230, </pages> <year> 1987. </year>
Reference: [C88] <author> J.A. Cohn. </author> <title> A proof of correctness of the VIPER microprocessor: The first level. </title> <editor> In G.Birtwhistle and P.Subrahmanyam, editors, </editor> <title> VLSI Specification, Verification, </title> <booktitle> and Synthesis, </booktitle> <pages> pages 27-72. </pages> <publisher> Kluwer Academic Publisher, </publisher> <year> 1988. </year> <month> - 59 </month> - 
Reference: [C89] <author> J.A. Cohn. </author> <title> Correctness properties of the Viper block model: The second level. </title> <editor> In: G.Birtwistle, editor, </editor> <booktitle> Proceedings of the 1988 Design Verification Conference. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1989. </year> <note> Also published as University of Cambridge Computer Laboratory Technical Report No. 134. </note>
Reference: [Cy93] <author> D.Cyrluk. </author> <title> Microprocessor verification in PVS: A methodology and simple example. </title> <type> Technical Report SRI-CSL-93-12, </type> <institution> SRI Computer Science Laboratory, </institution> <month> Dec. </month> <year> 1993. </year>
Reference: [Cy95] <author> D.Cyrluk. </author> <title> A PVS specification, implementation and verification of DLX. SRI, </title> <type> Palo Alto (Oral Communication). </type>
Reference: [Deho94] <author> M. Dehof. </author> <title> Formale Spezifikation und Verifikation des DLX-RISC-Prozessors. </title> <institution> Diplomar-beit, Inst. f. Technik der Informationsverarbeitung, Universitat, Karlsruhe, </institution> <month> August </month> <year> 1994. </year>
Reference: [DeTa94] <author> M. Dehof, S. Tahar. </author> <title> Implementierung des DLX-RISC-Prozessors in einer Standardezellen-Entwurfsumgebung, </title> <type> Technical Report No. </type> <institution> SBF 358-C2-9/94, Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Germany, </institution> <month> March </month> <year> 1994. </year>
Reference: [G95] <author> Y. Gurevich. </author> <title> Evolving Algebras 1993: Lipari Guide. In: Specification and validation methods, </title> <editor> Ed. E. Borger, </editor> <publisher> Oxford University Press, </publisher> <year> 1995. </year>
Reference: [HMC94] <author> E Harcourt, J.Mauney, and T.Cook. </author> <title> From processor timing specifications to static instruction scheduling. </title> <booktitle> In Static Analysis Symposium, </booktitle> <month> September </month> <year> 1994. </year>
Reference: [Hen93] <author> J.L. Hennessy. </author> <title> Designing a computer as a microprocessor: Experience and lessons from the MIPS 4000. </title> <booktitle> A lecture at the Symposium on Integrated Systems, </booktitle> <address> Seattle, Washington, </address> <month> March, </month> <year> 1993. </year>
Reference: [HP90] <author> J.L. Hennessy, D.A. Patterson. </author> <title> Computer Architecture: a Quantitative Approach Morgan Kaufman Publisher, </title> <note> 1990. Revised second edition 1996. </note>
Reference: [Her92] <author> J. Herbert. </author> <title> Incremental design and formal verification of microcoded microprocessor. </title> <editor> In V. Stavridou, T.F. Melham, and R.T. Boute, editors, </editor> <booktitle> Theorem Provers in Cicruit Design, Proocedings of the IFIP WG 10.2 International Working Conference, </booktitle> <address> Nijmegen, The Netherlands. </address> <publisher> North-Holland, </publisher> <month> June </month> <year> 1992. </year>
Reference: [Hug95] <author> J.Huggins. </author> <title> Kermit: specification and verification. In: Specification and validation methods, </title> <editor> Ed. E. Borger, </editor> <publisher> Oxford University Press, </publisher> <year> 1995. </year>
Reference: [Hunt89] <author> W.A. Hunt. </author> <title> Microprocessor design verification. </title> <journal> Journal of Automated Reasoning, </journal> <volume> 5 </volume> <pages> 429-460, </pages> <year> 1989. </year>
Reference: [J88] <author> J.Joyce. </author> <title> Formal verification and implementation of a microprocessor. </title> <editor> In: G.Birtwhistle and P.A.Subrahmanyan (Eds), </editor> <title> VLSI specification, verification, and synthesis. </title> <publisher> Kluwer Ac. Press 1988. </publisher>
Reference: [J89] <author> J.Joyce. </author> <title> Multi-level verification of microprocessor-based systems. </title> <type> PhD thesis, </type> <address> Cambridge Dec. 89. </address> - <month> 60 </month> - 
Reference: [JBG86] <author> J.Joyce, G.Birtwistle, and M.Gordon. </author> <title> Proving a computer correct in higher order logic. </title> <type> Technical Report 100, </type> <institution> Computer Lab. University of Cambridge, </institution> <year> 1986. </year>
Reference: [La79] <author> L.Lamport. </author> <title> How to make a multiprocessor computer that correctly executes multiprocess programs. </title> <journal> IEEE Transactions on Computers, 1979, </journal> <volume> C-28 pg. </volume> <pages> 690-691. </pages>
Reference: [LC91] <author> M.Langevin and E.Cerny. </author> <title> Verification of processor-like circuits. </title> <editor> In P.Prinetto and P.Camurati editors, </editor> <booktitle> Advanced research Workshop on Correct Hardware Dwsign Methodologies, </booktitle> <month> June </month> <year> 1991. </year>
Reference: [M95] <author> S. </author> <type> Mazzanti. </type> <institution> Algebre dinamiche per il DLX. Tesi di Laurea, Pisa, </institution> <year> 1995. </year>
Reference: [P96] <author> C.Pusch. </author> <title> Verification of Compiler Correctness for the WAM. </title> <type> Manuscript, </type> <institution> Technical University Munich, </institution> <year> 1996. </year>
Reference: [Ro92] <author> A.W.Roscoe. </author> <title> Occam in the specification and verification of microprocessors. </title> <journal> Philosophical Transactions of the Royal Society of London, Series A: Physical Sciences and Engineering, </journal> <volume> 339(1652): </volume> <pages> 137-151, </pages> <address> Apr.15, </address> <year> 1992. </year>
Reference: [SGGH91] <author> J.B.Saxe, S.J.Garland, J.V.Guttag and J.J.Horning. </author> <title> Using transformations and verification in circuit design. </title> <type> Technical Report 78, </type> <institution> DEC System Research Center, </institution> <month> Sept. </month> <year> 1991. </year>
Reference: [SB90] <author> M. Srivas and M. Bickford. </author> <title> Formal verification af a pipelined microprocessor. </title> <journal> IEEE Software, </journal> <volume> 7(5) </volume> <pages> 52-64, </pages> <month> September </month> <year> 1990. </year>
Reference: [Ta95] <author> S.Tahar. </author> <title> Eine Methode zur formalen Verifikation von RISC-Prozessoren. </title> <note> Fortschrit-tberichte VDI, Reihe 10: Informatik/Kommunikationstechnik Nr. 350, VDI-Verlag, Dues-seldorf 1995, pp.XIV+162. </note>
Reference: [TaKu93] <author> S.Tahar and R.Kumar. </author> <title> Towards a methodology for the formal hierarchical verification of RISC processors. </title> <booktitle> Proc. IEEE Int.Conf. on Computer Design (ICCD93), Cambridge/Mass; Oct.1993, </booktitle> <pages> pp. 58-62. </pages>
Reference: [TaKu94] <author> S.Tahar and R.Kumar. </author> <title> Implementational issues for verifying RISC-pipeline conflicts in HOL. </title> <publisher> Springer LNCS 859, </publisher> <year> 1994, </year> <pages> pp. 424-439. </pages>
Reference: [TaKu95] <author> S. Tahar and R.Kumar. </author> <title> A practical methodology for the formal verification of RISC processors. </title> <type> FZI TR Sept. 95, </type> <institution> Karlsruhe, </institution> <note> pp. iii+46. </note>
Reference: [Win90] <author> P.J.Windley. </author> <title> A hierarchical methodology for verifying microprogrammed mircoprocessors. </title> <booktitle> Proc. IEEE Symp. on Security and Privacy, </booktitle> <address> Oakland, </address> <month> May </month> <year> 1990, </year> <pages> pp. 345-357. </pages>
Reference: [Win94] <author> P.J. Windley. </author> <title> Formal modelling and verification of microprocessors. </title> <journal> IEEE Transactions on Computers, </journal> <year> 1994. </year>
Reference: [Windley94] <author> P.J. Windley. </author> <title> Specifying instruction-set architecture in HOL: a primer. </title> <publisher> Springer LNCS 859, </publisher> <year> 1994, </year> <pages> pp. 440-455. </pages>
Reference: [WC95] <author> P.J. </author> <title> Windley and M.L. Coe. A Correctness Model for Pipelined Microprocessors. </title> <publisher> Springer LNCS 901. </publisher>
References-found: 42

