{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729148421165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729148421177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 12:00:20 2024 " "Processing started: Thu Oct 17 12:00:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729148421177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148421177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCPF -c SCPF " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCPF -c SCPF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148421177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729148422519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729148422520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/scp/scp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/scp/scp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCP " "Found entity 1: SCP" {  } { { "../SCP/SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCP/SCP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register/Register.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3by1 " "Found entity 1: Mux3by1" {  } { { "../Mux3by1/Mux3by1.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2by1 " "Found entity 1: Mux2by1" {  } { { "../Mux2by1/Mux2by1.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "../MainDecoder/MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../Instruction Memory/InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(12) " "Verilog HDL warning at Extend.v(12): extended using \"x\" or \"z\"" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729148447276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../DataPath/DataPath.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Controller/Controller.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/aludecoder/aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/aludecoder/aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "../AluDecoder/AluDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpf.v 1 1 " "Found 1 design units, including 1 entities, in source file scpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPF " "Found entity 1: SCPF" {  } { { "SCPF.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "../DataPath/DataPath_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/controller/controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/controller/controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_tb " "Found entity 1: Controller_tb" {  } { { "../Controller/Controller_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148447323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148447323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc SCP.v(12) " "Verilog HDL Implicit Net warning at SCP.v(12): created implicit net for \"PCSrc\"" {  } { { "../SCP/SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCP/SCP.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPF " "Elaborating entity \"SCPF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729148447496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCP SCP:s " "Elaborating entity \"SCP\" for hierarchy \"SCP:s\"" {  } { { "SCPF.v" "s" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller SCP:s\|Controller:c " "Elaborating entity \"Controller\" for hierarchy \"SCP:s\|Controller:c\"" {  } { { "../SCP/SCP.v" "c" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCP/SCP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder SCP:s\|Controller:c\|MainDecoder:md " "Elaborating entity \"MainDecoder\" for hierarchy \"SCP:s\|Controller:c\|MainDecoder:md\"" {  } { { "../Controller/Controller.v" "md" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder SCP:s\|Controller:c\|AluDecoder:ad " "Elaborating entity \"AluDecoder\" for hierarchy \"SCP:s\|Controller:c\|AluDecoder:ad\"" {  } { { "../Controller/Controller.v" "ad" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath SCP:s\|DataPath:dp " "Elaborating entity \"DataPath\" for hierarchy \"SCP:s\|DataPath:dp\"" {  } { { "../SCP/SCP.v" "dp" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCP/SCP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 SCP:s\|DataPath:dp\|FF32:pcreg " "Elaborating entity \"FF32\" for hierarchy \"SCP:s\|DataPath:dp\|FF32:pcreg\"" {  } { { "../DataPath/DataPath.v" "pcreg" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder SCP:s\|DataPath:dp\|Adder:pcadd4 " "Elaborating entity \"Adder\" for hierarchy \"SCP:s\|DataPath:dp\|Adder:pcadd4\"" {  } { { "../DataPath/DataPath.v" "pcadd4" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2by1 SCP:s\|DataPath:dp\|Mux2by1:pcmux " "Elaborating entity \"Mux2by1\" for hierarchy \"SCP:s\|DataPath:dp\|Mux2by1:pcmux\"" {  } { { "../DataPath/DataPath.v" "pcmux" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register SCP:s\|DataPath:dp\|Register:rf " "Elaborating entity \"Register\" for hierarchy \"SCP:s\|DataPath:dp\|Register:rf\"" {  } { { "../DataPath/DataPath.v" "rf" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend SCP:s\|DataPath:dp\|Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"SCP:s\|DataPath:dp\|Extend:ext\"" {  } { { "../DataPath/DataPath.v" "ext" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SCP:s\|DataPath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"SCP:s\|DataPath:dp\|ALU:alu\"" {  } { { "../DataPath/DataPath.v" "alu" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3by1 SCP:s\|DataPath:dp\|Mux3by1:resultmux " "Elaborating entity \"Mux3by1\" for hierarchy \"SCP:s\|DataPath:dp\|Mux3by1:resultmux\"" {  } { { "../DataPath/DataPath.v" "resultmux" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM\"" {  } { { "SCPF.v" "IM" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST InstructionMemory:IM\|INST:INST_inst0 " "Elaborating entity \"INST\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\"" {  } { { "../Instruction Memory/InstructionMemory.v" "INST_inst0" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148447988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../Instruction Memory/INST.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148448321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148448418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../SCPF/HazardCode.mif " "Parameter \"init_file\" = \"../SCPF/HazardCode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148448419 ""}  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729148448419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8j1 " "Found entity 1: altsyncram_d8j1" {  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_d8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148448605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148448605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8j1 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated " "Elaborating entity \"altsyncram_d8j1\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148448605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snk2 " "Found entity 1: altsyncram_snk2" {  } { { "db/altsyncram_snk2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_snk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148448848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148448848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_snk2 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1 " "Elaborating entity \"altsyncram_snk2\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\"" {  } { { "db/altsyncram_d8j1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_d8j1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148448848 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "912 1024 0 1 1 " "912 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "112 1023 " "Addresses ranging from 112 to 1023 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1729148448859 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729148448859 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "4 1024 4 4 " "4 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "96 " "Memory Initialization File address 96 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/" 121 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729148448859 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "97 " "Memory Initialization File address 97 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/" 122 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729148448859 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "98 " "Memory Initialization File address 98 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/" 123 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729148448859 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "99 " "Memory Initialization File address 99 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/" 124 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729148448859 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729148448859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8j1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148450896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148450975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148450976 ""}  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729148450976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148451289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148451647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "SCPF.v" "DM" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DataMemory:DM\|RAM:RAM_inst0 " "Elaborating entity \"RAM\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\"" {  } { { "../DataMemory/DataMemory.v" "RAM_inst0" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../DataMemory/RAM.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148452613 ""}  } { { "../DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729148452613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_den1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_den1 " "Found entity 1: altsyncram_den1" {  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_den1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148452724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148452724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_den1 DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated " "Elaborating entity \"altsyncram_den1\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148452724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lre2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lre2 " "Found entity 1: altsyncram_lre2" {  } { { "db/altsyncram_lre2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_lre2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148453163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148453163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lre2 DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1 " "Elaborating entity \"altsyncram_lre2\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\"" {  } { { "db/altsyncram_den1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_den1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148453439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148453439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_lre2.tdf" "decode4" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_lre2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148453597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148453597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_lre2.tdf" "rden_decode_a" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_lre2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148453736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148453736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_tfb:mux6 " "Elaborating entity \"mux_tfb\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_tfb:mux6\"" {  } { { "db/altsyncram_lre2.tdf" "mux6" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_lre2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_den1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148453805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729148453805 ""}  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729148453805 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729148455397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.17.12:01:06 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl " "2024.10.17.12:01:06 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148466244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148477214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148477746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148490574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148490821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148491143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148491629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148491638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148491656 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729148492498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6939449/alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148493192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148493192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148493604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148493604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148493615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148493615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148493796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148493796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148494120 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148494120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148494120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729148494436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148494436 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SCP:s\|DataPath:dp\|Register:rf\|registers " "RAM logic \"SCP:s\|DataPath:dp\|Register:rf\|registers\" is uninferred due to asynchronous read logic" {  } { { "../Register/Register.v" "registers" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1729148499376 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1729148499376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148506894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/output_files/SCPF.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/output_files/SCPF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148514305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729148517093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729148517093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3328 " "Implemented 3328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729148518674 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729148518674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2967 " "Implemented 2967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729148518674 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729148518674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729148518674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729148518788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 12:01:58 2024 " "Processing ended: Thu Oct 17 12:01:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729148518788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729148518788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729148518788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148518788 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729148519778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729148522030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729148522053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 12:02:00 2024 " "Processing started: Thu Oct 17 12:02:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729148522053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729148522053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCPF -c SCPF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCPF -c SCPF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729148522053 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729148522661 ""}
{ "Info" "0" "" "Project  = SCPF" {  } {  } 0 0 "Project  = SCPF" 0 0 "Fitter" 0 0 1729148522664 ""}
{ "Info" "0" "" "Revision = SCPF" {  } {  } 0 0 "Revision = SCPF" 0 0 "Fitter" 0 0 1729148522664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729148523655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729148523656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCPF 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SCPF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729148523909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729148524090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729148524090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729148526046 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729148526100 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729148526727 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729148527007 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729148527756 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729148571183 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1283 global CLKCTRL_G10 " "clk~inputCLKENA0 with 1283 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729148572227 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk1~inputCLKENA0 32 global CLKCTRL_G8 " "clk1~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729148572227 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729148572227 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729148572227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729148572363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729148572388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729148572426 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729148572459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729148572459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729148572475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729148572482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729148572496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729148572496 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729148573513 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729148599694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729148599694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729148599694 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729148599694 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1729148599694 ""}
{ "Info" "ISTA_SDC_FOUND" "SCPF.out.sdc " "Reading SDC File: 'SCPF.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729148599825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SCPF.out.sdc 42 Option -waveform: Invalid waveform definition " "Ignored create_clock at SCPF.out.sdc(42): Option -waveform: Invalid waveform definition" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729148599829 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729148599829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SCPF.out.sdc 43 Option -waveform: Invalid waveform definition " "Ignored create_clock at SCPF.out.sdc(43): Option -waveform: Invalid waveform definition" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk1\} -period 0.001 -waveform \{ 0.000 10.000 \} \[get_ports \{clk1\}\] " "create_clock -name \{clk1\} -period 0.001 -waveform \{ 0.000 10.000 \} \[get_ports \{clk1\}\]" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729148599830 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729148599830 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 clk " "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729148599927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729148599927 "|SCPF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk1 " "Node: clk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a1~porta_address_reg0 clk1 " "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a1~porta_address_reg0 is being clocked by clk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729148599928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729148599928 "|SCPF|clk1"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1729148600046 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729148600076 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729148600076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729148600076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729148600076 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729148600076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729148600601 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729148602396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:13 " "Fitter placement preparation operations ending: elapsed time is 00:01:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729148673676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729148762938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729148808214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729148808214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729148817137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.3% " "4e+03 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1729148903227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729148921239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729148921239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729148964318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729148964318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:02 " "Fitter routing operations ending: elapsed time is 00:02:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729148964338 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 53.89 " "Total time spent on timing analysis during the Fitter is 53.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729148991499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729148992296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729149018076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729149018105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729149043096 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:53 " "Fitter post-fit operations ending: elapsed time is 00:01:53" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729149104224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/output_files/SCPF.fit.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/output_files/SCPF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729149106355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6330 " "Peak virtual memory: 6330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729149111943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 12:11:51 2024 " "Processing ended: Thu Oct 17 12:11:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729149111943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:51 " "Elapsed time: 00:09:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729149111943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:00 " "Total CPU time (on all processors): 00:13:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729149111943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729149111943 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729149113356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729149115036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729149115049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 12:11:54 2024 " "Processing started: Thu Oct 17 12:11:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729149115049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729149115049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCPF -c SCPF " "Command: quartus_sta SCPF -c SCPF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729149115049 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729149115334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729149118043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729149118043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149118161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149118161 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729149121057 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729149121057 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729149121057 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729149121057 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1729149121057 ""}
{ "Info" "ISTA_SDC_FOUND" "SCPF.out.sdc " "Reading SDC File: 'SCPF.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729149121146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SCPF.out.sdc 42 Option -waveform: Invalid waveform definition " "Ignored create_clock at SCPF.out.sdc(42): Option -waveform: Invalid waveform definition" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729149121148 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729149121148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SCPF.out.sdc 43 Option -waveform: Invalid waveform definition " "Ignored create_clock at SCPF.out.sdc(43): Option -waveform: Invalid waveform definition" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk1\} -period 0.001 -waveform \{ 0.000 10.000 \} \[get_ports \{clk1\}\] " "create_clock -name \{clk1\} -period 0.001 -waveform \{ 0.000 10.000 \} \[get_ports \{clk1\}\]" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729149121148 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729149121148 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 clk " "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149121205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149121205 "|SCPF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk1 " "Node: clk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 clk1 " "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by clk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149121205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149121205 "|SCPF|clk1"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1729149125121 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729149131856 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729149131953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.122 " "Worst-case setup slack is 8.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.122               0.000 altera_reserved_tck  " "    8.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149132707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149132754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.470 " "Worst-case recovery slack is 28.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.470               0.000 altera_reserved_tck  " "   28.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149132777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.718 " "Worst-case removal slack is 0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 altera_reserved_tck  " "    0.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149132811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.051 " "Worst-case minimum pulse width slack is 15.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.051               0.000 altera_reserved_tck  " "   15.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149132821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149132821 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729149133164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729149133307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729149147275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 clk " "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149148655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149148655 "|SCPF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk1 " "Node: clk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 clk1 " "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by clk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149148655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149148655 "|SCPF|clk1"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1729149151773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.432 " "Worst-case setup slack is 8.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.432               0.000 altera_reserved_tck  " "    8.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149158513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149158593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.606 " "Worst-case recovery slack is 28.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.606               0.000 altera_reserved_tck  " "   28.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149158643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 altera_reserved_tck  " "    0.682               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149158685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.015 " "Worst-case minimum pulse width slack is 15.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.015               0.000 altera_reserved_tck  " "   15.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149158698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149158698 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729149158894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729149159847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729149175137 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 clk " "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149176147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149176147 "|SCPF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk1 " "Node: clk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 clk1 " "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by clk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149176147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149176147 "|SCPF|clk1"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1729149180508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.345 " "Worst-case setup slack is 11.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.345               0.000 altera_reserved_tck  " "   11.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149188080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149188310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.965 " "Worst-case recovery slack is 29.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.965               0.000 altera_reserved_tck  " "   29.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149188516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.380 " "Worst-case removal slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 altera_reserved_tck  " "    0.380               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149188625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.846 " "Worst-case minimum pulse width slack is 14.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.846               0.000 altera_reserved_tck  " "   14.846               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149188635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149188635 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729149188858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 clk " "Register SCP:s\|DataPath:dp\|Register:rf\|registers~128 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149189838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149189838 "|SCPF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk1 " "Node: clk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 clk1 " "Register InstructionMemory:IM\|INST:INST_inst1\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by clk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729149189839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729149189839 "|SCPF|clk1"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1729149192966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.037 " "Worst-case setup slack is 12.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149200777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149200777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.037               0.000 altera_reserved_tck  " "   12.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149200777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149200777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149201011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.297 " "Worst-case recovery slack is 30.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.297               0.000 altera_reserved_tck  " "   30.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149201037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.341 " "Worst-case removal slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149201071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.865 " "Worst-case minimum pulse width slack is 14.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.865               0.000 altera_reserved_tck  " "   14.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729149201082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729149201082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729149208316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729149208431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5266 " "Peak virtual memory: 5266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729149208756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 12:13:28 2024 " "Processing ended: Thu Oct 17 12:13:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729149208756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729149208756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729149208756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729149208756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 28 s " "Quartus Prime Flow was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729149209868 ""}
