
USB_Prueb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008540  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  0800864c  0800864c  0001864c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008740  08008740  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008740  08008740  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008740  08008740  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008740  08008740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008744  08008744  00018744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012b4  200001e0  08008928  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001494  08008928  00021494  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a9f  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003272  00000000  00000000  00037ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001270  00000000  00000000  0003af20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001108  00000000  00000000  0003c190  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000177b3  00000000  00000000  0003d298  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010183  00000000  00000000  00054a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000774ab  00000000  00000000  00064bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc079  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fc4  00000000  00000000  000dc0f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e0 	.word	0x200001e0
 8000128:	00000000 	.word	0x00000000
 800012c:	08008634 	.word	0x08008634

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e4 	.word	0x200001e4
 8000148:	08008634 	.word	0x08008634

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b085      	sub	sp, #20
 8000150:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fcd7 	bl	8000b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f8ff 	bl	8000358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 faa3 	bl	80006a4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800015e:	f007 f997 	bl	8007490 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000162:	f000 f98f 	bl	8000484 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000166:	f000 fa03 	bl	8000570 <MX_TIM3_Init>
  MX_TIM4_Init();
 800016a:	f000 fa4d 	bl	8000608 <MX_TIM4_Init>
  MX_I2C2_Init();
 800016e:	f000 f95b 	bl	8000428 <MX_I2C2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000172:	f000 f94c 	bl	800040e <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		HAL_Delay(1000);
 8000176:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800017a:	f000 fd25 	bl	8000bc8 <HAL_Delay>
	  	CDC_tx_size=sprintf(CDC_tx_buff,"Inciando:\r\n");//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
 800017e:	4a68      	ldr	r2, [pc, #416]	; (8000320 <main+0x1d4>)
 8000180:	4b68      	ldr	r3, [pc, #416]	; (8000324 <main+0x1d8>)
 8000182:	4614      	mov	r4, r2
 8000184:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000186:	6020      	str	r0, [r4, #0]
 8000188:	6061      	str	r1, [r4, #4]
 800018a:	60a2      	str	r2, [r4, #8]
 800018c:	230b      	movs	r3, #11
 800018e:	b2da      	uxtb	r2, r3
 8000190:	4b65      	ldr	r3, [pc, #404]	; (8000328 <main+0x1dc>)
 8000192:	701a      	strb	r2, [r3, #0]
	  	CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
 8000194:	4b64      	ldr	r3, [pc, #400]	; (8000328 <main+0x1dc>)
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	b29b      	uxth	r3, r3
 800019a:	4619      	mov	r1, r3
 800019c:	4860      	ldr	r0, [pc, #384]	; (8000320 <main+0x1d4>)
 800019e:	f007 fa3b 	bl	8007618 <CDC_Transmit_FS>
		if (HAL_I2C_IsDeviceReady(&hi2c2,ADDR_DIS_1<<1,1,1) == HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 80001a2:	2301      	movs	r3, #1
 80001a4:	2201      	movs	r2, #1
 80001a6:	21e0      	movs	r1, #224	; 0xe0
 80001a8:	4860      	ldr	r0, [pc, #384]	; (800032c <main+0x1e0>)
 80001aa:	f001 fe39 	bl	8001e20 <HAL_I2C_IsDeviceReady>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	f040 8083 	bne.w	80002bc <main+0x170>
			//data_tx_i2c=SHIFT_ADDR;
			//HAL_I2C_Master_Transmit(&hi2c2,ADDR_DIS_1<<1, &data_tx_i2c, 1, 5000);
			//HAL_I2C_Master_Receive(&hi2c2,ADDR_DIS_1<<1,&data, 1, 5000);
			//CDC_tx_size=sprintf(CDC_tx_buff,"Shift %02X\n\r",data);//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
			//CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
			data_tx_i2c=DISTANCE_ADDR1;
 80001b6:	4b5e      	ldr	r3, [pc, #376]	; (8000330 <main+0x1e4>)
 80001b8:	225e      	movs	r2, #94	; 0x5e
 80001ba:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Transmit(&hi2c2,ADDR_DIS_1<<1, &data_tx_i2c, 1, 5000);
 80001bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80001c0:	9300      	str	r3, [sp, #0]
 80001c2:	2301      	movs	r3, #1
 80001c4:	4a5a      	ldr	r2, [pc, #360]	; (8000330 <main+0x1e4>)
 80001c6:	21e0      	movs	r1, #224	; 0xe0
 80001c8:	4858      	ldr	r0, [pc, #352]	; (800032c <main+0x1e0>)
 80001ca:	f001 f8c7 	bl	800135c <HAL_I2C_Master_Transmit>
			HAL_I2C_Master_Receive(&hi2c2,ADDR_DIS_1<<1,&datai2c[0], 1, 5000);
 80001ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80001d2:	9300      	str	r3, [sp, #0]
 80001d4:	2301      	movs	r3, #1
 80001d6:	4a57      	ldr	r2, [pc, #348]	; (8000334 <main+0x1e8>)
 80001d8:	21e0      	movs	r1, #224	; 0xe0
 80001da:	4854      	ldr	r0, [pc, #336]	; (800032c <main+0x1e0>)
 80001dc:	f001 f9bc 	bl	8001558 <HAL_I2C_Master_Receive>
			data_tx_i2c=DISTANCE_ADDR2;
 80001e0:	4b53      	ldr	r3, [pc, #332]	; (8000330 <main+0x1e4>)
 80001e2:	225f      	movs	r2, #95	; 0x5f
 80001e4:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Transmit(&hi2c2,ADDR_DIS_1<<1, &data_tx_i2c, 1, 5000);
 80001e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80001ea:	9300      	str	r3, [sp, #0]
 80001ec:	2301      	movs	r3, #1
 80001ee:	4a50      	ldr	r2, [pc, #320]	; (8000330 <main+0x1e4>)
 80001f0:	21e0      	movs	r1, #224	; 0xe0
 80001f2:	484e      	ldr	r0, [pc, #312]	; (800032c <main+0x1e0>)
 80001f4:	f001 f8b2 	bl	800135c <HAL_I2C_Master_Transmit>
			HAL_I2C_Master_Receive(&hi2c2,ADDR_DIS_1<<1,&datai2c[1], 1, 5000);
 80001f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80001fc:	9300      	str	r3, [sp, #0]
 80001fe:	2301      	movs	r3, #1
 8000200:	4a4d      	ldr	r2, [pc, #308]	; (8000338 <main+0x1ec>)
 8000202:	21e0      	movs	r1, #224	; 0xe0
 8000204:	4849      	ldr	r0, [pc, #292]	; (800032c <main+0x1e0>)
 8000206:	f001 f9a7 	bl	8001558 <HAL_I2C_Master_Receive>
			distance_cm = (datai2c[0]*16+datai2c[1])/64;//calculo de distancia
 800020a:	4b4a      	ldr	r3, [pc, #296]	; (8000334 <main+0x1e8>)
 800020c:	781b      	ldrb	r3, [r3, #0]
 800020e:	011b      	lsls	r3, r3, #4
 8000210:	4a48      	ldr	r2, [pc, #288]	; (8000334 <main+0x1e8>)
 8000212:	7852      	ldrb	r2, [r2, #1]
 8000214:	4413      	add	r3, r2
 8000216:	2b00      	cmp	r3, #0
 8000218:	da00      	bge.n	800021c <main+0xd0>
 800021a:	333f      	adds	r3, #63	; 0x3f
 800021c:	119b      	asrs	r3, r3, #6
 800021e:	b2da      	uxtb	r2, r3
 8000220:	4b46      	ldr	r3, [pc, #280]	; (800033c <main+0x1f0>)
 8000222:	701a      	strb	r2, [r3, #0]
			CDC_tx_size=sprintf(CDC_tx_buff,"distancia %i\n\r",distance_cm);//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
 8000224:	4b45      	ldr	r3, [pc, #276]	; (800033c <main+0x1f0>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	461a      	mov	r2, r3
 800022a:	4945      	ldr	r1, [pc, #276]	; (8000340 <main+0x1f4>)
 800022c:	483c      	ldr	r0, [pc, #240]	; (8000320 <main+0x1d4>)
 800022e:	f007 fdef 	bl	8007e10 <siprintf>
 8000232:	4603      	mov	r3, r0
 8000234:	b2da      	uxtb	r2, r3
 8000236:	4b3c      	ldr	r3, [pc, #240]	; (8000328 <main+0x1dc>)
 8000238:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
 800023a:	4b3b      	ldr	r3, [pc, #236]	; (8000328 <main+0x1dc>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	b29b      	uxth	r3, r3
 8000240:	4619      	mov	r1, r3
 8000242:	4837      	ldr	r0, [pc, #220]	; (8000320 <main+0x1d4>)
 8000244:	f007 f9e8 	bl	8007618 <CDC_Transmit_FS>
			result=HAL_I2C_Mem_Read(&hi2c2,ADDR_DIS_1<<1,SHIFT_ADDR,I2C_MEMADD_SIZE_8BIT,&data,1,5000);
 8000248:	f241 3388 	movw	r3, #5000	; 0x1388
 800024c:	9302      	str	r3, [sp, #8]
 800024e:	2301      	movs	r3, #1
 8000250:	9301      	str	r3, [sp, #4]
 8000252:	4b3c      	ldr	r3, [pc, #240]	; (8000344 <main+0x1f8>)
 8000254:	9300      	str	r3, [sp, #0]
 8000256:	2301      	movs	r3, #1
 8000258:	2235      	movs	r2, #53	; 0x35
 800025a:	21e0      	movs	r1, #224	; 0xe0
 800025c:	4833      	ldr	r0, [pc, #204]	; (800032c <main+0x1e0>)
 800025e:	f001 fba9 	bl	80019b4 <HAL_I2C_Mem_Read>
 8000262:	4603      	mov	r3, r0
 8000264:	461a      	mov	r2, r3
 8000266:	4b38      	ldr	r3, [pc, #224]	; (8000348 <main+0x1fc>)
 8000268:	701a      	strb	r2, [r3, #0]
			if(result!=HAL_OK){
 800026a:	4b37      	ldr	r3, [pc, #220]	; (8000348 <main+0x1fc>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d012      	beq.n	8000298 <main+0x14c>
				CDC_tx_size=sprintf(CDC_tx_buff,"Paila %d\n\r",result);//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
 8000272:	4b35      	ldr	r3, [pc, #212]	; (8000348 <main+0x1fc>)
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	461a      	mov	r2, r3
 8000278:	4934      	ldr	r1, [pc, #208]	; (800034c <main+0x200>)
 800027a:	4829      	ldr	r0, [pc, #164]	; (8000320 <main+0x1d4>)
 800027c:	f007 fdc8 	bl	8007e10 <siprintf>
 8000280:	4603      	mov	r3, r0
 8000282:	b2da      	uxtb	r2, r3
 8000284:	4b28      	ldr	r3, [pc, #160]	; (8000328 <main+0x1dc>)
 8000286:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
 8000288:	4b27      	ldr	r3, [pc, #156]	; (8000328 <main+0x1dc>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	b29b      	uxth	r3, r3
 800028e:	4619      	mov	r1, r3
 8000290:	4823      	ldr	r0, [pc, #140]	; (8000320 <main+0x1d4>)
 8000292:	f007 f9c1 	bl	8007618 <CDC_Transmit_FS>
 8000296:	e011      	b.n	80002bc <main+0x170>
			}else{
				CDC_tx_size=sprintf(CDC_tx_buff,"Shift Memoria %02X\n\r",data);//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
 8000298:	4b2a      	ldr	r3, [pc, #168]	; (8000344 <main+0x1f8>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	461a      	mov	r2, r3
 800029e:	492c      	ldr	r1, [pc, #176]	; (8000350 <main+0x204>)
 80002a0:	481f      	ldr	r0, [pc, #124]	; (8000320 <main+0x1d4>)
 80002a2:	f007 fdb5 	bl	8007e10 <siprintf>
 80002a6:	4603      	mov	r3, r0
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4b1f      	ldr	r3, [pc, #124]	; (8000328 <main+0x1dc>)
 80002ac:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
 80002ae:	4b1e      	ldr	r3, [pc, #120]	; (8000328 <main+0x1dc>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	b29b      	uxth	r3, r3
 80002b4:	4619      	mov	r1, r3
 80002b6:	481a      	ldr	r0, [pc, #104]	; (8000320 <main+0x1d4>)
 80002b8:	f007 f9ae 	bl	8007618 <CDC_Transmit_FS>
			}
		}

		//MPU
		if (HAL_I2C_IsDeviceReady(&hi2c2,ADDR_MPU<<1,1,1) == HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 80002bc:	2301      	movs	r3, #1
 80002be:	2201      	movs	r2, #1
 80002c0:	21d0      	movs	r1, #208	; 0xd0
 80002c2:	481a      	ldr	r0, [pc, #104]	; (800032c <main+0x1e0>)
 80002c4:	f001 fdac 	bl	8001e20 <HAL_I2C_IsDeviceReady>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f47f af53 	bne.w	8000176 <main+0x2a>
		{
					data_tx_i2c=ACCEL_XOUT_H;
 80002d0:	4b17      	ldr	r3, [pc, #92]	; (8000330 <main+0x1e4>)
 80002d2:	223b      	movs	r2, #59	; 0x3b
 80002d4:	701a      	strb	r2, [r3, #0]
					HAL_I2C_Master_Transmit(&hi2c2,ADDR_MPU<<1,&data_tx_i2c, 1, 5000);
 80002d6:	f241 3388 	movw	r3, #5000	; 0x1388
 80002da:	9300      	str	r3, [sp, #0]
 80002dc:	2301      	movs	r3, #1
 80002de:	4a14      	ldr	r2, [pc, #80]	; (8000330 <main+0x1e4>)
 80002e0:	21d0      	movs	r1, #208	; 0xd0
 80002e2:	4812      	ldr	r0, [pc, #72]	; (800032c <main+0x1e0>)
 80002e4:	f001 f83a 	bl	800135c <HAL_I2C_Master_Transmit>
					HAL_I2C_Master_Receive(&hi2c2,ADDR_MPU<<1,&datai2c[0], 1, 5000);
 80002e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	2301      	movs	r3, #1
 80002f0:	4a10      	ldr	r2, [pc, #64]	; (8000334 <main+0x1e8>)
 80002f2:	21d0      	movs	r1, #208	; 0xd0
 80002f4:	480d      	ldr	r0, [pc, #52]	; (800032c <main+0x1e0>)
 80002f6:	f001 f92f 	bl	8001558 <HAL_I2C_Master_Receive>
					CDC_tx_size=sprintf(CDC_tx_buff,"mpu %02X\n\r",datai2c[0]);//Guarda en la variable CDC_tx_buff el string y el tamaño del string queda en CDC_size_buff
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <main+0x1e8>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	461a      	mov	r2, r3
 8000300:	4914      	ldr	r1, [pc, #80]	; (8000354 <main+0x208>)
 8000302:	4807      	ldr	r0, [pc, #28]	; (8000320 <main+0x1d4>)
 8000304:	f007 fd84 	bl	8007e10 <siprintf>
 8000308:	4603      	mov	r3, r0
 800030a:	b2da      	uxtb	r2, r3
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <main+0x1dc>)
 800030e:	701a      	strb	r2, [r3, #0]
					CDC_Transmit_FS((uint8_t *)&CDC_tx_buff,CDC_tx_size);//Transmite por USB
 8000310:	4b05      	ldr	r3, [pc, #20]	; (8000328 <main+0x1dc>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	b29b      	uxth	r3, r3
 8000316:	4619      	mov	r1, r3
 8000318:	4801      	ldr	r0, [pc, #4]	; (8000320 <main+0x1d4>)
 800031a:	f007 f97d 	bl	8007618 <CDC_Transmit_FS>
		HAL_Delay(1000);
 800031e:	e72a      	b.n	8000176 <main+0x2a>
 8000320:	200004c4 	.word	0x200004c4
 8000324:	0800864c 	.word	0x0800864c
 8000328:	20000540 	.word	0x20000540
 800032c:	20000470 	.word	0x20000470
 8000330:	20000541 	.word	0x20000541
 8000334:	20000544 	.word	0x20000544
 8000338:	20000545 	.word	0x20000545
 800033c:	20000588 	.word	0x20000588
 8000340:	08008658 	.word	0x08008658
 8000344:	20000542 	.word	0x20000542
 8000348:	20000546 	.word	0x20000546
 800034c:	08008668 	.word	0x08008668
 8000350:	08008674 	.word	0x08008674
 8000354:	0800868c 	.word	0x0800868c

08000358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b094      	sub	sp, #80	; 0x50
 800035c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000362:	2228      	movs	r2, #40	; 0x28
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f007 fd4a 	bl	8007e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036c:	f107 0314 	add.w	r3, r7, #20
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000388:	2301      	movs	r3, #1
 800038a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800038c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000390:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000392:	2300      	movs	r3, #0
 8000394:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000396:	2301      	movs	r3, #1
 8000398:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800039a:	2302      	movs	r3, #2
 800039c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800039e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80003a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003ae:	4618      	mov	r0, r3
 80003b0:	f003 f912 	bl	80035d8 <HAL_RCC_OscConfig>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003ba:	f000 f9cb 	bl	8000754 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003be:	230f      	movs	r3, #15
 80003c0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c2:	2302      	movs	r3, #2
 80003c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003ce:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d0:	2300      	movs	r3, #0
 80003d2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003d4:	f107 0314 	add.w	r3, r7, #20
 80003d8:	2101      	movs	r1, #1
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 fb7c 	bl	8003ad8 <HAL_RCC_ClockConfig>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003e6:	f000 f9b5 	bl	8000754 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80003ea:	2310      	movs	r3, #16
 80003ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80003ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80003f2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	4618      	mov	r0, r3
 80003f8:	f003 fcf6 	bl	8003de8 <HAL_RCCEx_PeriphCLKConfig>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000402:	f000 f9a7 	bl	8000754 <Error_Handler>
  }
}
 8000406:	bf00      	nop
 8000408:	3750      	adds	r7, #80	; 0x50
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}

0800040e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	af00      	add	r7, sp, #0
  /* USB_LP_CAN1_RX0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000412:	2200      	movs	r2, #0
 8000414:	2100      	movs	r1, #0
 8000416:	2014      	movs	r0, #20
 8000418:	f000 fccf 	bl	8000dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800041c:	2014      	movs	r0, #20
 800041e:	f000 fce8 	bl	8000df2 <HAL_NVIC_EnableIRQ>
}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800042c:	4b12      	ldr	r3, [pc, #72]	; (8000478 <MX_I2C2_Init+0x50>)
 800042e:	4a13      	ldr	r2, [pc, #76]	; (800047c <MX_I2C2_Init+0x54>)
 8000430:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000432:	4b11      	ldr	r3, [pc, #68]	; (8000478 <MX_I2C2_Init+0x50>)
 8000434:	4a12      	ldr	r2, [pc, #72]	; (8000480 <MX_I2C2_Init+0x58>)
 8000436:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_I2C2_Init+0x50>)
 800043a:	2200      	movs	r2, #0
 800043c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <MX_I2C2_Init+0x50>)
 8000440:	2200      	movs	r2, #0
 8000442:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000444:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <MX_I2C2_Init+0x50>)
 8000446:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800044a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800044c:	4b0a      	ldr	r3, [pc, #40]	; (8000478 <MX_I2C2_Init+0x50>)
 800044e:	2200      	movs	r2, #0
 8000450:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000452:	4b09      	ldr	r3, [pc, #36]	; (8000478 <MX_I2C2_Init+0x50>)
 8000454:	2200      	movs	r2, #0
 8000456:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000458:	4b07      	ldr	r3, [pc, #28]	; (8000478 <MX_I2C2_Init+0x50>)
 800045a:	2200      	movs	r2, #0
 800045c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800045e:	4b06      	ldr	r3, [pc, #24]	; (8000478 <MX_I2C2_Init+0x50>)
 8000460:	2200      	movs	r2, #0
 8000462:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000464:	4804      	ldr	r0, [pc, #16]	; (8000478 <MX_I2C2_Init+0x50>)
 8000466:	f000 fe51 	bl	800110c <HAL_I2C_Init>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000470:	f000 f970 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000474:	bf00      	nop
 8000476:	bd80      	pop	{r7, pc}
 8000478:	20000470 	.word	0x20000470
 800047c:	40005800 	.word	0x40005800
 8000480:	000186a0 	.word	0x000186a0

08000484 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b08e      	sub	sp, #56	; 0x38
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800048a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000498:	f107 0320 	add.w	r3, r7, #32
 800049c:	2200      	movs	r2, #0
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2200      	movs	r2, #0
 80004a6:	601a      	str	r2, [r3, #0]
 80004a8:	605a      	str	r2, [r3, #4]
 80004aa:	609a      	str	r2, [r3, #8]
 80004ac:	60da      	str	r2, [r3, #12]
 80004ae:	611a      	str	r2, [r3, #16]
 80004b0:	615a      	str	r2, [r3, #20]
 80004b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004b4:	4b2d      	ldr	r3, [pc, #180]	; (800056c <MX_TIM2_Init+0xe8>)
 80004b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 80004bc:	4b2b      	ldr	r3, [pc, #172]	; (800056c <MX_TIM2_Init+0xe8>)
 80004be:	2230      	movs	r2, #48	; 0x30
 80004c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004c2:	4b2a      	ldr	r3, [pc, #168]	; (800056c <MX_TIM2_Init+0xe8>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80004c8:	4b28      	ldr	r3, [pc, #160]	; (800056c <MX_TIM2_Init+0xe8>)
 80004ca:	f644 6220 	movw	r2, #20000	; 0x4e20
 80004ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004d0:	4b26      	ldr	r3, [pc, #152]	; (800056c <MX_TIM2_Init+0xe8>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004d6:	4b25      	ldr	r3, [pc, #148]	; (800056c <MX_TIM2_Init+0xe8>)
 80004d8:	2280      	movs	r2, #128	; 0x80
 80004da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004dc:	4823      	ldr	r0, [pc, #140]	; (800056c <MX_TIM2_Init+0xe8>)
 80004de:	f003 fd39 	bl	8003f54 <HAL_TIM_Base_Init>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80004e8:	f000 f934 	bl	8000754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004f6:	4619      	mov	r1, r3
 80004f8:	481c      	ldr	r0, [pc, #112]	; (800056c <MX_TIM2_Init+0xe8>)
 80004fa:	f003 ff59 	bl	80043b0 <HAL_TIM_ConfigClockSource>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000504:	f000 f926 	bl	8000754 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000508:	4818      	ldr	r0, [pc, #96]	; (800056c <MX_TIM2_Init+0xe8>)
 800050a:	f003 fd4e 	bl	8003faa <HAL_TIM_PWM_Init>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000514:	f000 f91e 	bl	8000754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000518:	2300      	movs	r3, #0
 800051a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800051c:	2300      	movs	r3, #0
 800051e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000520:	f107 0320 	add.w	r3, r7, #32
 8000524:	4619      	mov	r1, r3
 8000526:	4811      	ldr	r0, [pc, #68]	; (800056c <MX_TIM2_Init+0xe8>)
 8000528:	f004 faa6 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000532:	f000 f90f 	bl	8000754 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000536:	2360      	movs	r3, #96	; 0x60
 8000538:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 900;
 800053a:	f44f 7361 	mov.w	r3, #900	; 0x384
 800053e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000544:	2300      	movs	r3, #0
 8000546:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2200      	movs	r2, #0
 800054c:	4619      	mov	r1, r3
 800054e:	4807      	ldr	r0, [pc, #28]	; (800056c <MX_TIM2_Init+0xe8>)
 8000550:	f003 fe68 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800055a:	f000 f8fb 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800055e:	4803      	ldr	r0, [pc, #12]	; (800056c <MX_TIM2_Init+0xe8>)
 8000560:	f000 f9cc 	bl	80008fc <HAL_TIM_MspPostInit>

}
 8000564:	bf00      	nop
 8000566:	3738      	adds	r7, #56	; 0x38
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000548 	.word	0x20000548

08000570 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000584:	463b      	mov	r3, r7
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800058c:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <MX_TIM3_Init+0x90>)
 800058e:	4a1d      	ldr	r2, [pc, #116]	; (8000604 <MX_TIM3_Init+0x94>)
 8000590:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000592:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <MX_TIM3_Init+0x90>)
 8000594:	2200      	movs	r2, #0
 8000596:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000598:	4b19      	ldr	r3, [pc, #100]	; (8000600 <MX_TIM3_Init+0x90>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800059e:	4b18      	ldr	r3, [pc, #96]	; (8000600 <MX_TIM3_Init+0x90>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005a4:	4b16      	ldr	r3, [pc, #88]	; (8000600 <MX_TIM3_Init+0x90>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <MX_TIM3_Init+0x90>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005b0:	4813      	ldr	r0, [pc, #76]	; (8000600 <MX_TIM3_Init+0x90>)
 80005b2:	f003 fccf 	bl	8003f54 <HAL_TIM_Base_Init>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80005bc:	f000 f8ca 	bl	8000754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005c6:	f107 0308 	add.w	r3, r7, #8
 80005ca:	4619      	mov	r1, r3
 80005cc:	480c      	ldr	r0, [pc, #48]	; (8000600 <MX_TIM3_Init+0x90>)
 80005ce:	f003 feef 	bl	80043b0 <HAL_TIM_ConfigClockSource>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80005d8:	f000 f8bc 	bl	8000754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005dc:	2300      	movs	r3, #0
 80005de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005e4:	463b      	mov	r3, r7
 80005e6:	4619      	mov	r1, r3
 80005e8:	4805      	ldr	r0, [pc, #20]	; (8000600 <MX_TIM3_Init+0x90>)
 80005ea:	f004 fa45 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80005f4:	f000 f8ae 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80005f8:	bf00      	nop
 80005fa:	3718      	adds	r7, #24
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000500 	.word	0x20000500
 8000604:	40000400 	.word	0x40000400

08000608 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061c:	463b      	mov	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000624:	4b1d      	ldr	r3, [pc, #116]	; (800069c <MX_TIM4_Init+0x94>)
 8000626:	4a1e      	ldr	r2, [pc, #120]	; (80006a0 <MX_TIM4_Init+0x98>)
 8000628:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48;
 800062a:	4b1c      	ldr	r3, [pc, #112]	; (800069c <MX_TIM4_Init+0x94>)
 800062c:	2230      	movs	r2, #48	; 0x30
 800062e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000630:	4b1a      	ldr	r3, [pc, #104]	; (800069c <MX_TIM4_Init+0x94>)
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 30000;
 8000636:	4b19      	ldr	r3, [pc, #100]	; (800069c <MX_TIM4_Init+0x94>)
 8000638:	f247 5230 	movw	r2, #30000	; 0x7530
 800063c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800063e:	4b17      	ldr	r3, [pc, #92]	; (800069c <MX_TIM4_Init+0x94>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000644:	4b15      	ldr	r3, [pc, #84]	; (800069c <MX_TIM4_Init+0x94>)
 8000646:	2280      	movs	r2, #128	; 0x80
 8000648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800064a:	4814      	ldr	r0, [pc, #80]	; (800069c <MX_TIM4_Init+0x94>)
 800064c:	f003 fc82 	bl	8003f54 <HAL_TIM_Base_Init>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000656:	f000 f87d 	bl	8000754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800065a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800065e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000660:	f107 0308 	add.w	r3, r7, #8
 8000664:	4619      	mov	r1, r3
 8000666:	480d      	ldr	r0, [pc, #52]	; (800069c <MX_TIM4_Init+0x94>)
 8000668:	f003 fea2 	bl	80043b0 <HAL_TIM_ConfigClockSource>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000672:	f000 f86f 	bl	8000754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000676:	2300      	movs	r3, #0
 8000678:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800067a:	2300      	movs	r3, #0
 800067c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800067e:	463b      	mov	r3, r7
 8000680:	4619      	mov	r1, r3
 8000682:	4806      	ldr	r0, [pc, #24]	; (800069c <MX_TIM4_Init+0x94>)
 8000684:	f004 f9f8 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800068e:	f000 f861 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000692:	bf00      	nop
 8000694:	3718      	adds	r7, #24
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	2000042c 	.word	0x2000042c
 80006a0:	40000800 	.word	0x40000800

080006a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b088      	sub	sp, #32
 80006a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	f107 0310 	add.w	r3, r7, #16
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b8:	4b24      	ldr	r3, [pc, #144]	; (800074c <MX_GPIO_Init+0xa8>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a23      	ldr	r2, [pc, #140]	; (800074c <MX_GPIO_Init+0xa8>)
 80006be:	f043 0310 	orr.w	r3, r3, #16
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b21      	ldr	r3, [pc, #132]	; (800074c <MX_GPIO_Init+0xa8>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0310 	and.w	r3, r3, #16
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d0:	4b1e      	ldr	r3, [pc, #120]	; (800074c <MX_GPIO_Init+0xa8>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	4a1d      	ldr	r2, [pc, #116]	; (800074c <MX_GPIO_Init+0xa8>)
 80006d6:	f043 0320 	orr.w	r3, r3, #32
 80006da:	6193      	str	r3, [r2, #24]
 80006dc:	4b1b      	ldr	r3, [pc, #108]	; (800074c <MX_GPIO_Init+0xa8>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	f003 0320 	and.w	r3, r3, #32
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e8:	4b18      	ldr	r3, [pc, #96]	; (800074c <MX_GPIO_Init+0xa8>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	4a17      	ldr	r2, [pc, #92]	; (800074c <MX_GPIO_Init+0xa8>)
 80006ee:	f043 0304 	orr.w	r3, r3, #4
 80006f2:	6193      	str	r3, [r2, #24]
 80006f4:	4b15      	ldr	r3, [pc, #84]	; (800074c <MX_GPIO_Init+0xa8>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	f003 0304 	and.w	r3, r3, #4
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000700:	4b12      	ldr	r3, [pc, #72]	; (800074c <MX_GPIO_Init+0xa8>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	4a11      	ldr	r2, [pc, #68]	; (800074c <MX_GPIO_Init+0xa8>)
 8000706:	f043 0308 	orr.w	r3, r3, #8
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	4b0f      	ldr	r3, [pc, #60]	; (800074c <MX_GPIO_Init+0xa8>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	f003 0308 	and.w	r3, r3, #8
 8000714:	603b      	str	r3, [r7, #0]
 8000716:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800071e:	480c      	ldr	r0, [pc, #48]	; (8000750 <MX_GPIO_Init+0xac>)
 8000720:	f000 fcdc 	bl	80010dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000724:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000728:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072a:	2301      	movs	r3, #1
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000732:	2302      	movs	r3, #2
 8000734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000736:	f107 0310 	add.w	r3, r7, #16
 800073a:	4619      	mov	r1, r3
 800073c:	4804      	ldr	r0, [pc, #16]	; (8000750 <MX_GPIO_Init+0xac>)
 800073e:	f000 fb73 	bl	8000e28 <HAL_GPIO_Init>

}
 8000742:	bf00      	nop
 8000744:	3720      	adds	r7, #32
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000
 8000750:	40011000 	.word	0x40011000

08000754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr

08000760 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000766:	4b19      	ldr	r3, [pc, #100]	; (80007cc <HAL_MspInit+0x6c>)
 8000768:	699b      	ldr	r3, [r3, #24]
 800076a:	4a18      	ldr	r2, [pc, #96]	; (80007cc <HAL_MspInit+0x6c>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6193      	str	r3, [r2, #24]
 8000772:	4b16      	ldr	r3, [pc, #88]	; (80007cc <HAL_MspInit+0x6c>)
 8000774:	699b      	ldr	r3, [r3, #24]
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <HAL_MspInit+0x6c>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	4a12      	ldr	r2, [pc, #72]	; (80007cc <HAL_MspInit+0x6c>)
 8000784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000788:	61d3      	str	r3, [r2, #28]
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <HAL_MspInit+0x6c>)
 800078c:	69db      	ldr	r3, [r3, #28]
 800078e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2005      	movs	r0, #5
 800079c:	f000 fb0d 	bl	8000dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80007a0:	2005      	movs	r0, #5
 80007a2:	f000 fb26 	bl	8000df2 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <HAL_MspInit+0x70>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	4a04      	ldr	r2, [pc, #16]	; (80007d0 <HAL_MspInit+0x70>)
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c2:	bf00      	nop
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000
 80007d0:	40010000 	.word	0x40010000

080007d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b088      	sub	sp, #32
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a16      	ldr	r2, [pc, #88]	; (8000848 <HAL_I2C_MspInit+0x74>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d124      	bne.n	800083e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <HAL_I2C_MspInit+0x78>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	4a14      	ldr	r2, [pc, #80]	; (800084c <HAL_I2C_MspInit+0x78>)
 80007fa:	f043 0308 	orr.w	r3, r3, #8
 80007fe:	6193      	str	r3, [r2, #24]
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <HAL_I2C_MspInit+0x78>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f003 0308 	and.w	r3, r3, #8
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800080c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000812:	2312      	movs	r3, #18
 8000814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000816:	2303      	movs	r3, #3
 8000818:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	f107 0310 	add.w	r3, r7, #16
 800081e:	4619      	mov	r1, r3
 8000820:	480b      	ldr	r0, [pc, #44]	; (8000850 <HAL_I2C_MspInit+0x7c>)
 8000822:	f000 fb01 	bl	8000e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <HAL_I2C_MspInit+0x78>)
 8000828:	69db      	ldr	r3, [r3, #28]
 800082a:	4a08      	ldr	r2, [pc, #32]	; (800084c <HAL_I2C_MspInit+0x78>)
 800082c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000830:	61d3      	str	r3, [r2, #28]
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <HAL_I2C_MspInit+0x78>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800083e:	bf00      	nop
 8000840:	3720      	adds	r7, #32
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40005800 	.word	0x40005800
 800084c:	40021000 	.word	0x40021000
 8000850:	40010c00 	.word	0x40010c00

08000854 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000864:	d114      	bne.n	8000890 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000866:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	4a21      	ldr	r2, [pc, #132]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	61d3      	str	r3, [r2, #28]
 8000872:	4b1f      	ldr	r3, [pc, #124]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	617b      	str	r3, [r7, #20]
 800087c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2100      	movs	r1, #0
 8000882:	201c      	movs	r0, #28
 8000884:	f000 fa99 	bl	8000dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000888:	201c      	movs	r0, #28
 800088a:	f000 fab2 	bl	8000df2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800088e:	e02a      	b.n	80008e6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a17      	ldr	r2, [pc, #92]	; (80008f4 <HAL_TIM_Base_MspInit+0xa0>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d10c      	bne.n	80008b4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800089a:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	4a14      	ldr	r2, [pc, #80]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	61d3      	str	r3, [r2, #28]
 80008a6:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 80008a8:	69db      	ldr	r3, [r3, #28]
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]
}
 80008b2:	e018      	b.n	80008e6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a0f      	ldr	r2, [pc, #60]	; (80008f8 <HAL_TIM_Base_MspInit+0xa4>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d113      	bne.n	80008e6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80008be:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 80008c0:	69db      	ldr	r3, [r3, #28]
 80008c2:	4a0b      	ldr	r2, [pc, #44]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	61d3      	str	r3, [r2, #28]
 80008ca:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <HAL_TIM_Base_MspInit+0x9c>)
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	201e      	movs	r0, #30
 80008dc:	f000 fa6d 	bl	8000dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80008e0:	201e      	movs	r0, #30
 80008e2:	f000 fa86 	bl	8000df2 <HAL_NVIC_EnableIRQ>
}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40000400 	.word	0x40000400
 80008f8:	40000800 	.word	0x40000800

080008fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b088      	sub	sp, #32
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000904:	f107 0310 	add.w	r3, r7, #16
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800091a:	d117      	bne.n	800094c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	4b0d      	ldr	r3, [pc, #52]	; (8000954 <HAL_TIM_MspPostInit+0x58>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a0c      	ldr	r2, [pc, #48]	; (8000954 <HAL_TIM_MspPostInit+0x58>)
 8000922:	f043 0304 	orr.w	r3, r3, #4
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b0a      	ldr	r3, [pc, #40]	; (8000954 <HAL_TIM_MspPostInit+0x58>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWM_Motor_1_Pin;
 8000934:	2301      	movs	r3, #1
 8000936:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000938:	2302      	movs	r3, #2
 800093a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2302      	movs	r3, #2
 800093e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_Motor_1_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 0310 	add.w	r3, r7, #16
 8000944:	4619      	mov	r1, r3
 8000946:	4804      	ldr	r0, [pc, #16]	; (8000958 <HAL_TIM_MspPostInit+0x5c>)
 8000948:	f000 fa6e 	bl	8000e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800094c:	bf00      	nop
 800094e:	3720      	adds	r7, #32
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40021000 	.word	0x40021000
 8000958:	40010800 	.word	0x40010800

0800095c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096c:	e7fe      	b.n	800096c <HardFault_Handler+0x4>

0800096e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000972:	e7fe      	b.n	8000972 <MemManage_Handler+0x4>

08000974 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <BusFault_Handler+0x4>

0800097a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <UsageFault_Handler+0x4>

08000980 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr

0800098c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr

08000998 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr

080009a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a8:	f000 f8f2 	bl	8000b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr

080009bc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80009c0:	4802      	ldr	r0, [pc, #8]	; (80009cc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80009c2:	f002 f82e 	bl	8002a22 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20001224 	.word	0x20001224

080009d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009d4:	4802      	ldr	r0, [pc, #8]	; (80009e0 <TIM2_IRQHandler+0x10>)
 80009d6:	f003 fb1c 	bl	8004012 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000548 	.word	0x20000548

080009e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80009e8:	4802      	ldr	r0, [pc, #8]	; (80009f4 <TIM4_IRQHandler+0x10>)
 80009ea:	f003 fb12 	bl	8004012 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000042c 	.word	0x2000042c

080009f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <_sbrk+0x50>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d102      	bne.n	8000a0e <_sbrk+0x16>
		heap_end = &end;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <_sbrk+0x50>)
 8000a0a:	4a10      	ldr	r2, [pc, #64]	; (8000a4c <_sbrk+0x54>)
 8000a0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <_sbrk+0x50>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <_sbrk+0x50>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	466a      	mov	r2, sp
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d907      	bls.n	8000a32 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000a22:	f007 f9c3 	bl	8007dac <__errno>
 8000a26:	4602      	mov	r2, r0
 8000a28:	230c      	movs	r3, #12
 8000a2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a30:	e006      	b.n	8000a40 <_sbrk+0x48>
	}

	heap_end += incr;
 8000a32:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <_sbrk+0x50>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	4a03      	ldr	r2, [pc, #12]	; (8000a48 <_sbrk+0x50>)
 8000a3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3710      	adds	r7, #16
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	200001fc 	.word	0x200001fc
 8000a4c:	20001498 	.word	0x20001498

08000a50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000a54:	4b15      	ldr	r3, [pc, #84]	; (8000aac <SystemInit+0x5c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a14      	ldr	r2, [pc, #80]	; (8000aac <SystemInit+0x5c>)
 8000a5a:	f043 0301 	orr.w	r3, r3, #1
 8000a5e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <SystemInit+0x5c>)
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	4911      	ldr	r1, [pc, #68]	; (8000aac <SystemInit+0x5c>)
 8000a66:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <SystemInit+0x60>)
 8000a68:	4013      	ands	r3, r2
 8000a6a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <SystemInit+0x5c>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a0e      	ldr	r2, [pc, #56]	; (8000aac <SystemInit+0x5c>)
 8000a72:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a7a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a7c:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <SystemInit+0x5c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <SystemInit+0x5c>)
 8000a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a86:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <SystemInit+0x5c>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	4a07      	ldr	r2, [pc, #28]	; (8000aac <SystemInit+0x5c>)
 8000a8e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000a92:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <SystemInit+0x5c>)
 8000a96:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000a9a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <SystemInit+0x64>)
 8000a9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000aa2:	609a      	str	r2, [r3, #8]
#endif 
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	f8ff0000 	.word	0xf8ff0000
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ab8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000aba:	e003      	b.n	8000ac4 <LoopCopyDataInit>

08000abc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000abe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ac0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000ac2:	3104      	adds	r1, #4

08000ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ac4:	480a      	ldr	r0, [pc, #40]	; (8000af0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000ac8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000aca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000acc:	d3f6      	bcc.n	8000abc <CopyDataInit>
  ldr r2, =_sbss
 8000ace:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000ad0:	e002      	b.n	8000ad8 <LoopFillZerobss>

08000ad2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000ad4:	f842 3b04 	str.w	r3, [r2], #4

08000ad8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000ada:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000adc:	d3f9      	bcc.n	8000ad2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ade:	f7ff ffb7 	bl	8000a50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ae2:	f007 f969 	bl	8007db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ae6:	f7ff fb31 	bl	800014c <main>
  bx lr
 8000aea:	4770      	bx	lr
  ldr r3, =_sidata
 8000aec:	08008748 	.word	0x08008748
  ldr r0, =_sdata
 8000af0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000af4:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8000af8:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8000afc:	20001494 	.word	0x20001494

08000b00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC1_2_IRQHandler>
	...

08000b04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <HAL_Init+0x28>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	; (8000b2c <HAL_Init+0x28>)
 8000b0e:	f043 0310 	orr.w	r3, r3, #16
 8000b12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 f945 	bl	8000da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 f808 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fe1e 	bl	8000760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f95d 	bl	8000e0e <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 f925 	bl	8000dba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	; (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	20000004 	.word	0x20000004

08000b90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b05      	ldr	r3, [pc, #20]	; (8000bac <HAL_IncTick+0x1c>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <HAL_IncTick+0x20>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a03      	ldr	r2, [pc, #12]	; (8000bb0 <HAL_IncTick+0x20>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	2000058c 	.word	0x2000058c

08000bb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb8:	4b02      	ldr	r3, [pc, #8]	; (8000bc4 <HAL_GetTick+0x10>)
 8000bba:	681b      	ldr	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr
 8000bc4:	2000058c 	.word	0x2000058c

08000bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bd0:	f7ff fff0 	bl	8000bb4 <HAL_GetTick>
 8000bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be0:	d005      	beq.n	8000bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <HAL_Delay+0x40>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	461a      	mov	r2, r3
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	4413      	add	r3, r2
 8000bec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bee:	bf00      	nop
 8000bf0:	f7ff ffe0 	bl	8000bb4 <HAL_GetTick>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d8f7      	bhi.n	8000bf0 <HAL_Delay+0x28>
  {
  }
}
 8000c00:	bf00      	nop
 8000c02:	3710      	adds	r7, #16
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000008 	.word	0x20000008

08000c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f003 0307 	and.w	r3, r3, #7
 8000c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3e:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	60d3      	str	r3, [r2, #12]
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <__NVIC_GetPriorityGrouping+0x18>)
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	0a1b      	lsrs	r3, r3, #8
 8000c5e:	f003 0307 	and.w	r3, r3, #7
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	db0b      	blt.n	8000c9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	f003 021f 	and.w	r2, r3, #31
 8000c88:	4906      	ldr	r1, [pc, #24]	; (8000ca4 <__NVIC_EnableIRQ+0x34>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	095b      	lsrs	r3, r3, #5
 8000c90:	2001      	movs	r0, #1
 8000c92:	fa00 f202 	lsl.w	r2, r0, r2
 8000c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr
 8000ca4:	e000e100 	.word	0xe000e100

08000ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db0a      	blt.n	8000cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	490c      	ldr	r1, [pc, #48]	; (8000cf4 <__NVIC_SetPriority+0x4c>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	440b      	add	r3, r1
 8000ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd0:	e00a      	b.n	8000ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4908      	ldr	r1, [pc, #32]	; (8000cf8 <__NVIC_SetPriority+0x50>)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 030f 	and.w	r3, r3, #15
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	0112      	lsls	r2, r2, #4
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	761a      	strb	r2, [r3, #24]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bc80      	pop	{r7}
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	e000e100 	.word	0xe000e100
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	; 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	f1c3 0307 	rsb	r3, r3, #7
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	bf28      	it	cs
 8000d1a:	2304      	movcs	r3, #4
 8000d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3304      	adds	r3, #4
 8000d22:	2b06      	cmp	r3, #6
 8000d24:	d902      	bls.n	8000d2c <NVIC_EncodePriority+0x30>
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3b03      	subs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <NVIC_EncodePriority+0x32>
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	f04f 32ff 	mov.w	r2, #4294967295
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	401a      	ands	r2, r3
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43d9      	mvns	r1, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	4313      	orrs	r3, r2
         );
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3724      	adds	r7, #36	; 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr

08000d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d70:	d301      	bcc.n	8000d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d72:	2301      	movs	r3, #1
 8000d74:	e00f      	b.n	8000d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d76:	4a0a      	ldr	r2, [pc, #40]	; (8000da0 <SysTick_Config+0x40>)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d7e:	210f      	movs	r1, #15
 8000d80:	f04f 30ff 	mov.w	r0, #4294967295
 8000d84:	f7ff ff90 	bl	8000ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d88:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <SysTick_Config+0x40>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8e:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <SysTick_Config+0x40>)
 8000d90:	2207      	movs	r2, #7
 8000d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	e000e010 	.word	0xe000e010

08000da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ff2d 	bl	8000c0c <__NVIC_SetPriorityGrouping>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b086      	sub	sp, #24
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dcc:	f7ff ff42 	bl	8000c54 <__NVIC_GetPriorityGrouping>
 8000dd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	68b9      	ldr	r1, [r7, #8]
 8000dd6:	6978      	ldr	r0, [r7, #20]
 8000dd8:	f7ff ff90 	bl	8000cfc <NVIC_EncodePriority>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de2:	4611      	mov	r1, r2
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff ff5f 	bl	8000ca8 <__NVIC_SetPriority>
}
 8000dea:	bf00      	nop
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	4603      	mov	r3, r0
 8000dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff35 	bl	8000c70 <__NVIC_EnableIRQ>
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ffa2 	bl	8000d60 <SysTick_Config>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b08b      	sub	sp, #44	; 0x2c
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e32:	2300      	movs	r3, #0
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3a:	e127      	b.n	800108c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	69fa      	ldr	r2, [r7, #28]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	f040 8116 	bne.w	8001086 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b12      	cmp	r3, #18
 8000e60:	d034      	beq.n	8000ecc <HAL_GPIO_Init+0xa4>
 8000e62:	2b12      	cmp	r3, #18
 8000e64:	d80d      	bhi.n	8000e82 <HAL_GPIO_Init+0x5a>
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d02b      	beq.n	8000ec2 <HAL_GPIO_Init+0x9a>
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d804      	bhi.n	8000e78 <HAL_GPIO_Init+0x50>
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d031      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d01c      	beq.n	8000eb0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e76:	e048      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d043      	beq.n	8000f04 <HAL_GPIO_Init+0xdc>
 8000e7c:	2b11      	cmp	r3, #17
 8000e7e:	d01b      	beq.n	8000eb8 <HAL_GPIO_Init+0x90>
          break;
 8000e80:	e043      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e82:	4a89      	ldr	r2, [pc, #548]	; (80010a8 <HAL_GPIO_Init+0x280>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d026      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
 8000e88:	4a87      	ldr	r2, [pc, #540]	; (80010a8 <HAL_GPIO_Init+0x280>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d806      	bhi.n	8000e9c <HAL_GPIO_Init+0x74>
 8000e8e:	4a87      	ldr	r2, [pc, #540]	; (80010ac <HAL_GPIO_Init+0x284>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d020      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
 8000e94:	4a86      	ldr	r2, [pc, #536]	; (80010b0 <HAL_GPIO_Init+0x288>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d01d      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
          break;
 8000e9a:	e036      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e9c:	4a85      	ldr	r2, [pc, #532]	; (80010b4 <HAL_GPIO_Init+0x28c>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d019      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
 8000ea2:	4a85      	ldr	r2, [pc, #532]	; (80010b8 <HAL_GPIO_Init+0x290>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d016      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
 8000ea8:	4a84      	ldr	r2, [pc, #528]	; (80010bc <HAL_GPIO_Init+0x294>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d013      	beq.n	8000ed6 <HAL_GPIO_Init+0xae>
          break;
 8000eae:	e02c      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	623b      	str	r3, [r7, #32]
          break;
 8000eb6:	e028      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	623b      	str	r3, [r7, #32]
          break;
 8000ec0:	e023      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	3308      	adds	r3, #8
 8000ec8:	623b      	str	r3, [r7, #32]
          break;
 8000eca:	e01e      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	330c      	adds	r3, #12
 8000ed2:	623b      	str	r3, [r7, #32]
          break;
 8000ed4:	e019      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	623b      	str	r3, [r7, #32]
          break;
 8000ee2:	e012      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d105      	bne.n	8000ef8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eec:	2308      	movs	r3, #8
 8000eee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	611a      	str	r2, [r3, #16]
          break;
 8000ef6:	e008      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ef8:	2308      	movs	r3, #8
 8000efa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	69fa      	ldr	r2, [r7, #28]
 8000f00:	615a      	str	r2, [r3, #20]
          break;
 8000f02:	e002      	b.n	8000f0a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f04:	2300      	movs	r3, #0
 8000f06:	623b      	str	r3, [r7, #32]
          break;
 8000f08:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	2bff      	cmp	r3, #255	; 0xff
 8000f0e:	d801      	bhi.n	8000f14 <HAL_GPIO_Init+0xec>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	e001      	b.n	8000f18 <HAL_GPIO_Init+0xf0>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3304      	adds	r3, #4
 8000f18:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	2bff      	cmp	r3, #255	; 0xff
 8000f1e:	d802      	bhi.n	8000f26 <HAL_GPIO_Init+0xfe>
 8000f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	e002      	b.n	8000f2c <HAL_GPIO_Init+0x104>
 8000f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f28:	3b08      	subs	r3, #8
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	210f      	movs	r1, #15
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	401a      	ands	r2, r3
 8000f3e:	6a39      	ldr	r1, [r7, #32]
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	fa01 f303 	lsl.w	r3, r1, r3
 8000f46:	431a      	orrs	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	f000 8096 	beq.w	8001086 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f5a:	4b59      	ldr	r3, [pc, #356]	; (80010c0 <HAL_GPIO_Init+0x298>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a58      	ldr	r2, [pc, #352]	; (80010c0 <HAL_GPIO_Init+0x298>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b56      	ldr	r3, [pc, #344]	; (80010c0 <HAL_GPIO_Init+0x298>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f72:	4a54      	ldr	r2, [pc, #336]	; (80010c4 <HAL_GPIO_Init+0x29c>)
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	3302      	adds	r3, #2
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	220f      	movs	r2, #15
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4b      	ldr	r2, [pc, #300]	; (80010c8 <HAL_GPIO_Init+0x2a0>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d013      	beq.n	8000fc6 <HAL_GPIO_Init+0x19e>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4a      	ldr	r2, [pc, #296]	; (80010cc <HAL_GPIO_Init+0x2a4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d00d      	beq.n	8000fc2 <HAL_GPIO_Init+0x19a>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a49      	ldr	r2, [pc, #292]	; (80010d0 <HAL_GPIO_Init+0x2a8>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d007      	beq.n	8000fbe <HAL_GPIO_Init+0x196>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a48      	ldr	r2, [pc, #288]	; (80010d4 <HAL_GPIO_Init+0x2ac>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d101      	bne.n	8000fba <HAL_GPIO_Init+0x192>
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e006      	b.n	8000fc8 <HAL_GPIO_Init+0x1a0>
 8000fba:	2304      	movs	r3, #4
 8000fbc:	e004      	b.n	8000fc8 <HAL_GPIO_Init+0x1a0>
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	e002      	b.n	8000fc8 <HAL_GPIO_Init+0x1a0>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e000      	b.n	8000fc8 <HAL_GPIO_Init+0x1a0>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fca:	f002 0203 	and.w	r2, r2, #3
 8000fce:	0092      	lsls	r2, r2, #2
 8000fd0:	4093      	lsls	r3, r2
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fd8:	493a      	ldr	r1, [pc, #232]	; (80010c4 <HAL_GPIO_Init+0x29c>)
 8000fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	3302      	adds	r3, #2
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d006      	beq.n	8001000 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ff2:	4b39      	ldr	r3, [pc, #228]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4938      	ldr	r1, [pc, #224]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	600b      	str	r3, [r1, #0]
 8000ffe:	e006      	b.n	800100e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001000:	4b35      	ldr	r3, [pc, #212]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	43db      	mvns	r3, r3
 8001008:	4933      	ldr	r1, [pc, #204]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800100a:	4013      	ands	r3, r2
 800100c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d006      	beq.n	8001028 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800101a:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	492e      	ldr	r1, [pc, #184]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	604b      	str	r3, [r1, #4]
 8001026:	e006      	b.n	8001036 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001028:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800102a:	685a      	ldr	r2, [r3, #4]
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	43db      	mvns	r3, r3
 8001030:	4929      	ldr	r1, [pc, #164]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001032:	4013      	ands	r3, r2
 8001034:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d006      	beq.n	8001050 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001042:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	4924      	ldr	r1, [pc, #144]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	608b      	str	r3, [r1, #8]
 800104e:	e006      	b.n	800105e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001052:	689a      	ldr	r2, [r3, #8]
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	43db      	mvns	r3, r3
 8001058:	491f      	ldr	r1, [pc, #124]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800105a:	4013      	ands	r3, r2
 800105c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d006      	beq.n	8001078 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	491a      	ldr	r1, [pc, #104]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	60cb      	str	r3, [r1, #12]
 8001076:	e006      	b.n	8001086 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 800107a:	68da      	ldr	r2, [r3, #12]
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	43db      	mvns	r3, r3
 8001080:	4915      	ldr	r1, [pc, #84]	; (80010d8 <HAL_GPIO_Init+0x2b0>)
 8001082:	4013      	ands	r3, r2
 8001084:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	3301      	adds	r3, #1
 800108a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001092:	fa22 f303 	lsr.w	r3, r2, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	f47f aed0 	bne.w	8000e3c <HAL_GPIO_Init+0x14>
  }
}
 800109c:	bf00      	nop
 800109e:	372c      	adds	r7, #44	; 0x2c
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	10210000 	.word	0x10210000
 80010ac:	10110000 	.word	0x10110000
 80010b0:	10120000 	.word	0x10120000
 80010b4:	10310000 	.word	0x10310000
 80010b8:	10320000 	.word	0x10320000
 80010bc:	10220000 	.word	0x10220000
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40010000 	.word	0x40010000
 80010c8:	40010800 	.word	0x40010800
 80010cc:	40010c00 	.word	0x40010c00
 80010d0:	40011000 	.word	0x40011000
 80010d4:	40011400 	.word	0x40011400
 80010d8:	40010400 	.word	0x40010400

080010dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	807b      	strh	r3, [r7, #2]
 80010e8:	4613      	mov	r3, r2
 80010ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010ec:	787b      	ldrb	r3, [r7, #1]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d003      	beq.n	80010fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010f2:	887a      	ldrh	r2, [r7, #2]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010f8:	e003      	b.n	8001102 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010fa:	887b      	ldrh	r3, [r7, #2]
 80010fc:	041a      	lsls	r2, r3, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	611a      	str	r2, [r3, #16]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e10f      	b.n	800133e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b00      	cmp	r3, #0
 8001128:	d106      	bne.n	8001138 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fb4e 	bl	80007d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2224      	movs	r2, #36	; 0x24
 800113c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f022 0201 	bic.w	r2, r2, #1
 800114e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001150:	f002 fe18 	bl	8003d84 <HAL_RCC_GetPCLK1Freq>
 8001154:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	4a7b      	ldr	r2, [pc, #492]	; (8001348 <HAL_I2C_Init+0x23c>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d807      	bhi.n	8001170 <HAL_I2C_Init+0x64>
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4a7a      	ldr	r2, [pc, #488]	; (800134c <HAL_I2C_Init+0x240>)
 8001164:	4293      	cmp	r3, r2
 8001166:	bf94      	ite	ls
 8001168:	2301      	movls	r3, #1
 800116a:	2300      	movhi	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	e006      	b.n	800117e <HAL_I2C_Init+0x72>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4a77      	ldr	r2, [pc, #476]	; (8001350 <HAL_I2C_Init+0x244>)
 8001174:	4293      	cmp	r3, r2
 8001176:	bf94      	ite	ls
 8001178:	2301      	movls	r3, #1
 800117a:	2300      	movhi	r3, #0
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e0db      	b.n	800133e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4a72      	ldr	r2, [pc, #456]	; (8001354 <HAL_I2C_Init+0x248>)
 800118a:	fba2 2303 	umull	r2, r3, r2, r3
 800118e:	0c9b      	lsrs	r3, r3, #18
 8001190:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	68ba      	ldr	r2, [r7, #8]
 80011a2:	430a      	orrs	r2, r1
 80011a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	4a64      	ldr	r2, [pc, #400]	; (8001348 <HAL_I2C_Init+0x23c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d802      	bhi.n	80011c0 <HAL_I2C_Init+0xb4>
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	3301      	adds	r3, #1
 80011be:	e009      	b.n	80011d4 <HAL_I2C_Init+0xc8>
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	4a63      	ldr	r2, [pc, #396]	; (8001358 <HAL_I2C_Init+0x24c>)
 80011cc:	fba2 2303 	umull	r2, r3, r2, r3
 80011d0:	099b      	lsrs	r3, r3, #6
 80011d2:	3301      	adds	r3, #1
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	430b      	orrs	r3, r1
 80011da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80011e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4956      	ldr	r1, [pc, #344]	; (8001348 <HAL_I2C_Init+0x23c>)
 80011f0:	428b      	cmp	r3, r1
 80011f2:	d80d      	bhi.n	8001210 <HAL_I2C_Init+0x104>
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1e59      	subs	r1, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001202:	3301      	adds	r3, #1
 8001204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001208:	2b04      	cmp	r3, #4
 800120a:	bf38      	it	cc
 800120c:	2304      	movcc	r3, #4
 800120e:	e04f      	b.n	80012b0 <HAL_I2C_Init+0x1a4>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d111      	bne.n	800123c <HAL_I2C_Init+0x130>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	1e58      	subs	r0, r3, #1
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6859      	ldr	r1, [r3, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	440b      	add	r3, r1
 8001226:	fbb0 f3f3 	udiv	r3, r0, r3
 800122a:	3301      	adds	r3, #1
 800122c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001230:	2b00      	cmp	r3, #0
 8001232:	bf0c      	ite	eq
 8001234:	2301      	moveq	r3, #1
 8001236:	2300      	movne	r3, #0
 8001238:	b2db      	uxtb	r3, r3
 800123a:	e012      	b.n	8001262 <HAL_I2C_Init+0x156>
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	1e58      	subs	r0, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6859      	ldr	r1, [r3, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	440b      	add	r3, r1
 800124a:	0099      	lsls	r1, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001252:	3301      	adds	r3, #1
 8001254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001258:	2b00      	cmp	r3, #0
 800125a:	bf0c      	ite	eq
 800125c:	2301      	moveq	r3, #1
 800125e:	2300      	movne	r3, #0
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_I2C_Init+0x15e>
 8001266:	2301      	movs	r3, #1
 8001268:	e022      	b.n	80012b0 <HAL_I2C_Init+0x1a4>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10e      	bne.n	8001290 <HAL_I2C_Init+0x184>
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	1e58      	subs	r0, r3, #1
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6859      	ldr	r1, [r3, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	440b      	add	r3, r1
 8001280:	fbb0 f3f3 	udiv	r3, r0, r3
 8001284:	3301      	adds	r3, #1
 8001286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800128a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800128e:	e00f      	b.n	80012b0 <HAL_I2C_Init+0x1a4>
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	1e58      	subs	r0, r3, #1
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6859      	ldr	r1, [r3, #4]
 8001298:	460b      	mov	r3, r1
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	0099      	lsls	r1, r3, #2
 80012a0:	440b      	add	r3, r1
 80012a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80012a6:	3301      	adds	r3, #1
 80012a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012b0:	6879      	ldr	r1, [r7, #4]
 80012b2:	6809      	ldr	r1, [r1, #0]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69da      	ldr	r2, [r3, #28]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a1b      	ldr	r3, [r3, #32]
 80012ca:	431a      	orrs	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80012de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	6911      	ldr	r1, [r2, #16]
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	68d2      	ldr	r2, [r2, #12]
 80012ea:	4311      	orrs	r1, r2
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	6812      	ldr	r2, [r2, #0]
 80012f0:	430b      	orrs	r3, r1
 80012f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	695a      	ldr	r2, [r3, #20]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	431a      	orrs	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	430a      	orrs	r2, r1
 800130e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f042 0201 	orr.w	r2, r2, #1
 800131e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2220      	movs	r2, #32
 800132a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	000186a0 	.word	0x000186a0
 800134c:	001e847f 	.word	0x001e847f
 8001350:	003d08ff 	.word	0x003d08ff
 8001354:	431bde83 	.word	0x431bde83
 8001358:	10624dd3 	.word	0x10624dd3

0800135c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af02      	add	r7, sp, #8
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	607a      	str	r2, [r7, #4]
 8001366:	461a      	mov	r2, r3
 8001368:	460b      	mov	r3, r1
 800136a:	817b      	strh	r3, [r7, #10]
 800136c:	4613      	mov	r3, r2
 800136e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001370:	f7ff fc20 	bl	8000bb4 <HAL_GetTick>
 8001374:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b20      	cmp	r3, #32
 8001380:	f040 80e0 	bne.w	8001544 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2319      	movs	r3, #25
 800138a:	2201      	movs	r2, #1
 800138c:	4970      	ldr	r1, [pc, #448]	; (8001550 <HAL_I2C_Master_Transmit+0x1f4>)
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f001 f864 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800139a:	2302      	movs	r3, #2
 800139c:	e0d3      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d101      	bne.n	80013ac <HAL_I2C_Master_Transmit+0x50>
 80013a8:	2302      	movs	r3, #2
 80013aa:	e0cc      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2201      	movs	r2, #1
 80013b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d007      	beq.n	80013d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f042 0201 	orr.w	r2, r2, #1
 80013d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2221      	movs	r2, #33	; 0x21
 80013e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2210      	movs	r2, #16
 80013ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2200      	movs	r2, #0
 80013f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	893a      	ldrh	r2, [r7, #8]
 8001402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001408:	b29a      	uxth	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	4a50      	ldr	r2, [pc, #320]	; (8001554 <HAL_I2C_Master_Transmit+0x1f8>)
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001414:	8979      	ldrh	r1, [r7, #10]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	6a3a      	ldr	r2, [r7, #32]
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f000 fe22 	bl	8002064 <I2C_MasterRequestWrite>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e08d      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001440:	e066      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	6a39      	ldr	r1, [r7, #32]
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f001 f8de 	bl	8002608 <I2C_WaitOnTXEFlagUntilTimeout>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00d      	beq.n	800146e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	2b04      	cmp	r3, #4
 8001458:	d107      	bne.n	800146a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001468:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e06b      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001488:	b29b      	uxth	r3, r3
 800148a:	3b01      	subs	r3, #1
 800148c:	b29a      	uxth	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001496:	3b01      	subs	r3, #1
 8001498:	b29a      	uxth	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	2b04      	cmp	r3, #4
 80014aa:	d11b      	bne.n	80014e4 <HAL_I2C_Master_Transmit+0x188>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d017      	beq.n	80014e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	781a      	ldrb	r2, [r3, #0]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	3b01      	subs	r3, #1
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014dc:	3b01      	subs	r3, #1
 80014de:	b29a      	uxth	r2, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	6a39      	ldr	r1, [r7, #32]
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f001 f8ce 	bl	800268a <I2C_WaitOnBTFFlagUntilTimeout>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d00d      	beq.n	8001510 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d107      	bne.n	800150c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800150a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e01a      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001514:	2b00      	cmp	r3, #0
 8001516:	d194      	bne.n	8001442 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001526:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2220      	movs	r2, #32
 800152c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	e000      	b.n	8001546 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001544:	2302      	movs	r3, #2
  }
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	00100002 	.word	0x00100002
 8001554:	ffff0000 	.word	0xffff0000

08001558 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08c      	sub	sp, #48	; 0x30
 800155c:	af02      	add	r7, sp, #8
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	461a      	mov	r2, r3
 8001564:	460b      	mov	r3, r1
 8001566:	817b      	strh	r3, [r7, #10]
 8001568:	4613      	mov	r3, r2
 800156a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800156c:	f7ff fb22 	bl	8000bb4 <HAL_GetTick>
 8001570:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b20      	cmp	r3, #32
 800157c:	f040 8213 	bne.w	80019a6 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2319      	movs	r3, #25
 8001586:	2201      	movs	r2, #1
 8001588:	497e      	ldr	r1, [pc, #504]	; (8001784 <HAL_I2C_Master_Receive+0x22c>)
 800158a:	68f8      	ldr	r0, [r7, #12]
 800158c:	f000 ff66 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001596:	2302      	movs	r3, #2
 8001598:	e206      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d101      	bne.n	80015a8 <HAL_I2C_Master_Receive+0x50>
 80015a4:	2302      	movs	r3, #2
 80015a6:	e1ff      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d007      	beq.n	80015ce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f042 0201 	orr.w	r2, r2, #1
 80015cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2222      	movs	r2, #34	; 0x22
 80015e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2210      	movs	r2, #16
 80015ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2200      	movs	r2, #0
 80015f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	893a      	ldrh	r2, [r7, #8]
 80015fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001604:	b29a      	uxth	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4a5e      	ldr	r2, [pc, #376]	; (8001788 <HAL_I2C_Master_Receive+0x230>)
 800160e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001610:	8979      	ldrh	r1, [r7, #10]
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f000 fd9a 	bl	8002150 <I2C_MasterRequestRead>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e1c0      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800162a:	2b00      	cmp	r3, #0
 800162c:	d113      	bne.n	8001656 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	695b      	ldr	r3, [r3, #20]
 8001638:	623b      	str	r3, [r7, #32]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	623b      	str	r3, [r7, #32]
 8001642:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	e194      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800165a:	2b01      	cmp	r3, #1
 800165c:	d11d      	bne.n	800169a <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800166c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800166e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	61fb      	str	r3, [r7, #28]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	61fb      	str	r3, [r7, #28]
 8001684:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001694:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001696:	b662      	cpsie	i
 8001698:	e172      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d11d      	bne.n	80016de <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80016b2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016b4:	2300      	movs	r3, #0
 80016b6:	61bb      	str	r3, [r7, #24]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	61bb      	str	r3, [r7, #24]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	61bb      	str	r3, [r7, #24]
 80016c8:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80016da:	b662      	cpsie	i
 80016dc:	e150      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80016ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001704:	e13c      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800170a:	2b03      	cmp	r3, #3
 800170c:	f200 80f5 	bhi.w	80018fa <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001714:	2b01      	cmp	r3, #1
 8001716:	d123      	bne.n	8001760 <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800171a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f000 fff5 	bl	800270c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e13d      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001748:	3b01      	subs	r3, #1
 800174a:	b29a      	uxth	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001754:	b29b      	uxth	r3, r3
 8001756:	3b01      	subs	r3, #1
 8001758:	b29a      	uxth	r2, r3
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800175e:	e10f      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001764:	2b02      	cmp	r3, #2
 8001766:	d150      	bne.n	800180a <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800176e:	2200      	movs	r2, #0
 8001770:	4906      	ldr	r1, [pc, #24]	; (800178c <HAL_I2C_Master_Receive+0x234>)
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f000 fe72 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d008      	beq.n	8001790 <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e112      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
 8001782:	bf00      	nop
 8001784:	00100002 	.word	0x00100002
 8001788:	ffff0000 	.word	0xffff0000
 800178c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001790:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017a0:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	691a      	ldr	r2, [r3, #16]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017be:	3b01      	subs	r3, #1
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	3b01      	subs	r3, #1
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80017d4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f2:	3b01      	subs	r3, #1
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017fe:	b29b      	uxth	r3, r3
 8001800:	3b01      	subs	r3, #1
 8001802:	b29a      	uxth	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001808:	e0ba      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001810:	2200      	movs	r2, #0
 8001812:	4967      	ldr	r1, [pc, #412]	; (80019b0 <HAL_I2C_Master_Receive+0x458>)
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f000 fe21 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e0c1      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001832:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001834:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	b2d2      	uxtb	r2, r2
 8001842:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001852:	3b01      	subs	r3, #1
 8001854:	b29a      	uxth	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800185e:	b29b      	uxth	r3, r3
 8001860:	3b01      	subs	r3, #1
 8001862:	b29a      	uxth	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800186e:	2200      	movs	r2, #0
 8001870:	494f      	ldr	r1, [pc, #316]	; (80019b0 <HAL_I2C_Master_Receive+0x458>)
 8001872:	68f8      	ldr	r0, [r7, #12]
 8001874:	f000 fdf2 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e092      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001890:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	691a      	ldr	r2, [r3, #16]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	1c5a      	adds	r2, r3, #1
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ae:	3b01      	subs	r3, #1
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	3b01      	subs	r3, #1
 80018be:	b29a      	uxth	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80018c4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	691a      	ldr	r2, [r3, #16]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d8:	1c5a      	adds	r2, r3, #1
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e2:	3b01      	subs	r3, #1
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	3b01      	subs	r3, #1
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80018f8:	e042      	b.n	8001980 <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f000 ff04 	bl	800270c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e04c      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	691a      	ldr	r2, [r3, #16]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800192a:	3b01      	subs	r3, #1
 800192c:	b29a      	uxth	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001936:	b29b      	uxth	r3, r3
 8001938:	3b01      	subs	r3, #1
 800193a:	b29a      	uxth	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	2b04      	cmp	r3, #4
 800194c:	d118      	bne.n	8001980 <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800196a:	3b01      	subs	r3, #1
 800196c:	b29a      	uxth	r2, r3
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001976:	b29b      	uxth	r3, r3
 8001978:	3b01      	subs	r3, #1
 800197a:	b29a      	uxth	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001984:	2b00      	cmp	r3, #0
 8001986:	f47f aebe 	bne.w	8001706 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2220      	movs	r2, #32
 800198e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	e000      	b.n	80019a8 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 80019a6:	2302      	movs	r3, #2
  }
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3728      	adds	r7, #40	; 0x28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	00010004 	.word	0x00010004

080019b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08c      	sub	sp, #48	; 0x30
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	4608      	mov	r0, r1
 80019be:	4611      	mov	r1, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4603      	mov	r3, r0
 80019c4:	817b      	strh	r3, [r7, #10]
 80019c6:	460b      	mov	r3, r1
 80019c8:	813b      	strh	r3, [r7, #8]
 80019ca:	4613      	mov	r3, r2
 80019cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80019ce:	f7ff f8f1 	bl	8000bb4 <HAL_GetTick>
 80019d2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b20      	cmp	r3, #32
 80019de:	f040 8218 	bne.w	8001e12 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	2319      	movs	r3, #25
 80019e8:	2201      	movs	r2, #1
 80019ea:	4981      	ldr	r1, [pc, #516]	; (8001bf0 <HAL_I2C_Mem_Read+0x23c>)
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f000 fd35 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80019f8:	2302      	movs	r3, #2
 80019fa:	e20b      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_I2C_Mem_Read+0x56>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e204      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d007      	beq.n	8001a30 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0201 	orr.w	r2, r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2222      	movs	r2, #34	; 0x22
 8001a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2240      	movs	r2, #64	; 0x40
 8001a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2200      	movs	r2, #0
 8001a54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001a60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4a61      	ldr	r2, [pc, #388]	; (8001bf4 <HAL_I2C_Mem_Read+0x240>)
 8001a70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a72:	88f8      	ldrh	r0, [r7, #6]
 8001a74:	893a      	ldrh	r2, [r7, #8]
 8001a76:	8979      	ldrh	r1, [r7, #10]
 8001a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	4603      	mov	r3, r0
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 fc1a 	bl	80022bc <I2C_RequestMemoryRead>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e1c0      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d113      	bne.n	8001ac2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	623b      	str	r3, [r7, #32]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	623b      	str	r3, [r7, #32]
 8001aae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	e194      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d11d      	bne.n	8001b06 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ad8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ada:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001adc:	2300      	movs	r3, #0
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	61fb      	str	r3, [r7, #28]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b00:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001b02:	b662      	cpsie	i
 8001b04:	e172      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d11d      	bne.n	8001b4a <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b1e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b20:	2300      	movs	r3, #0
 8001b22:	61bb      	str	r3, [r7, #24]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	61bb      	str	r3, [r7, #24]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	61bb      	str	r3, [r7, #24]
 8001b34:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001b46:	b662      	cpsie	i
 8001b48:	e150      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b58:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001b70:	e13c      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	f200 80f5 	bhi.w	8001d66 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d123      	bne.n	8001bcc <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f000 fdbf 	bl	800270c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e13d      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001bca:	e10f      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d150      	bne.n	8001c76 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bda:	2200      	movs	r2, #0
 8001bdc:	4906      	ldr	r1, [pc, #24]	; (8001bf8 <HAL_I2C_Mem_Read+0x244>)
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	f000 fc3c 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d008      	beq.n	8001bfc <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e112      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
 8001bee:	bf00      	nop
 8001bf0:	00100002 	.word	0x00100002
 8001bf4:	ffff0000 	.word	0xffff0000
 8001bf8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001bfc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c0c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001c40:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001c74:	e0ba      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	4967      	ldr	r1, [pc, #412]	; (8001e1c <HAL_I2C_Mem_Read+0x468>)
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f000 fbeb 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0c1      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c9e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cda:	2200      	movs	r2, #0
 8001cdc:	494f      	ldr	r1, [pc, #316]	; (8001e1c <HAL_I2C_Mem_Read+0x468>)
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f000 fbbc 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e092      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cfc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	691a      	ldr	r2, [r3, #16]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d10:	1c5a      	adds	r2, r3, #1
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001d30:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d44:	1c5a      	adds	r2, r3, #1
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d64:	e042      	b.n	8001dec <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fcce 	bl	800270c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e04c      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691a      	ldr	r2, [r3, #16]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d96:	3b01      	subs	r3, #1
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	3b01      	subs	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d118      	bne.n	8001dec <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	1c5a      	adds	r2, r3, #1
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	3b01      	subs	r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f47f aebe 	bne.w	8001b72 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e000      	b.n	8001e14 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 8001e12:	2302      	movs	r3, #2
  }
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3728      	adds	r7, #40	; 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	00010004 	.word	0x00010004

08001e20 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af02      	add	r7, sp, #8
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	607a      	str	r2, [r7, #4]
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001e30:	f7fe fec0 	bl	8000bb4 <HAL_GetTick>
 8001e34:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8001e36:	2301      	movs	r3, #1
 8001e38:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b20      	cmp	r3, #32
 8001e44:	f040 8105 	bne.w	8002052 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	2319      	movs	r3, #25
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4982      	ldr	r1, [pc, #520]	; (800205c <HAL_I2C_IsDeviceReady+0x23c>)
 8001e52:	68f8      	ldr	r0, [r7, #12]
 8001e54:	f000 fb02 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e0f8      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <HAL_I2C_IsDeviceReady+0x50>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e0f1      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d007      	beq.n	8001e96 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0201 	orr.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ea4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2224      	movs	r2, #36	; 0x24
 8001eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4a6a      	ldr	r2, [pc, #424]	; (8002060 <HAL_I2C_IsDeviceReady+0x240>)
 8001eb8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ec8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f000 fac0 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e0b6      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ee6:	897b      	ldrh	r3, [r7, #10]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	461a      	mov	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001ef4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7fe fe5d 	bl	8000bb4 <HAL_GetTick>
 8001efa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	bf0c      	ite	eq
 8001f0a:	2301      	moveq	r3, #1
 8001f0c:	2300      	movne	r3, #0
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f20:	bf0c      	ite	eq
 8001f22:	2301      	moveq	r3, #1
 8001f24:	2300      	movne	r3, #0
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001f2a:	e025      	b.n	8001f78 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f2c:	f7fe fe42 	bl	8000bb4 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d302      	bcc.n	8001f42 <HAL_I2C_IsDeviceReady+0x122>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d103      	bne.n	8001f4a <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	22a0      	movs	r2, #160	; 0xa0
 8001f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	bf0c      	ite	eq
 8001f58:	2301      	moveq	r3, #1
 8001f5a:	2300      	movne	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f6e:	bf0c      	ite	eq
 8001f70:	2301      	moveq	r3, #1
 8001f72:	2300      	movne	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2ba0      	cmp	r3, #160	; 0xa0
 8001f82:	d005      	beq.n	8001f90 <HAL_I2C_IsDeviceReady+0x170>
 8001f84:	7dfb      	ldrb	r3, [r7, #23]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d102      	bne.n	8001f90 <HAL_I2C_IsDeviceReady+0x170>
 8001f8a:	7dbb      	ldrb	r3, [r7, #22]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d0cd      	beq.n	8001f2c <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2220      	movs	r2, #32
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d129      	bne.n	8001ffa <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fb4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	613b      	str	r3, [r7, #16]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	2319      	movs	r3, #25
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	4921      	ldr	r1, [pc, #132]	; (800205c <HAL_I2C_IsDeviceReady+0x23c>)
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 fa40 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e036      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e02c      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002008:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002012:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	2319      	movs	r3, #25
 800201a:	2201      	movs	r2, #1
 800201c:	490f      	ldr	r1, [pc, #60]	; (800205c <HAL_I2C_IsDeviceReady+0x23c>)
 800201e:	68f8      	ldr	r0, [r7, #12]
 8002020:	f000 fa1c 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e012      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	3301      	adds	r3, #1
 8002032:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	429a      	cmp	r2, r3
 800203a:	f4ff af3e 	bcc.w	8001eba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2220      	movs	r2, #32
 8002042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8002052:	2302      	movs	r3, #2
  }
}
 8002054:	4618      	mov	r0, r3
 8002056:	3720      	adds	r7, #32
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	00100002 	.word	0x00100002
 8002060:	ffff0000 	.word	0xffff0000

08002064 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af02      	add	r7, sp, #8
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	607a      	str	r2, [r7, #4]
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	460b      	mov	r3, r1
 8002072:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002078:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2b08      	cmp	r3, #8
 800207e:	d006      	beq.n	800208e <I2C_MasterRequestWrite+0x2a>
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d003      	beq.n	800208e <I2C_MasterRequestWrite+0x2a>
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800208c:	d108      	bne.n	80020a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	e00b      	b.n	80020b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a4:	2b12      	cmp	r3, #18
 80020a6:	d107      	bne.n	80020b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f000 f9c9 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e035      	b.n	8002140 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020dc:	d108      	bne.n	80020f0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020de:	897b      	ldrh	r3, [r7, #10]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	461a      	mov	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80020ec:	611a      	str	r2, [r3, #16]
 80020ee:	e01b      	b.n	8002128 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020f0:	897b      	ldrh	r3, [r7, #10]
 80020f2:	11db      	asrs	r3, r3, #7
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	f003 0306 	and.w	r3, r3, #6
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f063 030f 	orn	r3, r3, #15
 8002100:	b2da      	uxtb	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	490e      	ldr	r1, [pc, #56]	; (8002148 <I2C_MasterRequestWrite+0xe4>)
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 f9fb 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e010      	b.n	8002140 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800211e:	897b      	ldrh	r3, [r7, #10]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <I2C_MasterRequestWrite+0xe8>)
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f9eb 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	00010008 	.word	0x00010008
 800214c:	00010002 	.word	0x00010002

08002150 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af02      	add	r7, sp, #8
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	607a      	str	r2, [r7, #4]
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	460b      	mov	r3, r1
 800215e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002164:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002174:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2b08      	cmp	r3, #8
 800217a:	d006      	beq.n	800218a <I2C_MasterRequestRead+0x3a>
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d003      	beq.n	800218a <I2C_MasterRequestRead+0x3a>
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002188:	d108      	bne.n	800219c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	e00b      	b.n	80021b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	2b11      	cmp	r3, #17
 80021a2:	d107      	bne.n	80021b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f94b 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e06d      	b.n	80022ac <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021d8:	d108      	bne.n	80021ec <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80021da:	897b      	ldrh	r3, [r7, #10]
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	611a      	str	r2, [r3, #16]
 80021ea:	e053      	b.n	8002294 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021ec:	897b      	ldrh	r3, [r7, #10]
 80021ee:	11db      	asrs	r3, r3, #7
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f003 0306 	and.w	r3, r3, #6
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f063 030f 	orn	r3, r3, #15
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	492a      	ldr	r1, [pc, #168]	; (80022b4 <I2C_MasterRequestRead+0x164>)
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f97d 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e048      	b.n	80022ac <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	b2da      	uxtb	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	4923      	ldr	r1, [pc, #140]	; (80022b8 <I2C_MasterRequestRead+0x168>)
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f000 f96d 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e038      	b.n	80022ac <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800225e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f000 f8f5 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e017      	b.n	80022ac <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800227c:	897b      	ldrh	r3, [r7, #10]
 800227e:	11db      	asrs	r3, r3, #7
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f003 0306 	and.w	r3, r3, #6
 8002286:	b2db      	uxtb	r3, r3
 8002288:	f063 030e 	orn	r3, r3, #14
 800228c:	b2da      	uxtb	r2, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	4907      	ldr	r1, [pc, #28]	; (80022b8 <I2C_MasterRequestRead+0x168>)
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 f935 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	00010008 	.word	0x00010008
 80022b8:	00010002 	.word	0x00010002

080022bc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af02      	add	r7, sp, #8
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	4608      	mov	r0, r1
 80022c6:	4611      	mov	r1, r2
 80022c8:	461a      	mov	r2, r3
 80022ca:	4603      	mov	r3, r0
 80022cc:	817b      	strh	r3, [r7, #10]
 80022ce:	460b      	mov	r3, r1
 80022d0:	813b      	strh	r3, [r7, #8]
 80022d2:	4613      	mov	r3, r2
 80022d4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022e4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f8aa 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e09e      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002312:	897b      	ldrh	r3, [r7, #10]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	461a      	mov	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002320:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	6a3a      	ldr	r2, [r7, #32]
 8002326:	494c      	ldr	r1, [pc, #304]	; (8002458 <I2C_RequestMemoryRead+0x19c>)
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f8ee 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e08b      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800234e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002350:	6a39      	ldr	r1, [r7, #32]
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 f958 	bl	8002608 <I2C_WaitOnTXEFlagUntilTimeout>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00d      	beq.n	800237a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	2b04      	cmp	r3, #4
 8002364:	d107      	bne.n	8002376 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002374:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e06a      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d105      	bne.n	800238c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002380:	893b      	ldrh	r3, [r7, #8]
 8002382:	b2da      	uxtb	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	611a      	str	r2, [r3, #16]
 800238a:	e021      	b.n	80023d0 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800238c:	893b      	ldrh	r3, [r7, #8]
 800238e:	0a1b      	lsrs	r3, r3, #8
 8002390:	b29b      	uxth	r3, r3
 8002392:	b2da      	uxtb	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800239a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800239c:	6a39      	ldr	r1, [r7, #32]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f932 	bl	8002608 <I2C_WaitOnTXEFlagUntilTimeout>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00d      	beq.n	80023c6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d107      	bne.n	80023c2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e044      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023c6:	893b      	ldrh	r3, [r7, #8]
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023d2:	6a39      	ldr	r1, [r7, #32]
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f917 	bl	8002608 <I2C_WaitOnTXEFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d00d      	beq.n	80023fc <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d107      	bne.n	80023f8 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023f6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e029      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800240a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800240c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	2200      	movs	r2, #0
 8002414:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 f81f 	bl	800245c <I2C_WaitOnFlagUntilTimeout>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e013      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002428:	897b      	ldrh	r3, [r7, #10]
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	b2da      	uxtb	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243a:	6a3a      	ldr	r2, [r7, #32]
 800243c:	4906      	ldr	r1, [pc, #24]	; (8002458 <I2C_RequestMemoryRead+0x19c>)
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f000 f863 	bl	800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	00010002 	.word	0x00010002

0800245c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	4613      	mov	r3, r2
 800246a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800246c:	e025      	b.n	80024ba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d021      	beq.n	80024ba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002476:	f7fe fb9d 	bl	8000bb4 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d302      	bcc.n	800248c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d116      	bne.n	80024ba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f043 0220 	orr.w	r2, r3, #32
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e023      	b.n	8002502 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	0c1b      	lsrs	r3, r3, #16
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d10d      	bne.n	80024e0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	43da      	mvns	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4013      	ands	r3, r2
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf0c      	ite	eq
 80024d6:	2301      	moveq	r3, #1
 80024d8:	2300      	movne	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	461a      	mov	r2, r3
 80024de:	e00c      	b.n	80024fa <I2C_WaitOnFlagUntilTimeout+0x9e>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	43da      	mvns	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	4013      	ands	r3, r2
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	bf0c      	ite	eq
 80024f2:	2301      	moveq	r3, #1
 80024f4:	2300      	movne	r3, #0
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d0b6      	beq.n	800246e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002518:	e051      	b.n	80025be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695b      	ldr	r3, [r3, #20]
 8002520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002528:	d123      	bne.n	8002572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002538:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002542:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2220      	movs	r2, #32
 800254e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f043 0204 	orr.w	r2, r3, #4
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e046      	b.n	8002600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002578:	d021      	beq.n	80025be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800257a:	f7fe fb1b 	bl	8000bb4 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	429a      	cmp	r2, r3
 8002588:	d302      	bcc.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d116      	bne.n	80025be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2220      	movs	r2, #32
 800259a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	f043 0220 	orr.w	r2, r3, #32
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e020      	b.n	8002600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	0c1b      	lsrs	r3, r3, #16
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d10c      	bne.n	80025e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	43da      	mvns	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4013      	ands	r3, r2
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	bf14      	ite	ne
 80025da:	2301      	movne	r3, #1
 80025dc:	2300      	moveq	r3, #0
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	e00b      	b.n	80025fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	43da      	mvns	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4013      	ands	r3, r2
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf14      	ite	ne
 80025f4:	2301      	movne	r3, #1
 80025f6:	2300      	moveq	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d18d      	bne.n	800251a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002614:	e02d      	b.n	8002672 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 f8ce 	bl	80027b8 <I2C_IsAcknowledgeFailed>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e02d      	b.n	8002682 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262c:	d021      	beq.n	8002672 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800262e:	f7fe fac1 	bl	8000bb4 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	429a      	cmp	r2, r3
 800263c:	d302      	bcc.n	8002644 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d116      	bne.n	8002672 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2220      	movs	r2, #32
 800264e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f043 0220 	orr.w	r2, r3, #32
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e007      	b.n	8002682 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267c:	2b80      	cmp	r3, #128	; 0x80
 800267e:	d1ca      	bne.n	8002616 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002696:	e02d      	b.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 f88d 	bl	80027b8 <I2C_IsAcknowledgeFailed>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e02d      	b.n	8002704 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ae:	d021      	beq.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026b0:	f7fe fa80 	bl	8000bb4 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d302      	bcc.n	80026c6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d116      	bne.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f043 0220 	orr.w	r2, r3, #32
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e007      	b.n	8002704 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f003 0304 	and.w	r3, r3, #4
 80026fe:	2b04      	cmp	r3, #4
 8002700:	d1ca      	bne.n	8002698 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002718:	e042      	b.n	80027a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	695b      	ldr	r3, [r3, #20]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b10      	cmp	r3, #16
 8002726:	d119      	bne.n	800275c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f06f 0210 	mvn.w	r2, #16
 8002730:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2220      	movs	r2, #32
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e029      	b.n	80027b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800275c:	f7fe fa2a 	bl	8000bb4 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	429a      	cmp	r2, r3
 800276a:	d302      	bcc.n	8002772 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d116      	bne.n	80027a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	f043 0220 	orr.w	r2, r3, #32
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e007      	b.n	80027b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027aa:	2b40      	cmp	r3, #64	; 0x40
 80027ac:	d1b5      	bne.n	800271a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ce:	d11b      	bne.n	8002808 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f043 0204 	orr.w	r2, r3, #4
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e000      	b.n	800280a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002816:	b08b      	sub	sp, #44	; 0x2c
 8002818:	af06      	add	r7, sp, #24
 800281a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0d3      	b.n	80029ce <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d106      	bne.n	8002840 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f005 f820 	bl	8007880 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2203      	movs	r2, #3
 8002844:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f002 f990 	bl	8004b72 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	687e      	ldr	r6, [r7, #4]
 800285a:	466d      	mov	r5, sp
 800285c:	f106 0410 	add.w	r4, r6, #16
 8002860:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002862:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002864:	6823      	ldr	r3, [r4, #0]
 8002866:	602b      	str	r3, [r5, #0]
 8002868:	1d33      	adds	r3, r6, #4
 800286a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800286c:	6838      	ldr	r0, [r7, #0]
 800286e:	f002 f959 	bl	8004b24 <USB_CoreInit>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2202      	movs	r2, #2
 800287c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e0a4      	b.n	80029ce <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2100      	movs	r1, #0
 800288a:	4618      	mov	r0, r3
 800288c:	f002 f98d 	bl	8004baa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
 8002894:	e035      	b.n	8002902 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002896:	7bfb      	ldrb	r3, [r7, #15]
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	015b      	lsls	r3, r3, #5
 800289c:	4413      	add	r3, r2
 800289e:	3329      	adds	r3, #41	; 0x29
 80028a0:	2201      	movs	r2, #1
 80028a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	015b      	lsls	r3, r3, #5
 80028aa:	4413      	add	r3, r2
 80028ac:	3328      	adds	r3, #40	; 0x28
 80028ae:	7bfa      	ldrb	r2, [r7, #15]
 80028b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	b291      	uxth	r1, r2
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	015b      	lsls	r3, r3, #5
 80028bc:	4413      	add	r3, r2
 80028be:	3336      	adds	r3, #54	; 0x36
 80028c0:	460a      	mov	r2, r1
 80028c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	015b      	lsls	r3, r3, #5
 80028ca:	4413      	add	r3, r2
 80028cc:	332b      	adds	r3, #43	; 0x2b
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	015b      	lsls	r3, r3, #5
 80028d8:	4413      	add	r3, r2
 80028da:	3338      	adds	r3, #56	; 0x38
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	015b      	lsls	r3, r3, #5
 80028e6:	4413      	add	r3, r2
 80028e8:	333c      	adds	r3, #60	; 0x3c
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	3302      	adds	r3, #2
 80028f4:	015b      	lsls	r3, r3, #5
 80028f6:	4413      	add	r3, r2
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	3301      	adds	r3, #1
 8002900:	73fb      	strb	r3, [r7, #15]
 8002902:	7bfa      	ldrb	r2, [r7, #15]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	429a      	cmp	r2, r3
 800290a:	d3c4      	bcc.n	8002896 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800290c:	2300      	movs	r3, #0
 800290e:	73fb      	strb	r3, [r7, #15]
 8002910:	e031      	b.n	8002976 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	015b      	lsls	r3, r3, #5
 8002918:	4413      	add	r3, r2
 800291a:	f203 1329 	addw	r3, r3, #297	; 0x129
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	015b      	lsls	r3, r3, #5
 8002928:	4413      	add	r3, r2
 800292a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	015b      	lsls	r3, r3, #5
 8002938:	4413      	add	r3, r2
 800293a:	f203 132b 	addw	r3, r3, #299	; 0x12b
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	015b      	lsls	r3, r3, #5
 8002948:	4413      	add	r3, r2
 800294a:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002952:	7bfb      	ldrb	r3, [r7, #15]
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	015b      	lsls	r3, r3, #5
 8002958:	4413      	add	r3, r2
 800295a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	330a      	adds	r3, #10
 8002968:	015b      	lsls	r3, r3, #5
 800296a:	4413      	add	r3, r2
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	3301      	adds	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
 8002976:	7bfa      	ldrb	r2, [r7, #15]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	429a      	cmp	r2, r3
 800297e:	d3c8      	bcc.n	8002912 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	603b      	str	r3, [r7, #0]
 8002986:	687e      	ldr	r6, [r7, #4]
 8002988:	466d      	mov	r5, sp
 800298a:	f106 0410 	add.w	r4, r6, #16
 800298e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002990:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	602b      	str	r3, [r5, #0]
 8002996:	1d33      	adds	r3, r6, #4
 8002998:	cb0e      	ldmia	r3, {r1, r2, r3}
 800299a:	6838      	ldr	r0, [r7, #0]
 800299c:	f002 f911 	bl	8004bc2 <USB_DevInit>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2202      	movs	r2, #2
 80029aa:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e00d      	b.n	80029ce <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f003 f94f 	bl	8005c6a <USB_DevDisconnect>

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080029d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d101      	bne.n	80029ec <HAL_PCD_Start+0x16>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e016      	b.n	8002a1a <HAL_PCD_Start+0x44>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80029f4:	2101      	movs	r1, #1
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f005 f9a1 	bl	8007d3e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f003 f928 	bl	8005c56 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f002 f89a 	bl	8004b44 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f003 f925 	bl	8005c7e <USB_ReadInterrupts>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a3e:	d102      	bne.n	8002a46 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 faf3 	bl	800302c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f003 f917 	bl	8005c7e <USB_ReadInterrupts>
 8002a50:	4603      	mov	r3, r0
 8002a52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a5a:	d112      	bne.n	8002a82 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a6e:	b292      	uxth	r2, r2
 8002a70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f004 ff70 	bl	800795a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f8de 	bl	8002c3e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f003 f8f9 	bl	8005c7e <USB_ReadInterrupts>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a96:	d10b      	bne.n	8002ab0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002aaa:	b292      	uxth	r2, r2
 8002aac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f003 f8e2 	bl	8005c7e <USB_ReadInterrupts>
 8002aba:	4603      	mov	r3, r0
 8002abc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ac4:	d10b      	bne.n	8002ade <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ad8:	b292      	uxth	r2, r2
 8002ada:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f003 f8cb 	bl	8005c7e <USB_ReadInterrupts>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af2:	d126      	bne.n	8002b42 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0204 	bic.w	r2, r2, #4
 8002b06:	b292      	uxth	r2, r2
 8002b08:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0208 	bic.w	r2, r2, #8
 8002b1e:	b292      	uxth	r2, r2
 8002b20:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f004 ff51 	bl	80079cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b3c:	b292      	uxth	r2, r2
 8002b3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f003 f899 	bl	8005c7e <USB_ReadInterrupts>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b56:	d13d      	bne.n	8002bd4 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 0208 	orr.w	r2, r2, #8
 8002b6a:	b292      	uxth	r2, r2
 8002b6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b82:	b292      	uxth	r2, r2
 8002b84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0204 	orr.w	r2, r2, #4
 8002b9a:	b292      	uxth	r2, r2
 8002b9c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f003 f86a 	bl	8005c7e <USB_ReadInterrupts>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bb4:	d10b      	bne.n	8002bce <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bc8:	b292      	uxth	r2, r2
 8002bca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f004 fee2 	bl	8007998 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f003 f850 	bl	8005c7e <USB_ReadInterrupts>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002be8:	d10e      	bne.n	8002c08 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002bfc:	b292      	uxth	r2, r2
 8002bfe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f004 fe9b 	bl	800793e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f003 f836 	bl	8005c7e <USB_ReadInterrupts>
 8002c12:	4603      	mov	r3, r0
 8002c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c1c:	d10b      	bne.n	8002c36 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c30:	b292      	uxth	r2, r2
 8002c32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	460b      	mov	r3, r1
 8002c48:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_PCD_SetAddress+0x1a>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e013      	b.n	8002c80 <HAL_PCD_SetAddress+0x42>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	4611      	mov	r1, r2
 8002c70:	4618      	mov	r0, r3
 8002c72:	f002 ffdd 	bl	8005c30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	4608      	mov	r0, r1
 8002c92:	4611      	mov	r1, r2
 8002c94:	461a      	mov	r2, r3
 8002c96:	4603      	mov	r3, r0
 8002c98:	70fb      	strb	r3, [r7, #3]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	803b      	strh	r3, [r7, #0]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ca6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	da0b      	bge.n	8002cc6 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	015b      	lsls	r3, r3, #5
 8002cb6:	3328      	adds	r3, #40	; 0x28
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	4413      	add	r3, r2
 8002cbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	705a      	strb	r2, [r3, #1]
 8002cc4:	e00b      	b.n	8002cde <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cc6:	78fb      	ldrb	r3, [r7, #3]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	015b      	lsls	r3, r3, #5
 8002cce:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002cde:	78fb      	ldrb	r3, [r7, #3]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002cea:	883a      	ldrh	r2, [r7, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	78ba      	ldrb	r2, [r7, #2]
 8002cf4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	785b      	ldrb	r3, [r3, #1]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d004      	beq.n	8002d08 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002d08:	78bb      	ldrb	r3, [r7, #2]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d102      	bne.n	8002d14 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <HAL_PCD_EP_Open+0x9a>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e00e      	b.n	8002d40 <HAL_PCD_EP_Open+0xb8>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68f9      	ldr	r1, [r7, #12]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f001 ff6b 	bl	8004c0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8002d3e:	7afb      	ldrb	r3, [r7, #11]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	da0b      	bge.n	8002d74 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d5c:	78fb      	ldrb	r3, [r7, #3]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	015b      	lsls	r3, r3, #5
 8002d64:	3328      	adds	r3, #40	; 0x28
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	4413      	add	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	705a      	strb	r2, [r3, #1]
 8002d72:	e00b      	b.n	8002d8c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d74:	78fb      	ldrb	r3, [r7, #3]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	015b      	lsls	r3, r3, #5
 8002d7c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	4413      	add	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002d8c:	78fb      	ldrb	r3, [r7, #3]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_PCD_EP_Close+0x5e>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e00e      	b.n	8002dc4 <HAL_PCD_EP_Close+0x7c>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68f9      	ldr	r1, [r7, #12]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f002 fa17 	bl	80051e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3710      	adds	r7, #16
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ddc:	7afb      	ldrb	r3, [r7, #11]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	015b      	lsls	r3, r3, #5
 8002de4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4413      	add	r3, r2
 8002dec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	2200      	movs	r2, #0
 8002e04:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e06:	7afb      	ldrb	r3, [r7, #11]
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e12:	7afb      	ldrb	r3, [r7, #11]
 8002e14:	f003 0307 	and.w	r3, r3, #7
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d106      	bne.n	8002e2a <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6979      	ldr	r1, [r7, #20]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f002 fb76 	bl	8005514 <USB_EPStartXfer>
 8002e28:	e005      	b.n	8002e36 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6979      	ldr	r1, [r7, #20]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f002 fb6f 	bl	8005514 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002e4c:	78fb      	ldrb	r3, [r7, #3]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	330a      	adds	r3, #10
 8002e56:	015b      	lsls	r3, r3, #5
 8002e58:	4413      	add	r3, r2
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	681b      	ldr	r3, [r3, #0]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	460b      	mov	r3, r1
 8002e76:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e78:	7afb      	ldrb	r3, [r7, #11]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	015b      	lsls	r3, r3, #5
 8002e80:	3328      	adds	r3, #40	; 0x28
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	4413      	add	r3, r2
 8002e86:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2200      	movs	r2, #0
 8002e98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ea0:	7afb      	ldrb	r3, [r7, #11]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002eac:	7afb      	ldrb	r3, [r7, #11]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6979      	ldr	r1, [r7, #20]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f002 fb29 	bl	8005514 <USB_EPStartXfer>
 8002ec2:	e005      	b.n	8002ed0 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6979      	ldr	r1, [r7, #20]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f002 fb22 	bl	8005514 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	f003 0207 	and.w	r2, r3, #7
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d901      	bls.n	8002ef8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e046      	b.n	8002f86 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ef8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	da0b      	bge.n	8002f18 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	015b      	lsls	r3, r3, #5
 8002f08:	3328      	adds	r3, #40	; 0x28
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2201      	movs	r2, #1
 8002f14:	705a      	strb	r2, [r3, #1]
 8002f16:	e009      	b.n	8002f2c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	015b      	lsls	r3, r3, #5
 8002f1c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	4413      	add	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_PCD_EP_SetStall+0x72>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e01c      	b.n	8002f86 <HAL_PCD_EP_SetStall+0xac>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68f9      	ldr	r1, [r7, #12]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f002 fd92 	bl	8005a84 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f60:	78fb      	ldrb	r3, [r7, #3]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d108      	bne.n	8002f7c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002f74:	4619      	mov	r1, r3
 8002f76:	4610      	mov	r0, r2
 8002f78:	f002 fe90 	bl	8005c9c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	460b      	mov	r3, r1
 8002f98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002f9a:	78fb      	ldrb	r3, [r7, #3]
 8002f9c:	f003 020f 	and.w	r2, r3, #15
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d901      	bls.n	8002fac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e03a      	b.n	8003022 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	da0b      	bge.n	8002fcc <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	015b      	lsls	r3, r3, #5
 8002fbc:	3328      	adds	r3, #40	; 0x28
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	705a      	strb	r2, [r3, #1]
 8002fca:	e00b      	b.n	8002fe4 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fcc:	78fb      	ldrb	r3, [r7, #3]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	015b      	lsls	r3, r3, #5
 8002fd4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	4413      	add	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_PCD_EP_ClrStall+0x76>
 8003000:	2302      	movs	r3, #2
 8003002:	e00e      	b.n	8003022 <HAL_PCD_EP_ClrStall+0x94>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68f9      	ldr	r1, [r7, #12]
 8003012:	4618      	mov	r0, r3
 8003014:	f002 fd78 	bl	8005b08 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800302c:	b590      	push	{r4, r7, lr}
 800302e:	b089      	sub	sp, #36	; 0x24
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003034:	e282      	b.n	800353c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800303e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003040:	8afb      	ldrh	r3, [r7, #22]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	f003 030f 	and.w	r3, r3, #15
 8003048:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800304a:	7d7b      	ldrb	r3, [r7, #21]
 800304c:	2b00      	cmp	r3, #0
 800304e:	f040 8142 	bne.w	80032d6 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003052:	8afb      	ldrh	r3, [r7, #22]
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b00      	cmp	r3, #0
 800305a:	d151      	bne.n	8003100 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	b29b      	uxth	r3, r3
 8003064:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800306c:	b29c      	uxth	r4, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003076:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800307a:	b29b      	uxth	r3, r3
 800307c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3328      	adds	r3, #40	; 0x28
 8003082:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800308c:	b29b      	uxth	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	4413      	add	r3, r2
 8003098:	3302      	adds	r3, #2
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	4413      	add	r3, r2
 80030a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	695a      	ldr	r2, [r3, #20]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	441a      	add	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80030be:	2100      	movs	r1, #0
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f004 fc25 	bl	8007910 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 8234 	beq.w	800353c <PCD_EP_ISR_Handler+0x510>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f040 822f 	bne.w	800353c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	b292      	uxth	r2, r2
 80030f2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80030fe:	e21d      	b.n	800353c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003106:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003110:	8a7b      	ldrh	r3, [r7, #18]
 8003112:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003116:	2b00      	cmp	r3, #0
 8003118:	d033      	beq.n	8003182 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003122:	b29b      	uxth	r3, r3
 8003124:	461a      	mov	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4413      	add	r3, r2
 800312e:	3306      	adds	r3, #6
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	6812      	ldr	r2, [r2, #0]
 8003136:	4413      	add	r3, r2
 8003138:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800313c:	881b      	ldrh	r3, [r3, #0]
 800313e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6818      	ldr	r0, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003158:	b29b      	uxth	r3, r3
 800315a:	f002 fdee 	bl	8005d3a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	b29a      	uxth	r2, r3
 8003166:	f640 738f 	movw	r3, #3983	; 0xf8f
 800316a:	4013      	ands	r3, r2
 800316c:	b29c      	uxth	r4, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003176:	b292      	uxth	r2, r2
 8003178:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f004 fb9e 	bl	80078bc <HAL_PCD_SetupStageCallback>
 8003180:	e1dc      	b.n	800353c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003182:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003186:	2b00      	cmp	r3, #0
 8003188:	f280 81d8 	bge.w	800353c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	881b      	ldrh	r3, [r3, #0]
 8003192:	b29a      	uxth	r2, r3
 8003194:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003198:	4013      	ands	r3, r2
 800319a:	b29c      	uxth	r4, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80031a4:	b292      	uxth	r2, r2
 80031a6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4413      	add	r3, r2
 80031bc:	3306      	adds	r3, #6
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	4413      	add	r3, r2
 80031c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d019      	beq.n	8003210 <PCD_EP_ISR_Handler+0x1e4>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d015      	beq.n	8003210 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6959      	ldr	r1, [r3, #20]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	f002 fda0 	bl	8005d3a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	695a      	ldr	r2, [r3, #20]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	69db      	ldr	r3, [r3, #28]
 8003202:	441a      	add	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003208:	2100      	movs	r1, #0
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f004 fb68 	bl	80078e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	461c      	mov	r4, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800321e:	b29b      	uxth	r3, r3
 8003220:	441c      	add	r4, r3
 8003222:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8003226:	461c      	mov	r4, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10e      	bne.n	800324e <PCD_EP_ISR_Handler+0x222>
 8003230:	8823      	ldrh	r3, [r4, #0]
 8003232:	b29b      	uxth	r3, r3
 8003234:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003238:	b29b      	uxth	r3, r3
 800323a:	8023      	strh	r3, [r4, #0]
 800323c:	8823      	ldrh	r3, [r4, #0]
 800323e:	b29b      	uxth	r3, r3
 8003240:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003244:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003248:	b29b      	uxth	r3, r3
 800324a:	8023      	strh	r3, [r4, #0]
 800324c:	e02d      	b.n	80032aa <PCD_EP_ISR_Handler+0x27e>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	2b3e      	cmp	r3, #62	; 0x3e
 8003254:	d812      	bhi.n	800327c <PCD_EP_ISR_Handler+0x250>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	085b      	lsrs	r3, r3, #1
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <PCD_EP_ISR_Handler+0x244>
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	3301      	adds	r3, #1
 800326e:	61bb      	str	r3, [r7, #24]
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	b29b      	uxth	r3, r3
 8003274:	029b      	lsls	r3, r3, #10
 8003276:	b29b      	uxth	r3, r3
 8003278:	8023      	strh	r3, [r4, #0]
 800327a:	e016      	b.n	80032aa <PCD_EP_ISR_Handler+0x27e>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	61bb      	str	r3, [r7, #24]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	2b00      	cmp	r3, #0
 800328e:	d102      	bne.n	8003296 <PCD_EP_ISR_Handler+0x26a>
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	3b01      	subs	r3, #1
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	b29b      	uxth	r3, r3
 800329a:	029b      	lsls	r3, r3, #10
 800329c:	b29b      	uxth	r3, r3
 800329e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ba:	b29c      	uxth	r4, r3
 80032bc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80032c0:	b29c      	uxth	r4, r3
 80032c2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80032c6:	b29c      	uxth	r4, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	4ba2      	ldr	r3, [pc, #648]	; (8003558 <PCD_EP_ISR_Handler+0x52c>)
 80032ce:	4323      	orrs	r3, r4
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	8013      	strh	r3, [r2, #0]
 80032d4:	e132      	b.n	800353c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	7d7b      	ldrb	r3, [r7, #21]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80032e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f280 80d1 	bge.w	8003492 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	7d7b      	ldrb	r3, [r7, #21]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	b29a      	uxth	r2, r3
 8003300:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003304:	4013      	ands	r3, r2
 8003306:	b29c      	uxth	r4, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	7d7b      	ldrb	r3, [r7, #21]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003318:	b292      	uxth	r2, r2
 800331a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800331c:	7d7b      	ldrb	r3, [r7, #21]
 800331e:	015b      	lsls	r3, r3, #5
 8003320:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	4413      	add	r3, r2
 8003328:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	7b1b      	ldrb	r3, [r3, #12]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d121      	bne.n	8003376 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800333a:	b29b      	uxth	r3, r3
 800333c:	461a      	mov	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	4413      	add	r3, r2
 8003346:	3306      	adds	r3, #6
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6812      	ldr	r2, [r2, #0]
 800334e:	4413      	add	r3, r2
 8003350:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003354:	881b      	ldrh	r3, [r3, #0]
 8003356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800335a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 800335c:	8bfb      	ldrh	r3, [r7, #30]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d072      	beq.n	8003448 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6959      	ldr	r1, [r3, #20]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	88da      	ldrh	r2, [r3, #6]
 800336e:	8bfb      	ldrh	r3, [r7, #30]
 8003370:	f002 fce3 	bl	8005d3a <USB_ReadPMA>
 8003374:	e068      	b.n	8003448 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	881b      	ldrh	r3, [r3, #0]
 8003386:	b29b      	uxth	r3, r3
 8003388:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d021      	beq.n	80033d4 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003398:	b29b      	uxth	r3, r3
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4413      	add	r3, r2
 80033a4:	3302      	adds	r3, #2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	6812      	ldr	r2, [r2, #0]
 80033ac:	4413      	add	r3, r2
 80033ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80033ba:	8bfb      	ldrh	r3, [r7, #30]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d02a      	beq.n	8003416 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6959      	ldr	r1, [r3, #20]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	891a      	ldrh	r2, [r3, #8]
 80033cc:	8bfb      	ldrh	r3, [r7, #30]
 80033ce:	f002 fcb4 	bl	8005d3a <USB_ReadPMA>
 80033d2:	e020      	b.n	8003416 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033dc:	b29b      	uxth	r3, r3
 80033de:	461a      	mov	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	4413      	add	r3, r2
 80033e8:	3306      	adds	r3, #6
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	4413      	add	r3, r2
 80033f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033fc:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80033fe:	8bfb      	ldrh	r3, [r7, #30]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6818      	ldr	r0, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6959      	ldr	r1, [r3, #20]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	895a      	ldrh	r2, [r3, #10]
 8003410:	8bfb      	ldrh	r3, [r7, #30]
 8003412:	f002 fc92 	bl	8005d3a <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	881b      	ldrh	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800342c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003430:	b29c      	uxth	r4, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	441a      	add	r2, r3
 8003440:	4b46      	ldr	r3, [pc, #280]	; (800355c <PCD_EP_ISR_Handler+0x530>)
 8003442:	4323      	orrs	r3, r4
 8003444:	b29b      	uxth	r3, r3
 8003446:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	69da      	ldr	r2, [r3, #28]
 800344c:	8bfb      	ldrh	r3, [r7, #30]
 800344e:	441a      	add	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	695a      	ldr	r2, [r3, #20]
 8003458:	8bfb      	ldrh	r3, [r7, #30]
 800345a:	441a      	add	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <PCD_EP_ISR_Handler+0x446>
 8003468:	8bfa      	ldrh	r2, [r7, #30]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	429a      	cmp	r2, r3
 8003470:	d206      	bcs.n	8003480 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f004 fa31 	bl	80078e0 <HAL_PCD_DataOutStageCallback>
 800347e:	e008      	b.n	8003492 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	7819      	ldrb	r1, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	695a      	ldr	r2, [r3, #20]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff fc9d 	bl	8002dcc <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003492:	8a7b      	ldrh	r3, [r7, #18]
 8003494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003498:	2b00      	cmp	r3, #0
 800349a:	d04f      	beq.n	800353c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800349c:	7d7b      	ldrb	r3, [r7, #21]
 800349e:	015b      	lsls	r3, r3, #5
 80034a0:	3328      	adds	r3, #40	; 0x28
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	7d7b      	ldrb	r3, [r7, #21]
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80034bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034c0:	b29c      	uxth	r4, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	461a      	mov	r2, r3
 80034c8:	7d7b      	ldrb	r3, [r7, #21]
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	441a      	add	r2, r3
 80034ce:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80034d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	4413      	add	r3, r2
 80034ee:	3302      	adds	r3, #2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	441a      	add	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d106      	bne.n	800352a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	4619      	mov	r1, r3
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f004 f9f4 	bl	8007910 <HAL_PCD_DataInStageCallback>
 8003528:	e008      	b.n	800353c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	7819      	ldrb	r1, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7ff fc96 	bl	8002e68 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003544:	b29b      	uxth	r3, r3
 8003546:	b21b      	sxth	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	f6ff ad74 	blt.w	8003036 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3724      	adds	r7, #36	; 0x24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd90      	pop	{r4, r7, pc}
 8003558:	ffff8080 	.word	0xffff8080
 800355c:	ffff80c0 	.word	0xffff80c0

08003560 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8003560:	b480      	push	{r7}
 8003562:	b087      	sub	sp, #28
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	607b      	str	r3, [r7, #4]
 800356a:	460b      	mov	r3, r1
 800356c:	817b      	strh	r3, [r7, #10]
 800356e:	4613      	mov	r3, r2
 8003570:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003572:	897b      	ldrh	r3, [r7, #10]
 8003574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003578:	b29b      	uxth	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800357e:	897b      	ldrh	r3, [r7, #10]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	015b      	lsls	r3, r3, #5
 8003586:	3328      	adds	r3, #40	; 0x28
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	e006      	b.n	800359e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003590:	897b      	ldrh	r3, [r7, #10]
 8003592:	015b      	lsls	r3, r3, #5
 8003594:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4413      	add	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800359e:	893b      	ldrh	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d107      	bne.n	80035b4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2200      	movs	r2, #0
 80035a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	80da      	strh	r2, [r3, #6]
 80035b2:	e00b      	b.n	80035cc <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	2201      	movs	r2, #1
 80035b8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	b29a      	uxth	r2, r3
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	0c1b      	lsrs	r3, r3, #16
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	371c      	adds	r7, #28
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr

080035d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e26c      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8087 	beq.w	8003706 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035f8:	4b92      	ldr	r3, [pc, #584]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b04      	cmp	r3, #4
 8003602:	d00c      	beq.n	800361e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003604:	4b8f      	ldr	r3, [pc, #572]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b08      	cmp	r3, #8
 800360e:	d112      	bne.n	8003636 <HAL_RCC_OscConfig+0x5e>
 8003610:	4b8c      	ldr	r3, [pc, #560]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800361c:	d10b      	bne.n	8003636 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800361e:	4b89      	ldr	r3, [pc, #548]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d06c      	beq.n	8003704 <HAL_RCC_OscConfig+0x12c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d168      	bne.n	8003704 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e246      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800363e:	d106      	bne.n	800364e <HAL_RCC_OscConfig+0x76>
 8003640:	4b80      	ldr	r3, [pc, #512]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a7f      	ldr	r2, [pc, #508]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	e02e      	b.n	80036ac <HAL_RCC_OscConfig+0xd4>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10c      	bne.n	8003670 <HAL_RCC_OscConfig+0x98>
 8003656:	4b7b      	ldr	r3, [pc, #492]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a7a      	ldr	r2, [pc, #488]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800365c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	4b78      	ldr	r3, [pc, #480]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a77      	ldr	r2, [pc, #476]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003668:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	e01d      	b.n	80036ac <HAL_RCC_OscConfig+0xd4>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003678:	d10c      	bne.n	8003694 <HAL_RCC_OscConfig+0xbc>
 800367a:	4b72      	ldr	r3, [pc, #456]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a71      	ldr	r2, [pc, #452]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	4b6f      	ldr	r3, [pc, #444]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a6e      	ldr	r2, [pc, #440]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800368c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	e00b      	b.n	80036ac <HAL_RCC_OscConfig+0xd4>
 8003694:	4b6b      	ldr	r3, [pc, #428]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a6a      	ldr	r2, [pc, #424]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800369a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b68      	ldr	r3, [pc, #416]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a67      	ldr	r2, [pc, #412]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80036a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d013      	beq.n	80036dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b4:	f7fd fa7e 	bl	8000bb4 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036bc:	f7fd fa7a 	bl	8000bb4 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b64      	cmp	r3, #100	; 0x64
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e1fa      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ce:	4b5d      	ldr	r3, [pc, #372]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0xe4>
 80036da:	e014      	b.n	8003706 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036dc:	f7fd fa6a 	bl	8000bb4 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e4:	f7fd fa66 	bl	8000bb4 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b64      	cmp	r3, #100	; 0x64
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e1e6      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f6:	4b53      	ldr	r3, [pc, #332]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x10c>
 8003702:	e000      	b.n	8003706 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d063      	beq.n	80037da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003712:	4b4c      	ldr	r3, [pc, #304]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f003 030c 	and.w	r3, r3, #12
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800371e:	4b49      	ldr	r3, [pc, #292]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	2b08      	cmp	r3, #8
 8003728:	d11c      	bne.n	8003764 <HAL_RCC_OscConfig+0x18c>
 800372a:	4b46      	ldr	r3, [pc, #280]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d116      	bne.n	8003764 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003736:	4b43      	ldr	r3, [pc, #268]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_RCC_OscConfig+0x176>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d001      	beq.n	800374e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e1ba      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374e:	4b3d      	ldr	r3, [pc, #244]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	00db      	lsls	r3, r3, #3
 800375c:	4939      	ldr	r1, [pc, #228]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800375e:	4313      	orrs	r3, r2
 8003760:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003762:	e03a      	b.n	80037da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d020      	beq.n	80037ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800376c:	4b36      	ldr	r3, [pc, #216]	; (8003848 <HAL_RCC_OscConfig+0x270>)
 800376e:	2201      	movs	r2, #1
 8003770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003772:	f7fd fa1f 	bl	8000bb4 <HAL_GetTick>
 8003776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003778:	e008      	b.n	800378c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800377a:	f7fd fa1b 	bl	8000bb4 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e19b      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800378c:	4b2d      	ldr	r3, [pc, #180]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0f0      	beq.n	800377a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003798:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	4927      	ldr	r1, [pc, #156]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	600b      	str	r3, [r1, #0]
 80037ac:	e015      	b.n	80037da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ae:	4b26      	ldr	r3, [pc, #152]	; (8003848 <HAL_RCC_OscConfig+0x270>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b4:	f7fd f9fe 	bl	8000bb4 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037bc:	f7fd f9fa 	bl	8000bb4 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e17a      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ce:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f0      	bne.n	80037bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d03a      	beq.n	800385c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d019      	beq.n	8003822 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ee:	4b17      	ldr	r3, [pc, #92]	; (800384c <HAL_RCC_OscConfig+0x274>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f4:	f7fd f9de 	bl	8000bb4 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037fc:	f7fd f9da 	bl	8000bb4 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e15a      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800380e:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <HAL_RCC_OscConfig+0x26c>)
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d0f0      	beq.n	80037fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800381a:	2001      	movs	r0, #1
 800381c:	f000 fac6 	bl	8003dac <RCC_Delay>
 8003820:	e01c      	b.n	800385c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003822:	4b0a      	ldr	r3, [pc, #40]	; (800384c <HAL_RCC_OscConfig+0x274>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003828:	f7fd f9c4 	bl	8000bb4 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800382e:	e00f      	b.n	8003850 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003830:	f7fd f9c0 	bl	8000bb4 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d908      	bls.n	8003850 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e140      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
 8003842:	bf00      	nop
 8003844:	40021000 	.word	0x40021000
 8003848:	42420000 	.word	0x42420000
 800384c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003850:	4b9e      	ldr	r3, [pc, #632]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1e9      	bne.n	8003830 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 80a6 	beq.w	80039b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800386a:	2300      	movs	r3, #0
 800386c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800386e:	4b97      	ldr	r3, [pc, #604]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10d      	bne.n	8003896 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800387a:	4b94      	ldr	r3, [pc, #592]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	4a93      	ldr	r2, [pc, #588]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003884:	61d3      	str	r3, [r2, #28]
 8003886:	4b91      	ldr	r3, [pc, #580]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800388e:	60bb      	str	r3, [r7, #8]
 8003890:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003892:	2301      	movs	r3, #1
 8003894:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003896:	4b8e      	ldr	r3, [pc, #568]	; (8003ad0 <HAL_RCC_OscConfig+0x4f8>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d118      	bne.n	80038d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038a2:	4b8b      	ldr	r3, [pc, #556]	; (8003ad0 <HAL_RCC_OscConfig+0x4f8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a8a      	ldr	r2, [pc, #552]	; (8003ad0 <HAL_RCC_OscConfig+0x4f8>)
 80038a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ae:	f7fd f981 	bl	8000bb4 <HAL_GetTick>
 80038b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b4:	e008      	b.n	80038c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b6:	f7fd f97d 	bl	8000bb4 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b64      	cmp	r3, #100	; 0x64
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e0fd      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c8:	4b81      	ldr	r3, [pc, #516]	; (8003ad0 <HAL_RCC_OscConfig+0x4f8>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0f0      	beq.n	80038b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d106      	bne.n	80038ea <HAL_RCC_OscConfig+0x312>
 80038dc:	4b7b      	ldr	r3, [pc, #492]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	4a7a      	ldr	r2, [pc, #488]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	6213      	str	r3, [r2, #32]
 80038e8:	e02d      	b.n	8003946 <HAL_RCC_OscConfig+0x36e>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10c      	bne.n	800390c <HAL_RCC_OscConfig+0x334>
 80038f2:	4b76      	ldr	r3, [pc, #472]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	4a75      	ldr	r2, [pc, #468]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80038f8:	f023 0301 	bic.w	r3, r3, #1
 80038fc:	6213      	str	r3, [r2, #32]
 80038fe:	4b73      	ldr	r3, [pc, #460]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	4a72      	ldr	r2, [pc, #456]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003904:	f023 0304 	bic.w	r3, r3, #4
 8003908:	6213      	str	r3, [r2, #32]
 800390a:	e01c      	b.n	8003946 <HAL_RCC_OscConfig+0x36e>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	2b05      	cmp	r3, #5
 8003912:	d10c      	bne.n	800392e <HAL_RCC_OscConfig+0x356>
 8003914:	4b6d      	ldr	r3, [pc, #436]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	4a6c      	ldr	r2, [pc, #432]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 800391a:	f043 0304 	orr.w	r3, r3, #4
 800391e:	6213      	str	r3, [r2, #32]
 8003920:	4b6a      	ldr	r3, [pc, #424]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	4a69      	ldr	r2, [pc, #420]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003926:	f043 0301 	orr.w	r3, r3, #1
 800392a:	6213      	str	r3, [r2, #32]
 800392c:	e00b      	b.n	8003946 <HAL_RCC_OscConfig+0x36e>
 800392e:	4b67      	ldr	r3, [pc, #412]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	4a66      	ldr	r2, [pc, #408]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003934:	f023 0301 	bic.w	r3, r3, #1
 8003938:	6213      	str	r3, [r2, #32]
 800393a:	4b64      	ldr	r3, [pc, #400]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	4a63      	ldr	r2, [pc, #396]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003940:	f023 0304 	bic.w	r3, r3, #4
 8003944:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d015      	beq.n	800397a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800394e:	f7fd f931 	bl	8000bb4 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003954:	e00a      	b.n	800396c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f7fd f92d 	bl	8000bb4 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f241 3288 	movw	r2, #5000	; 0x1388
 8003964:	4293      	cmp	r3, r2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e0ab      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800396c:	4b57      	ldr	r3, [pc, #348]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0ee      	beq.n	8003956 <HAL_RCC_OscConfig+0x37e>
 8003978:	e014      	b.n	80039a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800397a:	f7fd f91b 	bl	8000bb4 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003980:	e00a      	b.n	8003998 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003982:	f7fd f917 	bl	8000bb4 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003990:	4293      	cmp	r3, r2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e095      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003998:	4b4c      	ldr	r3, [pc, #304]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1ee      	bne.n	8003982 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d105      	bne.n	80039b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039aa:	4b48      	ldr	r3, [pc, #288]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	4a47      	ldr	r2, [pc, #284]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80039b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 8081 	beq.w	8003ac2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039c0:	4b42      	ldr	r3, [pc, #264]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 030c 	and.w	r3, r3, #12
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d061      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d146      	bne.n	8003a62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d4:	4b3f      	ldr	r3, [pc, #252]	; (8003ad4 <HAL_RCC_OscConfig+0x4fc>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fd f8eb 	bl	8000bb4 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fd f8e7 	bl	8000bb4 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e067      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039f4:	4b35      	ldr	r3, [pc, #212]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f0      	bne.n	80039e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a08:	d108      	bne.n	8003a1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a0a:	4b30      	ldr	r3, [pc, #192]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	492d      	ldr	r1, [pc, #180]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a1c:	4b2b      	ldr	r3, [pc, #172]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a19      	ldr	r1, [r3, #32]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	4927      	ldr	r1, [pc, #156]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a34:	4b27      	ldr	r3, [pc, #156]	; (8003ad4 <HAL_RCC_OscConfig+0x4fc>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3a:	f7fd f8bb 	bl	8000bb4 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a42:	f7fd f8b7 	bl	8000bb4 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e037      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a54:	4b1d      	ldr	r3, [pc, #116]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x46a>
 8003a60:	e02f      	b.n	8003ac2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <HAL_RCC_OscConfig+0x4fc>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fd f8a4 	bl	8000bb4 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fd f8a0 	bl	8000bb4 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e020      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a82:	4b12      	ldr	r3, [pc, #72]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x498>
 8003a8e:	e018      	b.n	8003ac2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e013      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	; (8003acc <HAL_RCC_OscConfig+0x4f4>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d106      	bne.n	8003abe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d001      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	40007000 	.word	0x40007000
 8003ad4:	42420060 	.word	0x42420060

08003ad8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0d0      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aec:	4b6a      	ldr	r3, [pc, #424]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d910      	bls.n	8003b1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003afa:	4b67      	ldr	r3, [pc, #412]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f023 0207 	bic.w	r2, r3, #7
 8003b02:	4965      	ldr	r1, [pc, #404]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b0a:	4b63      	ldr	r3, [pc, #396]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0b8      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d020      	beq.n	8003b6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b34:	4b59      	ldr	r3, [pc, #356]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	4a58      	ldr	r2, [pc, #352]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b4c:	4b53      	ldr	r3, [pc, #332]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4a52      	ldr	r2, [pc, #328]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b52:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b58:	4b50      	ldr	r3, [pc, #320]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	494d      	ldr	r1, [pc, #308]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d040      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d107      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b7e:	4b47      	ldr	r3, [pc, #284]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d115      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e07f      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d107      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b96:	4b41      	ldr	r3, [pc, #260]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d109      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e073      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba6:	4b3d      	ldr	r3, [pc, #244]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e06b      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bb6:	4b39      	ldr	r3, [pc, #228]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f023 0203 	bic.w	r2, r3, #3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4936      	ldr	r1, [pc, #216]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bc8:	f7fc fff4 	bl	8000bb4 <HAL_GetTick>
 8003bcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bce:	e00a      	b.n	8003be6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bd0:	f7fc fff0 	bl	8000bb4 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e053      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003be6:	4b2d      	ldr	r3, [pc, #180]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f003 020c 	and.w	r2, r3, #12
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d1eb      	bne.n	8003bd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bf8:	4b27      	ldr	r3, [pc, #156]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d210      	bcs.n	8003c28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c06:	4b24      	ldr	r3, [pc, #144]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 0207 	bic.w	r2, r3, #7
 8003c0e:	4922      	ldr	r1, [pc, #136]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c16:	4b20      	ldr	r3, [pc, #128]	; (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d001      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e032      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c34:	4b19      	ldr	r3, [pc, #100]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	4916      	ldr	r1, [pc, #88]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d009      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c52:	4b12      	ldr	r3, [pc, #72]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	490e      	ldr	r1, [pc, #56]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c66:	f000 f821 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 8003c6a:	4601      	mov	r1, r0
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	4a0a      	ldr	r2, [pc, #40]	; (8003ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c78:	5cd3      	ldrb	r3, [r2, r3]
 8003c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8003c7e:	4a09      	ldr	r2, [pc, #36]	; (8003ca4 <HAL_RCC_ClockConfig+0x1cc>)
 8003c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c82:	4b09      	ldr	r3, [pc, #36]	; (8003ca8 <HAL_RCC_ClockConfig+0x1d0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc ff52 	bl	8000b30 <HAL_InitTick>

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40022000 	.word	0x40022000
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	080086f4 	.word	0x080086f4
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	20000004 	.word	0x20000004

08003cac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cac:	b490      	push	{r4, r7}
 8003cae:	b08a      	sub	sp, #40	; 0x28
 8003cb0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003cb2:	4b2a      	ldr	r3, [pc, #168]	; (8003d5c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003cb4:	1d3c      	adds	r4, r7, #4
 8003cb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003cbc:	4b28      	ldr	r3, [pc, #160]	; (8003d60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	2300      	movs	r3, #0
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cce:	2300      	movs	r3, #0
 8003cd0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003cd6:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d002      	beq.n	8003cec <HAL_RCC_GetSysClockFreq+0x40>
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d003      	beq.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x46>
 8003cea:	e02d      	b.n	8003d48 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cec:	4b1e      	ldr	r3, [pc, #120]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003cee:	623b      	str	r3, [r7, #32]
      break;
 8003cf0:	e02d      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	0c9b      	lsrs	r3, r3, #18
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003cfe:	4413      	add	r3, r2
 8003d00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d04:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d013      	beq.n	8003d38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d10:	4b14      	ldr	r3, [pc, #80]	; (8003d64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	0c5b      	lsrs	r3, r3, #17
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d1e:	4413      	add	r3, r2
 8003d20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	4a0f      	ldr	r2, [pc, #60]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d2a:	fb02 f203 	mul.w	r2, r2, r3
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
 8003d36:	e004      	b.n	8003d42 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	4a0c      	ldr	r2, [pc, #48]	; (8003d6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d3c:	fb02 f303 	mul.w	r3, r2, r3
 8003d40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d44:	623b      	str	r3, [r7, #32]
      break;
 8003d46:	e002      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d48:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d4a:	623b      	str	r3, [r7, #32]
      break;
 8003d4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3728      	adds	r7, #40	; 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc90      	pop	{r4, r7}
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	08008698 	.word	0x08008698
 8003d60:	080086a8 	.word	0x080086a8
 8003d64:	40021000 	.word	0x40021000
 8003d68:	007a1200 	.word	0x007a1200
 8003d6c:	003d0900 	.word	0x003d0900

08003d70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d74:	4b02      	ldr	r3, [pc, #8]	; (8003d80 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d76:	681b      	ldr	r3, [r3, #0]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr
 8003d80:	20000000 	.word	0x20000000

08003d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d88:	f7ff fff2 	bl	8003d70 <HAL_RCC_GetHCLKFreq>
 8003d8c:	4601      	mov	r1, r0
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	0a1b      	lsrs	r3, r3, #8
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	4a03      	ldr	r2, [pc, #12]	; (8003da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d9a:	5cd3      	ldrb	r3, [r2, r3]
 8003d9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40021000 	.word	0x40021000
 8003da8:	08008704 	.word	0x08008704

08003dac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003db4:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <RCC_Delay+0x34>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <RCC_Delay+0x38>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	0a5b      	lsrs	r3, r3, #9
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	fb02 f303 	mul.w	r3, r2, r3
 8003dc6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dc8:	bf00      	nop
  }
  while (Delay --);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	60fa      	str	r2, [r7, #12]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1f9      	bne.n	8003dc8 <RCC_Delay+0x1c>
}
 8003dd4:	bf00      	nop
 8003dd6:	3714      	adds	r7, #20
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bc80      	pop	{r7}
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	20000000 	.word	0x20000000
 8003de4:	10624dd3 	.word	0x10624dd3

08003de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d07d      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003e04:	2300      	movs	r3, #0
 8003e06:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e08:	4b4f      	ldr	r3, [pc, #316]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10d      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e14:	4b4c      	ldr	r3, [pc, #304]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	4a4b      	ldr	r2, [pc, #300]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	61d3      	str	r3, [r2, #28]
 8003e20:	4b49      	ldr	r3, [pc, #292]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	4b46      	ldr	r3, [pc, #280]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d118      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e3c:	4b43      	ldr	r3, [pc, #268]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a42      	ldr	r2, [pc, #264]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e48:	f7fc feb4 	bl	8000bb4 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4e:	e008      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e50:	f7fc feb0 	bl	8000bb4 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b64      	cmp	r3, #100	; 0x64
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e06d      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e62:	4b3a      	ldr	r3, [pc, #232]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e6e:	4b36      	ldr	r3, [pc, #216]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e76:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d02e      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d027      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e96:	4b2e      	ldr	r3, [pc, #184]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e9c:	4b2c      	ldr	r3, [pc, #176]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ea2:	4a29      	ldr	r2, [pc, #164]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d014      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb2:	f7fc fe7f 	bl	8000bb4 <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb8:	e00a      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eba:	f7fc fe7b 	bl	8000bb4 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e036      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed0:	4b1d      	ldr	r3, [pc, #116]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0ee      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4917      	ldr	r1, [pc, #92]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003eee:	7dfb      	ldrb	r3, [r7, #23]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d105      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef4:	4b14      	ldr	r3, [pc, #80]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003efe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d008      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	490b      	ldr	r1, [pc, #44]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0310 	and.w	r3, r3, #16
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f2a:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4904      	ldr	r1, [pc, #16]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40007000 	.word	0x40007000
 8003f50:	42420440 	.word	0x42420440

08003f54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e01d      	b.n	8003fa2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fc fc6a 	bl	8000854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	4619      	mov	r1, r3
 8003f92:	4610      	mov	r0, r2
 8003f94:	f000 faf0 	bl	8004578 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b082      	sub	sp, #8
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e01d      	b.n	8003ff8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d106      	bne.n	8003fd6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f815 	bl	8004000 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f000 fac5 	bl	8004578 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b02      	cmp	r3, #2
 8004026:	d122      	bne.n	800406e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b02      	cmp	r3, #2
 8004034:	d11b      	bne.n	800406e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f06f 0202 	mvn.w	r2, #2
 800403e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	f003 0303 	and.w	r3, r3, #3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fa74 	bl	8004542 <HAL_TIM_IC_CaptureCallback>
 800405a:	e005      	b.n	8004068 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 fa67 	bl	8004530 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa76 	bl	8004554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b04      	cmp	r3, #4
 800407a:	d122      	bne.n	80040c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d11b      	bne.n	80040c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f06f 0204 	mvn.w	r2, #4
 8004092:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2202      	movs	r2, #2
 8004098:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fa4a 	bl	8004542 <HAL_TIM_IC_CaptureCallback>
 80040ae:	e005      	b.n	80040bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fa3d 	bl	8004530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fa4c 	bl	8004554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	d122      	bne.n	8004116 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d11b      	bne.n	8004116 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f06f 0208 	mvn.w	r2, #8
 80040e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2204      	movs	r2, #4
 80040ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	f003 0303 	and.w	r3, r3, #3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 fa20 	bl	8004542 <HAL_TIM_IC_CaptureCallback>
 8004102:	e005      	b.n	8004110 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fa13 	bl	8004530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fa22 	bl	8004554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	f003 0310 	and.w	r3, r3, #16
 8004120:	2b10      	cmp	r3, #16
 8004122:	d122      	bne.n	800416a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f003 0310 	and.w	r3, r3, #16
 800412e:	2b10      	cmp	r3, #16
 8004130:	d11b      	bne.n	800416a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f06f 0210 	mvn.w	r2, #16
 800413a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2208      	movs	r2, #8
 8004140:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f9f6 	bl	8004542 <HAL_TIM_IC_CaptureCallback>
 8004156:	e005      	b.n	8004164 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f9e9 	bl	8004530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f9f8 	bl	8004554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b01      	cmp	r3, #1
 8004176:	d10e      	bne.n	8004196 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b01      	cmp	r3, #1
 8004184:	d107      	bne.n	8004196 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f06f 0201 	mvn.w	r2, #1
 800418e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f9c4 	bl	800451e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a0:	2b80      	cmp	r3, #128	; 0x80
 80041a2:	d10e      	bne.n	80041c2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ae:	2b80      	cmp	r3, #128	; 0x80
 80041b0:	d107      	bne.n	80041c2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 fca8 	bl	8004b12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041cc:	2b40      	cmp	r3, #64	; 0x40
 80041ce:	d10e      	bne.n	80041ee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d107      	bne.n	80041ee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 f9bc 	bl	8004566 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d10e      	bne.n	800421a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f003 0320 	and.w	r3, r3, #32
 8004206:	2b20      	cmp	r3, #32
 8004208:	d107      	bne.n	800421a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f06f 0220 	mvn.w	r2, #32
 8004212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fc73 	bl	8004b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800421a:	bf00      	nop
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800423a:	2302      	movs	r3, #2
 800423c:	e0b4      	b.n	80043a8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2202      	movs	r2, #2
 800424a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b0c      	cmp	r3, #12
 8004252:	f200 809f 	bhi.w	8004394 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004256:	a201      	add	r2, pc, #4	; (adr r2, 800425c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425c:	08004291 	.word	0x08004291
 8004260:	08004395 	.word	0x08004395
 8004264:	08004395 	.word	0x08004395
 8004268:	08004395 	.word	0x08004395
 800426c:	080042d1 	.word	0x080042d1
 8004270:	08004395 	.word	0x08004395
 8004274:	08004395 	.word	0x08004395
 8004278:	08004395 	.word	0x08004395
 800427c:	08004313 	.word	0x08004313
 8004280:	08004395 	.word	0x08004395
 8004284:	08004395 	.word	0x08004395
 8004288:	08004395 	.word	0x08004395
 800428c:	08004353 	.word	0x08004353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	4618      	mov	r0, r3
 8004298:	f000 f9d0 	bl	800463c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699a      	ldr	r2, [r3, #24]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0208 	orr.w	r2, r2, #8
 80042aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0204 	bic.w	r2, r2, #4
 80042ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6999      	ldr	r1, [r3, #24]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	619a      	str	r2, [r3, #24]
      break;
 80042ce:	e062      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68b9      	ldr	r1, [r7, #8]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 fa16 	bl	8004708 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699a      	ldr	r2, [r3, #24]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6999      	ldr	r1, [r3, #24]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	021a      	lsls	r2, r3, #8
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	430a      	orrs	r2, r1
 800430e:	619a      	str	r2, [r3, #24]
      break;
 8004310:	e041      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68b9      	ldr	r1, [r7, #8]
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fa5f 	bl	80047dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69da      	ldr	r2, [r3, #28]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0208 	orr.w	r2, r2, #8
 800432c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0204 	bic.w	r2, r2, #4
 800433c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	69d9      	ldr	r1, [r3, #28]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	61da      	str	r2, [r3, #28]
      break;
 8004350:	e021      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68b9      	ldr	r1, [r7, #8]
 8004358:	4618      	mov	r0, r3
 800435a:	f000 faa9 	bl	80048b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800436c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	69da      	ldr	r2, [r3, #28]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	69d9      	ldr	r1, [r3, #28]
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	021a      	lsls	r2, r3, #8
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	61da      	str	r2, [r3, #28]
      break;
 8004392:	e000      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004394:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_TIM_ConfigClockSource+0x18>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e0a6      	b.n	8004516 <HAL_TIM_ConfigClockSource+0x166>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b40      	cmp	r3, #64	; 0x40
 80043fe:	d067      	beq.n	80044d0 <HAL_TIM_ConfigClockSource+0x120>
 8004400:	2b40      	cmp	r3, #64	; 0x40
 8004402:	d80b      	bhi.n	800441c <HAL_TIM_ConfigClockSource+0x6c>
 8004404:	2b10      	cmp	r3, #16
 8004406:	d073      	beq.n	80044f0 <HAL_TIM_ConfigClockSource+0x140>
 8004408:	2b10      	cmp	r3, #16
 800440a:	d802      	bhi.n	8004412 <HAL_TIM_ConfigClockSource+0x62>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d06f      	beq.n	80044f0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004410:	e078      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004412:	2b20      	cmp	r3, #32
 8004414:	d06c      	beq.n	80044f0 <HAL_TIM_ConfigClockSource+0x140>
 8004416:	2b30      	cmp	r3, #48	; 0x30
 8004418:	d06a      	beq.n	80044f0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800441a:	e073      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800441c:	2b70      	cmp	r3, #112	; 0x70
 800441e:	d00d      	beq.n	800443c <HAL_TIM_ConfigClockSource+0x8c>
 8004420:	2b70      	cmp	r3, #112	; 0x70
 8004422:	d804      	bhi.n	800442e <HAL_TIM_ConfigClockSource+0x7e>
 8004424:	2b50      	cmp	r3, #80	; 0x50
 8004426:	d033      	beq.n	8004490 <HAL_TIM_ConfigClockSource+0xe0>
 8004428:	2b60      	cmp	r3, #96	; 0x60
 800442a:	d041      	beq.n	80044b0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800442c:	e06a      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800442e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004432:	d066      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x152>
 8004434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004438:	d017      	beq.n	800446a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800443a:	e063      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6818      	ldr	r0, [r3, #0]
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6899      	ldr	r1, [r3, #8]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f000 faf5 	bl	8004a3a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800445e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	609a      	str	r2, [r3, #8]
      break;
 8004468:	e04c      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6818      	ldr	r0, [r3, #0]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	6899      	ldr	r1, [r3, #8]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f000 fade 	bl	8004a3a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800448c:	609a      	str	r2, [r3, #8]
      break;
 800448e:	e039      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	6859      	ldr	r1, [r3, #4]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	461a      	mov	r2, r3
 800449e:	f000 fa55 	bl	800494c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2150      	movs	r1, #80	; 0x50
 80044a8:	4618      	mov	r0, r3
 80044aa:	f000 faac 	bl	8004a06 <TIM_ITRx_SetConfig>
      break;
 80044ae:	e029      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	6859      	ldr	r1, [r3, #4]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	461a      	mov	r2, r3
 80044be:	f000 fa73 	bl	80049a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2160      	movs	r1, #96	; 0x60
 80044c8:	4618      	mov	r0, r3
 80044ca:	f000 fa9c 	bl	8004a06 <TIM_ITRx_SetConfig>
      break;
 80044ce:	e019      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6818      	ldr	r0, [r3, #0]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	6859      	ldr	r1, [r3, #4]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	461a      	mov	r2, r3
 80044de:	f000 fa35 	bl	800494c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2140      	movs	r1, #64	; 0x40
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 fa8c 	bl	8004a06 <TIM_ITRx_SetConfig>
      break;
 80044ee:	e009      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4619      	mov	r1, r3
 80044fa:	4610      	mov	r0, r2
 80044fc:	f000 fa83 	bl	8004a06 <TIM_ITRx_SetConfig>
      break;
 8004500:	e000      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004542:	b480      	push	{r7}
 8004544:	b083      	sub	sp, #12
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr

08004554 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr

08004566 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr

08004578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a29      	ldr	r2, [pc, #164]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d00b      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004596:	d007      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a26      	ldr	r2, [pc, #152]	; (8004634 <TIM_Base_SetConfig+0xbc>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d003      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a25      	ldr	r2, [pc, #148]	; (8004638 <TIM_Base_SetConfig+0xc0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d108      	bne.n	80045ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a1c      	ldr	r2, [pc, #112]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d00b      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c8:	d007      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a19      	ldr	r2, [pc, #100]	; (8004634 <TIM_Base_SetConfig+0xbc>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d003      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a18      	ldr	r2, [pc, #96]	; (8004638 <TIM_Base_SetConfig+0xc0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d108      	bne.n	80045ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a07      	ldr	r2, [pc, #28]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d103      	bne.n	8004620 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	691a      	ldr	r2, [r3, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	615a      	str	r2, [r3, #20]
}
 8004626:	bf00      	nop
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800

0800463c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	f023 0201 	bic.w	r2, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a1b      	ldr	r3, [r3, #32]
 8004656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0303 	bic.w	r3, r3, #3
 8004672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f023 0302 	bic.w	r3, r3, #2
 8004684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a1c      	ldr	r2, [pc, #112]	; (8004704 <TIM_OC1_SetConfig+0xc8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d10c      	bne.n	80046b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0308 	bic.w	r3, r3, #8
 800469e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f023 0304 	bic.w	r3, r3, #4
 80046b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a13      	ldr	r2, [pc, #76]	; (8004704 <TIM_OC1_SetConfig+0xc8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d111      	bne.n	80046de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	621a      	str	r2, [r3, #32]
}
 80046f8:	bf00      	nop
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40012c00 	.word	0x40012c00

08004708 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004708:	b480      	push	{r7}
 800470a:	b087      	sub	sp, #28
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	f023 0210 	bic.w	r2, r3, #16
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	021b      	lsls	r3, r3, #8
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4313      	orrs	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f023 0320 	bic.w	r3, r3, #32
 8004752:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	011b      	lsls	r3, r3, #4
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <TIM_OC2_SetConfig+0xd0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d10d      	bne.n	8004784 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004782:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <TIM_OC2_SetConfig+0xd0>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d113      	bne.n	80047b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004792:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800479a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr
 80047d8:	40012c00 	.word	0x40012c00

080047dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800480a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0303 	bic.w	r3, r3, #3
 8004812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	021b      	lsls	r3, r3, #8
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a1d      	ldr	r2, [pc, #116]	; (80048ac <TIM_OC3_SetConfig+0xd0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d10d      	bne.n	8004856 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a14      	ldr	r2, [pc, #80]	; (80048ac <TIM_OC3_SetConfig+0xd0>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d113      	bne.n	8004886 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800486c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	011b      	lsls	r3, r3, #4
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	621a      	str	r2, [r3, #32]
}
 80048a0:	bf00      	nop
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40012c00 	.word	0x40012c00

080048b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	031b      	lsls	r3, r3, #12
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a0f      	ldr	r2, [pc, #60]	; (8004948 <TIM_OC4_SetConfig+0x98>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d109      	bne.n	8004924 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004916:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	019b      	lsls	r3, r3, #6
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	621a      	str	r2, [r3, #32]
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr
 8004948:	40012c00 	.word	0x40012c00

0800494c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f023 0201 	bic.w	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	4313      	orrs	r3, r2
 8004980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f023 030a 	bic.w	r3, r3, #10
 8004988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	4313      	orrs	r3, r2
 8004990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	621a      	str	r2, [r3, #32]
}
 800499e:	bf00      	nop
 80049a0:	371c      	adds	r7, #28
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr

080049a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b087      	sub	sp, #28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f023 0210 	bic.w	r2, r3, #16
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	031b      	lsls	r3, r3, #12
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	4313      	orrs	r3, r2
 80049dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr

08004a06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b085      	sub	sp, #20
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f043 0307 	orr.w	r3, r3, #7
 8004a28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	609a      	str	r2, [r3, #8]
}
 8004a30:	bf00      	nop
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr

08004a3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b087      	sub	sp, #28
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	60f8      	str	r0, [r7, #12]
 8004a42:	60b9      	str	r1, [r7, #8]
 8004a44:	607a      	str	r2, [r7, #4]
 8004a46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	021a      	lsls	r2, r3, #8
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	609a      	str	r2, [r3, #8]
}
 8004a6e:	bf00      	nop
 8004a70:	371c      	adds	r7, #28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr

08004a78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e032      	b.n	8004af6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ac8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bc80      	pop	{r7}
 8004b10:	4770      	bx	lr

08004b12 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b083      	sub	sp, #12
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b24:	b084      	sub	sp, #16
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	f107 0014 	add.w	r0, r7, #20
 8004b32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	b004      	add	sp, #16
 8004b42:	4770      	bx	lr

08004b44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b4c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b50:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	89fb      	ldrh	r3, [r7, #14]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bc80      	pop	{r7}
 8004b70:	4770      	bx	lr

08004b72 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b085      	sub	sp, #20
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b7a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b7e:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	b21a      	sxth	r2, r3
 8004b8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	b21b      	sxth	r3, r3
 8004b92:	4013      	ands	r3, r2
 8004b94:	b21b      	sxth	r3, r3
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bc80      	pop	{r7}
 8004bc0:	4770      	bx	lr

08004bc2 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	f107 0014 	add.w	r0, r7, #20
 8004bd0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f7ff ffa5 	bl	8004b44 <USB_EnableGlobalInt>

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c06:	b004      	add	sp, #16
 8004c08:	4770      	bx	lr
	...

08004c0c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c0c:	b490      	push	{r4, r7}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c16:	2300      	movs	r3, #0
 8004c18:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	881b      	ldrh	r3, [r3, #0]
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c30:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	78db      	ldrb	r3, [r3, #3]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d819      	bhi.n	8004c6e <USB_ActivateEndpoint+0x62>
 8004c3a:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <USB_ActivateEndpoint+0x34>)
 8004c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c40:	08004c51 	.word	0x08004c51
 8004c44:	08004c65 	.word	0x08004c65
 8004c48:	08004c75 	.word	0x08004c75
 8004c4c:	08004c5b 	.word	0x08004c5b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004c50:	89bb      	ldrh	r3, [r7, #12]
 8004c52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c56:	81bb      	strh	r3, [r7, #12]
      break;
 8004c58:	e00d      	b.n	8004c76 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004c5a:	89bb      	ldrh	r3, [r7, #12]
 8004c5c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004c60:	81bb      	strh	r3, [r7, #12]
      break;
 8004c62:	e008      	b.n	8004c76 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004c64:	89bb      	ldrh	r3, [r7, #12]
 8004c66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c6a:	81bb      	strh	r3, [r7, #12]
      break;
 8004c6c:	e003      	b.n	8004c76 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
      break;
 8004c72:	e000      	b.n	8004c76 <USB_ActivateEndpoint+0x6a>
      break;
 8004c74:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	441a      	add	r2, r3
 8004c80:	89bb      	ldrh	r3, [r7, #12]
 8004c82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	881b      	ldrh	r3, [r3, #0]
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	b29c      	uxth	r4, r3
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	441a      	add	r2, r3
 8004cc2:	4b8a      	ldr	r3, [pc, #552]	; (8004eec <USB_ActivateEndpoint+0x2e0>)
 8004cc4:	4323      	orrs	r3, r4
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	7b1b      	ldrb	r3, [r3, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f040 8112 	bne.w	8004ef8 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	785b      	ldrb	r3, [r3, #1]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d067      	beq.n	8004dac <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004cdc:	687c      	ldr	r4, [r7, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	441c      	add	r4, r3
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	4423      	add	r3, r4
 8004cf0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cf4:	461c      	mov	r4, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	88db      	ldrh	r3, [r3, #6]
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	b29c      	uxth	r4, r3
 8004d12:	4623      	mov	r3, r4
 8004d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d014      	beq.n	8004d46 <USB_ActivateEndpoint+0x13a>
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d32:	b29c      	uxth	r4, r3
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	441a      	add	r2, r3
 8004d3e:	4b6c      	ldr	r3, [pc, #432]	; (8004ef0 <USB_ActivateEndpoint+0x2e4>)
 8004d40:	4323      	orrs	r3, r4
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	78db      	ldrb	r3, [r3, #3]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d018      	beq.n	8004d80 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d64:	b29c      	uxth	r4, r3
 8004d66:	f084 0320 	eor.w	r3, r4, #32
 8004d6a:	b29c      	uxth	r4, r3
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	441a      	add	r2, r3
 8004d76:	4b5d      	ldr	r3, [pc, #372]	; (8004eec <USB_ActivateEndpoint+0x2e0>)
 8004d78:	4323      	orrs	r3, r4
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	8013      	strh	r3, [r2, #0]
 8004d7e:	e22b      	b.n	80051d8 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	4413      	add	r3, r2
 8004d8a:	881b      	ldrh	r3, [r3, #0]
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d96:	b29c      	uxth	r4, r3
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	441a      	add	r2, r3
 8004da2:	4b52      	ldr	r3, [pc, #328]	; (8004eec <USB_ActivateEndpoint+0x2e0>)
 8004da4:	4323      	orrs	r3, r4
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	8013      	strh	r3, [r2, #0]
 8004daa:	e215      	b.n	80051d8 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004dac:	687c      	ldr	r4, [r7, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	441c      	add	r4, r3
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	4423      	add	r3, r4
 8004dc0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004dc4:	461c      	mov	r4, r3
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	88db      	ldrh	r3, [r3, #6]
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004dd4:	687c      	ldr	r4, [r7, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	441c      	add	r4, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	4423      	add	r3, r4
 8004de8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004dec:	461c      	mov	r4, r3
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10e      	bne.n	8004e14 <USB_ActivateEndpoint+0x208>
 8004df6:	8823      	ldrh	r3, [r4, #0]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	8023      	strh	r3, [r4, #0]
 8004e02:	8823      	ldrh	r3, [r4, #0]
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	8023      	strh	r3, [r4, #0]
 8004e12:	e02d      	b.n	8004e70 <USB_ActivateEndpoint+0x264>
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	2b3e      	cmp	r3, #62	; 0x3e
 8004e1a:	d812      	bhi.n	8004e42 <USB_ActivateEndpoint+0x236>
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <USB_ActivateEndpoint+0x22a>
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	3301      	adds	r3, #1
 8004e34:	60bb      	str	r3, [r7, #8]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	029b      	lsls	r3, r3, #10
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	8023      	strh	r3, [r4, #0]
 8004e40:	e016      	b.n	8004e70 <USB_ActivateEndpoint+0x264>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	60bb      	str	r3, [r7, #8]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	f003 031f 	and.w	r3, r3, #31
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d102      	bne.n	8004e5c <USB_ActivateEndpoint+0x250>
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	60bb      	str	r3, [r7, #8]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	029b      	lsls	r3, r3, #10
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	881b      	ldrh	r3, [r3, #0]
 8004e7c:	b29c      	uxth	r4, r3
 8004e7e:	4623      	mov	r3, r4
 8004e80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d014      	beq.n	8004eb2 <USB_ActivateEndpoint+0x2a6>
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4413      	add	r3, r2
 8004e92:	881b      	ldrh	r3, [r3, #0]
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e9e:	b29c      	uxth	r4, r3
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	441a      	add	r2, r3
 8004eaa:	4b12      	ldr	r3, [pc, #72]	; (8004ef4 <USB_ActivateEndpoint+0x2e8>)
 8004eac:	4323      	orrs	r3, r4
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	4413      	add	r3, r2
 8004ebc:	881b      	ldrh	r3, [r3, #0]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec8:	b29c      	uxth	r4, r3
 8004eca:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004ece:	b29c      	uxth	r4, r3
 8004ed0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004ed4:	b29c      	uxth	r4, r3
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	441a      	add	r2, r3
 8004ee0:	4b02      	ldr	r3, [pc, #8]	; (8004eec <USB_ActivateEndpoint+0x2e0>)
 8004ee2:	4323      	orrs	r3, r4
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	8013      	strh	r3, [r2, #0]
 8004ee8:	e176      	b.n	80051d8 <USB_ActivateEndpoint+0x5cc>
 8004eea:	bf00      	nop
 8004eec:	ffff8080 	.word	0xffff8080
 8004ef0:	ffff80c0 	.word	0xffff80c0
 8004ef4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4413      	add	r3, r2
 8004f02:	881b      	ldrh	r3, [r3, #0]
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f0e:	b29c      	uxth	r4, r3
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	441a      	add	r2, r3
 8004f1a:	4b96      	ldr	r3, [pc, #600]	; (8005174 <USB_ActivateEndpoint+0x568>)
 8004f1c:	4323      	orrs	r3, r4
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004f22:	687c      	ldr	r4, [r7, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	441c      	add	r4, r3
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	4423      	add	r3, r4
 8004f36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f3a:	461c      	mov	r4, r3
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	891b      	ldrh	r3, [r3, #8]
 8004f40:	085b      	lsrs	r3, r3, #1
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	8023      	strh	r3, [r4, #0]
 8004f4a:	687c      	ldr	r4, [r7, #4]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	441c      	add	r4, r3
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	4423      	add	r3, r4
 8004f5e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004f62:	461c      	mov	r4, r3
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	895b      	ldrh	r3, [r3, #10]
 8004f68:	085b      	lsrs	r3, r3, #1
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	785b      	ldrb	r3, [r3, #1]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f040 8088 	bne.w	800508c <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4413      	add	r3, r2
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	b29c      	uxth	r4, r3
 8004f8a:	4623      	mov	r3, r4
 8004f8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d014      	beq.n	8004fbe <USB_ActivateEndpoint+0x3b2>
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4413      	add	r3, r2
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004faa:	b29c      	uxth	r4, r3
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	441a      	add	r2, r3
 8004fb6:	4b70      	ldr	r3, [pc, #448]	; (8005178 <USB_ActivateEndpoint+0x56c>)
 8004fb8:	4323      	orrs	r3, r4
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	b29c      	uxth	r4, r3
 8004fcc:	4623      	mov	r3, r4
 8004fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d014      	beq.n	8005000 <USB_ActivateEndpoint+0x3f4>
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	881b      	ldrh	r3, [r3, #0]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fec:	b29c      	uxth	r4, r3
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	441a      	add	r2, r3
 8004ff8:	4b60      	ldr	r3, [pc, #384]	; (800517c <USB_ActivateEndpoint+0x570>)
 8004ffa:	4323      	orrs	r3, r4
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	881b      	ldrh	r3, [r3, #0]
 800500c:	b29b      	uxth	r3, r3
 800500e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005016:	b29c      	uxth	r4, r3
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	441a      	add	r2, r3
 8005022:	4b56      	ldr	r3, [pc, #344]	; (800517c <USB_ActivateEndpoint+0x570>)
 8005024:	4323      	orrs	r3, r4
 8005026:	b29b      	uxth	r3, r3
 8005028:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005040:	b29c      	uxth	r4, r3
 8005042:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005046:	b29c      	uxth	r4, r3
 8005048:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800504c:	b29c      	uxth	r4, r3
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	441a      	add	r2, r3
 8005058:	4b49      	ldr	r3, [pc, #292]	; (8005180 <USB_ActivateEndpoint+0x574>)
 800505a:	4323      	orrs	r3, r4
 800505c:	b29b      	uxth	r3, r3
 800505e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4413      	add	r3, r2
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	b29b      	uxth	r3, r3
 800506e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005076:	b29c      	uxth	r4, r3
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	441a      	add	r2, r3
 8005082:	4b3f      	ldr	r3, [pc, #252]	; (8005180 <USB_ActivateEndpoint+0x574>)
 8005084:	4323      	orrs	r3, r4
 8005086:	b29b      	uxth	r3, r3
 8005088:	8013      	strh	r3, [r2, #0]
 800508a:	e0a5      	b.n	80051d8 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	4413      	add	r3, r2
 8005096:	881b      	ldrh	r3, [r3, #0]
 8005098:	b29c      	uxth	r4, r3
 800509a:	4623      	mov	r3, r4
 800509c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d014      	beq.n	80050ce <USB_ActivateEndpoint+0x4c2>
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4413      	add	r3, r2
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ba:	b29c      	uxth	r4, r3
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	441a      	add	r2, r3
 80050c6:	4b2c      	ldr	r3, [pc, #176]	; (8005178 <USB_ActivateEndpoint+0x56c>)
 80050c8:	4323      	orrs	r3, r4
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4413      	add	r3, r2
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	b29c      	uxth	r4, r3
 80050dc:	4623      	mov	r3, r4
 80050de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d014      	beq.n	8005110 <USB_ActivateEndpoint+0x504>
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	881b      	ldrh	r3, [r3, #0]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050fc:	b29c      	uxth	r4, r3
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	441a      	add	r2, r3
 8005108:	4b1c      	ldr	r3, [pc, #112]	; (800517c <USB_ActivateEndpoint+0x570>)
 800510a:	4323      	orrs	r3, r4
 800510c:	b29b      	uxth	r3, r3
 800510e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	b29b      	uxth	r3, r3
 800511e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005126:	b29c      	uxth	r4, r3
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	441a      	add	r2, r3
 8005132:	4b11      	ldr	r3, [pc, #68]	; (8005178 <USB_ActivateEndpoint+0x56c>)
 8005134:	4323      	orrs	r3, r4
 8005136:	b29b      	uxth	r3, r3
 8005138:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	78db      	ldrb	r3, [r3, #3]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d020      	beq.n	8005184 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4413      	add	r3, r2
 800514c:	881b      	ldrh	r3, [r3, #0]
 800514e:	b29b      	uxth	r3, r3
 8005150:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005158:	b29c      	uxth	r4, r3
 800515a:	f084 0320 	eor.w	r3, r4, #32
 800515e:	b29c      	uxth	r4, r3
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	441a      	add	r2, r3
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <USB_ActivateEndpoint+0x574>)
 800516c:	4323      	orrs	r3, r4
 800516e:	b29b      	uxth	r3, r3
 8005170:	8013      	strh	r3, [r2, #0]
 8005172:	e01c      	b.n	80051ae <USB_ActivateEndpoint+0x5a2>
 8005174:	ffff8180 	.word	0xffff8180
 8005178:	ffffc080 	.word	0xffffc080
 800517c:	ffff80c0 	.word	0xffff80c0
 8005180:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4413      	add	r3, r2
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	b29b      	uxth	r3, r3
 8005192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005196:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800519a:	b29c      	uxth	r4, r3
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	441a      	add	r2, r3
 80051a6:	4b0f      	ldr	r3, [pc, #60]	; (80051e4 <USB_ActivateEndpoint+0x5d8>)
 80051a8:	4323      	orrs	r3, r4
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	881b      	ldrh	r3, [r3, #0]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c4:	b29c      	uxth	r4, r3
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	441a      	add	r2, r3
 80051d0:	4b04      	ldr	r3, [pc, #16]	; (80051e4 <USB_ActivateEndpoint+0x5d8>)
 80051d2:	4323      	orrs	r3, r4
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80051d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bc90      	pop	{r4, r7}
 80051e2:	4770      	bx	lr
 80051e4:	ffff8080 	.word	0xffff8080

080051e8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80051e8:	b490      	push	{r4, r7}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	7b1b      	ldrb	r3, [r3, #12]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d171      	bne.n	80052de <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	785b      	ldrb	r3, [r3, #1]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d036      	beq.n	8005270 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	881b      	ldrh	r3, [r3, #0]
 800520e:	b29c      	uxth	r4, r3
 8005210:	4623      	mov	r3, r4
 8005212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <USB_DeactivateEndpoint+0x5c>
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	b29b      	uxth	r3, r3
 8005228:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800522c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005230:	b29c      	uxth	r4, r3
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	441a      	add	r2, r3
 800523c:	4b6b      	ldr	r3, [pc, #428]	; (80053ec <USB_DeactivateEndpoint+0x204>)
 800523e:	4323      	orrs	r3, r4
 8005240:	b29b      	uxth	r3, r3
 8005242:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	b29b      	uxth	r3, r3
 8005252:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800525a:	b29c      	uxth	r4, r3
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	441a      	add	r2, r3
 8005266:	4b62      	ldr	r3, [pc, #392]	; (80053f0 <USB_DeactivateEndpoint+0x208>)
 8005268:	4323      	orrs	r3, r4
 800526a:	b29b      	uxth	r3, r3
 800526c:	8013      	strh	r3, [r2, #0]
 800526e:	e144      	b.n	80054fa <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	4413      	add	r3, r2
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	b29c      	uxth	r4, r3
 800527e:	4623      	mov	r3, r4
 8005280:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d014      	beq.n	80052b2 <USB_DeactivateEndpoint+0xca>
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	b29b      	uxth	r3, r3
 8005296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800529a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529e:	b29c      	uxth	r4, r3
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	441a      	add	r2, r3
 80052aa:	4b52      	ldr	r3, [pc, #328]	; (80053f4 <USB_DeactivateEndpoint+0x20c>)
 80052ac:	4323      	orrs	r3, r4
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4413      	add	r3, r2
 80052bc:	881b      	ldrh	r3, [r3, #0]
 80052be:	b29b      	uxth	r3, r3
 80052c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c8:	b29c      	uxth	r4, r3
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	441a      	add	r2, r3
 80052d4:	4b46      	ldr	r3, [pc, #280]	; (80053f0 <USB_DeactivateEndpoint+0x208>)
 80052d6:	4323      	orrs	r3, r4
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8013      	strh	r3, [r2, #0]
 80052dc:	e10d      	b.n	80054fa <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	785b      	ldrb	r3, [r3, #1]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f040 8088 	bne.w	80053f8 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	881b      	ldrh	r3, [r3, #0]
 80052f4:	b29c      	uxth	r4, r3
 80052f6:	4623      	mov	r3, r4
 80052f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d014      	beq.n	800532a <USB_DeactivateEndpoint+0x142>
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	b29b      	uxth	r3, r3
 800530e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005316:	b29c      	uxth	r4, r3
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	441a      	add	r2, r3
 8005322:	4b34      	ldr	r3, [pc, #208]	; (80053f4 <USB_DeactivateEndpoint+0x20c>)
 8005324:	4323      	orrs	r3, r4
 8005326:	b29b      	uxth	r3, r3
 8005328:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	881b      	ldrh	r3, [r3, #0]
 8005336:	b29c      	uxth	r4, r3
 8005338:	4623      	mov	r3, r4
 800533a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533e:	2b00      	cmp	r3, #0
 8005340:	d014      	beq.n	800536c <USB_DeactivateEndpoint+0x184>
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4413      	add	r3, r2
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	b29b      	uxth	r3, r3
 8005350:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005358:	b29c      	uxth	r4, r3
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	441a      	add	r2, r3
 8005364:	4b21      	ldr	r3, [pc, #132]	; (80053ec <USB_DeactivateEndpoint+0x204>)
 8005366:	4323      	orrs	r3, r4
 8005368:	b29b      	uxth	r3, r3
 800536a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	b29b      	uxth	r3, r3
 800537a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800537e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005382:	b29c      	uxth	r4, r3
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	441a      	add	r2, r3
 800538e:	4b17      	ldr	r3, [pc, #92]	; (80053ec <USB_DeactivateEndpoint+0x204>)
 8005390:	4323      	orrs	r3, r4
 8005392:	b29b      	uxth	r3, r3
 8005394:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4413      	add	r3, r2
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ac:	b29c      	uxth	r4, r3
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	441a      	add	r2, r3
 80053b8:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <USB_DeactivateEndpoint+0x208>)
 80053ba:	4323      	orrs	r3, r4
 80053bc:	b29b      	uxth	r3, r3
 80053be:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	881b      	ldrh	r3, [r3, #0]
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053d6:	b29c      	uxth	r4, r3
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	441a      	add	r2, r3
 80053e2:	4b03      	ldr	r3, [pc, #12]	; (80053f0 <USB_DeactivateEndpoint+0x208>)
 80053e4:	4323      	orrs	r3, r4
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	8013      	strh	r3, [r2, #0]
 80053ea:	e086      	b.n	80054fa <USB_DeactivateEndpoint+0x312>
 80053ec:	ffff80c0 	.word	0xffff80c0
 80053f0:	ffff8080 	.word	0xffff8080
 80053f4:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	b29c      	uxth	r4, r3
 8005406:	4623      	mov	r3, r4
 8005408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d014      	beq.n	800543a <USB_DeactivateEndpoint+0x252>
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	4413      	add	r3, r2
 800541a:	881b      	ldrh	r3, [r3, #0]
 800541c:	b29b      	uxth	r3, r3
 800541e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005426:	b29c      	uxth	r4, r3
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	441a      	add	r2, r3
 8005432:	4b35      	ldr	r3, [pc, #212]	; (8005508 <USB_DeactivateEndpoint+0x320>)
 8005434:	4323      	orrs	r3, r4
 8005436:	b29b      	uxth	r3, r3
 8005438:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	b29c      	uxth	r4, r3
 8005448:	4623      	mov	r3, r4
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b00      	cmp	r3, #0
 8005450:	d014      	beq.n	800547c <USB_DeactivateEndpoint+0x294>
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	881b      	ldrh	r3, [r3, #0]
 800545e:	b29b      	uxth	r3, r3
 8005460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005468:	b29c      	uxth	r4, r3
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	441a      	add	r2, r3
 8005474:	4b25      	ldr	r3, [pc, #148]	; (800550c <USB_DeactivateEndpoint+0x324>)
 8005476:	4323      	orrs	r3, r4
 8005478:	b29b      	uxth	r3, r3
 800547a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	b29b      	uxth	r3, r3
 800548a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005492:	b29c      	uxth	r4, r3
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	441a      	add	r2, r3
 800549e:	4b1a      	ldr	r3, [pc, #104]	; (8005508 <USB_DeactivateEndpoint+0x320>)
 80054a0:	4323      	orrs	r3, r4
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4413      	add	r3, r2
 80054b0:	881b      	ldrh	r3, [r3, #0]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054bc:	b29c      	uxth	r4, r3
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	441a      	add	r2, r3
 80054c8:	4b11      	ldr	r3, [pc, #68]	; (8005510 <USB_DeactivateEndpoint+0x328>)
 80054ca:	4323      	orrs	r3, r4
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4413      	add	r3, r2
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	b29b      	uxth	r3, r3
 80054de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054e6:	b29c      	uxth	r4, r3
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	441a      	add	r2, r3
 80054f2:	4b07      	ldr	r3, [pc, #28]	; (8005510 <USB_DeactivateEndpoint+0x328>)
 80054f4:	4323      	orrs	r3, r4
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3708      	adds	r7, #8
 8005500:	46bd      	mov	sp, r7
 8005502:	bc90      	pop	{r4, r7}
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	ffffc080 	.word	0xffffc080
 800550c:	ffff80c0 	.word	0xffff80c0
 8005510:	ffff8080 	.word	0xffff8080

08005514 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005514:	b590      	push	{r4, r7, lr}
 8005516:	b08d      	sub	sp, #52	; 0x34
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	785b      	ldrb	r3, [r3, #1]
 8005522:	2b01      	cmp	r3, #1
 8005524:	f040 8160 	bne.w	80057e8 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	699a      	ldr	r2, [r3, #24]
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	429a      	cmp	r2, r3
 8005532:	d909      	bls.n	8005548 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005540:	1ad2      	subs	r2, r2, r3
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	619a      	str	r2, [r3, #24]
 8005546:	e005      	b.n	8005554 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2200      	movs	r2, #0
 8005552:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	7b1b      	ldrb	r3, [r3, #12]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d119      	bne.n	8005590 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	6959      	ldr	r1, [r3, #20]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	88da      	ldrh	r2, [r3, #6]
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	b29b      	uxth	r3, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 fba2 	bl	8005cb2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800556e:	687c      	ldr	r4, [r7, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005576:	b29b      	uxth	r3, r3
 8005578:	441c      	add	r4, r3
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	4423      	add	r3, r4
 8005582:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005586:	461c      	mov	r4, r3
 8005588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558a:	b29b      	uxth	r3, r3
 800558c:	8023      	strh	r3, [r4, #0]
 800558e:	e10f      	b.n	80057b0 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	b29b      	uxth	r3, r3
 800559e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d065      	beq.n	8005672 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80055a6:	687c      	ldr	r4, [r7, #4]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	785b      	ldrb	r3, [r3, #1]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d148      	bne.n	8005642 <USB_EPStartXfer+0x12e>
 80055b0:	687c      	ldr	r4, [r7, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	441c      	add	r4, r3
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	011b      	lsls	r3, r3, #4
 80055c2:	4423      	add	r3, r4
 80055c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80055c8:	461c      	mov	r4, r3
 80055ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10e      	bne.n	80055ee <USB_EPStartXfer+0xda>
 80055d0:	8823      	ldrh	r3, [r4, #0]
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80055d8:	b29b      	uxth	r3, r3
 80055da:	8023      	strh	r3, [r4, #0]
 80055dc:	8823      	ldrh	r3, [r4, #0]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	8023      	strh	r3, [r4, #0]
 80055ec:	e03d      	b.n	800566a <USB_EPStartXfer+0x156>
 80055ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f0:	2b3e      	cmp	r3, #62	; 0x3e
 80055f2:	d810      	bhi.n	8005616 <USB_EPStartXfer+0x102>
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	085b      	lsrs	r3, r3, #1
 80055f8:	627b      	str	r3, [r7, #36]	; 0x24
 80055fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	d002      	beq.n	800560a <USB_EPStartXfer+0xf6>
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	3301      	adds	r3, #1
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
 800560a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560c:	b29b      	uxth	r3, r3
 800560e:	029b      	lsls	r3, r3, #10
 8005610:	b29b      	uxth	r3, r3
 8005612:	8023      	strh	r3, [r4, #0]
 8005614:	e029      	b.n	800566a <USB_EPStartXfer+0x156>
 8005616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005618:	095b      	lsrs	r3, r3, #5
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
 800561c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	2b00      	cmp	r3, #0
 8005624:	d102      	bne.n	800562c <USB_EPStartXfer+0x118>
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	3b01      	subs	r3, #1
 800562a:	627b      	str	r3, [r7, #36]	; 0x24
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	b29b      	uxth	r3, r3
 8005630:	029b      	lsls	r3, r3, #10
 8005632:	b29b      	uxth	r3, r3
 8005634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800563c:	b29b      	uxth	r3, r3
 800563e:	8023      	strh	r3, [r4, #0]
 8005640:	e013      	b.n	800566a <USB_EPStartXfer+0x156>
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	785b      	ldrb	r3, [r3, #1]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d10f      	bne.n	800566a <USB_EPStartXfer+0x156>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005650:	b29b      	uxth	r3, r3
 8005652:	441c      	add	r4, r3
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	4423      	add	r3, r4
 800565c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005660:	60fb      	str	r3, [r7, #12]
 8005662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	895b      	ldrh	r3, [r3, #10]
 800566e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005670:	e063      	b.n	800573a <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	785b      	ldrb	r3, [r3, #1]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d148      	bne.n	800570c <USB_EPStartXfer+0x1f8>
 800567a:	687c      	ldr	r4, [r7, #4]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005682:	b29b      	uxth	r3, r3
 8005684:	441c      	add	r4, r3
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	011b      	lsls	r3, r3, #4
 800568c:	4423      	add	r3, r4
 800568e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005692:	461c      	mov	r4, r3
 8005694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10e      	bne.n	80056b8 <USB_EPStartXfer+0x1a4>
 800569a:	8823      	ldrh	r3, [r4, #0]
 800569c:	b29b      	uxth	r3, r3
 800569e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	8023      	strh	r3, [r4, #0]
 80056a6:	8823      	ldrh	r3, [r4, #0]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	8023      	strh	r3, [r4, #0]
 80056b6:	e03d      	b.n	8005734 <USB_EPStartXfer+0x220>
 80056b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ba:	2b3e      	cmp	r3, #62	; 0x3e
 80056bc:	d810      	bhi.n	80056e0 <USB_EPStartXfer+0x1cc>
 80056be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c0:	085b      	lsrs	r3, r3, #1
 80056c2:	623b      	str	r3, [r7, #32]
 80056c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <USB_EPStartXfer+0x1c0>
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	3301      	adds	r3, #1
 80056d2:	623b      	str	r3, [r7, #32]
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	029b      	lsls	r3, r3, #10
 80056da:	b29b      	uxth	r3, r3
 80056dc:	8023      	strh	r3, [r4, #0]
 80056de:	e029      	b.n	8005734 <USB_EPStartXfer+0x220>
 80056e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e2:	095b      	lsrs	r3, r3, #5
 80056e4:	623b      	str	r3, [r7, #32]
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	f003 031f 	and.w	r3, r3, #31
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <USB_EPStartXfer+0x1e2>
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	623b      	str	r3, [r7, #32]
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	029b      	lsls	r3, r3, #10
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005706:	b29b      	uxth	r3, r3
 8005708:	8023      	strh	r3, [r4, #0]
 800570a:	e013      	b.n	8005734 <USB_EPStartXfer+0x220>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	785b      	ldrb	r3, [r3, #1]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d10f      	bne.n	8005734 <USB_EPStartXfer+0x220>
 8005714:	687c      	ldr	r4, [r7, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800571c:	b29b      	uxth	r3, r3
 800571e:	441c      	add	r4, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	011b      	lsls	r3, r3, #4
 8005726:	4423      	add	r3, r4
 8005728:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800572c:	461c      	mov	r4, r3
 800572e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005730:	b29b      	uxth	r3, r3
 8005732:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	891b      	ldrh	r3, [r3, #8]
 8005738:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	6959      	ldr	r1, [r3, #20]
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	b29b      	uxth	r3, r3
 8005742:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fab4 	bl	8005cb2 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	785b      	ldrb	r3, [r3, #1]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d115      	bne.n	800577e <USB_EPStartXfer+0x26a>
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	881b      	ldrh	r3, [r3, #0]
 800575e:	b29b      	uxth	r3, r3
 8005760:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005764:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005768:	b29c      	uxth	r4, r3
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	441a      	add	r2, r3
 8005774:	4b9a      	ldr	r3, [pc, #616]	; (80059e0 <USB_EPStartXfer+0x4cc>)
 8005776:	4323      	orrs	r3, r4
 8005778:	b29b      	uxth	r3, r3
 800577a:	8013      	strh	r3, [r2, #0]
 800577c:	e018      	b.n	80057b0 <USB_EPStartXfer+0x29c>
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	785b      	ldrb	r3, [r3, #1]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d114      	bne.n	80057b0 <USB_EPStartXfer+0x29c>
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	4413      	add	r3, r2
 8005790:	881b      	ldrh	r3, [r3, #0]
 8005792:	b29b      	uxth	r3, r3
 8005794:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579c:	b29c      	uxth	r4, r3
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	441a      	add	r2, r3
 80057a8:	4b8e      	ldr	r3, [pc, #568]	; (80059e4 <USB_EPStartXfer+0x4d0>)
 80057aa:	4323      	orrs	r3, r4
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	881b      	ldrh	r3, [r3, #0]
 80057bc:	b29b      	uxth	r3, r3
 80057be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057c6:	b29c      	uxth	r4, r3
 80057c8:	f084 0310 	eor.w	r3, r4, #16
 80057cc:	b29c      	uxth	r4, r3
 80057ce:	f084 0320 	eor.w	r3, r4, #32
 80057d2:	b29c      	uxth	r4, r3
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	441a      	add	r2, r3
 80057de:	4b82      	ldr	r3, [pc, #520]	; (80059e8 <USB_EPStartXfer+0x4d4>)
 80057e0:	4323      	orrs	r3, r4
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	8013      	strh	r3, [r2, #0]
 80057e6:	e146      	b.n	8005a76 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	699a      	ldr	r2, [r3, #24]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d909      	bls.n	8005808 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	699a      	ldr	r2, [r3, #24]
 80057fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005800:	1ad2      	subs	r2, r2, r3
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	619a      	str	r2, [r3, #24]
 8005806:	e005      	b.n	8005814 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2200      	movs	r2, #0
 8005812:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	7b1b      	ldrb	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d148      	bne.n	80058ae <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800581c:	687c      	ldr	r4, [r7, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005824:	b29b      	uxth	r3, r3
 8005826:	441c      	add	r4, r3
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	4423      	add	r3, r4
 8005830:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005834:	461c      	mov	r4, r3
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10e      	bne.n	800585a <USB_EPStartXfer+0x346>
 800583c:	8823      	ldrh	r3, [r4, #0]
 800583e:	b29b      	uxth	r3, r3
 8005840:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005844:	b29b      	uxth	r3, r3
 8005846:	8023      	strh	r3, [r4, #0]
 8005848:	8823      	ldrh	r3, [r4, #0]
 800584a:	b29b      	uxth	r3, r3
 800584c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005854:	b29b      	uxth	r3, r3
 8005856:	8023      	strh	r3, [r4, #0]
 8005858:	e0f2      	b.n	8005a40 <USB_EPStartXfer+0x52c>
 800585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800585c:	2b3e      	cmp	r3, #62	; 0x3e
 800585e:	d810      	bhi.n	8005882 <USB_EPStartXfer+0x36e>
 8005860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005862:	085b      	lsrs	r3, r3, #1
 8005864:	61fb      	str	r3, [r7, #28]
 8005866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <USB_EPStartXfer+0x362>
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	3301      	adds	r3, #1
 8005874:	61fb      	str	r3, [r7, #28]
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	b29b      	uxth	r3, r3
 800587a:	029b      	lsls	r3, r3, #10
 800587c:	b29b      	uxth	r3, r3
 800587e:	8023      	strh	r3, [r4, #0]
 8005880:	e0de      	b.n	8005a40 <USB_EPStartXfer+0x52c>
 8005882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	f003 031f 	and.w	r3, r3, #31
 800588e:	2b00      	cmp	r3, #0
 8005890:	d102      	bne.n	8005898 <USB_EPStartXfer+0x384>
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	3b01      	subs	r3, #1
 8005896:	61fb      	str	r3, [r7, #28]
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	b29b      	uxth	r3, r3
 800589c:	029b      	lsls	r3, r3, #10
 800589e:	b29b      	uxth	r3, r3
 80058a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	8023      	strh	r3, [r4, #0]
 80058ac:	e0c8      	b.n	8005a40 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	785b      	ldrb	r3, [r3, #1]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d148      	bne.n	8005948 <USB_EPStartXfer+0x434>
 80058b6:	687c      	ldr	r4, [r7, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058be:	b29b      	uxth	r3, r3
 80058c0:	441c      	add	r4, r3
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	4423      	add	r3, r4
 80058ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80058ce:	461c      	mov	r4, r3
 80058d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10e      	bne.n	80058f4 <USB_EPStartXfer+0x3e0>
 80058d6:	8823      	ldrh	r3, [r4, #0]
 80058d8:	b29b      	uxth	r3, r3
 80058da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80058de:	b29b      	uxth	r3, r3
 80058e0:	8023      	strh	r3, [r4, #0]
 80058e2:	8823      	ldrh	r3, [r4, #0]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	8023      	strh	r3, [r4, #0]
 80058f2:	e03d      	b.n	8005970 <USB_EPStartXfer+0x45c>
 80058f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f6:	2b3e      	cmp	r3, #62	; 0x3e
 80058f8:	d810      	bhi.n	800591c <USB_EPStartXfer+0x408>
 80058fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058fc:	085b      	lsrs	r3, r3, #1
 80058fe:	61bb      	str	r3, [r7, #24]
 8005900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <USB_EPStartXfer+0x3fc>
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	3301      	adds	r3, #1
 800590e:	61bb      	str	r3, [r7, #24]
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	b29b      	uxth	r3, r3
 8005914:	029b      	lsls	r3, r3, #10
 8005916:	b29b      	uxth	r3, r3
 8005918:	8023      	strh	r3, [r4, #0]
 800591a:	e029      	b.n	8005970 <USB_EPStartXfer+0x45c>
 800591c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591e:	095b      	lsrs	r3, r3, #5
 8005920:	61bb      	str	r3, [r7, #24]
 8005922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005924:	f003 031f 	and.w	r3, r3, #31
 8005928:	2b00      	cmp	r3, #0
 800592a:	d102      	bne.n	8005932 <USB_EPStartXfer+0x41e>
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	3b01      	subs	r3, #1
 8005930:	61bb      	str	r3, [r7, #24]
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	b29b      	uxth	r3, r3
 8005936:	029b      	lsls	r3, r3, #10
 8005938:	b29b      	uxth	r3, r3
 800593a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800593e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005942:	b29b      	uxth	r3, r3
 8005944:	8023      	strh	r3, [r4, #0]
 8005946:	e013      	b.n	8005970 <USB_EPStartXfer+0x45c>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	785b      	ldrb	r3, [r3, #1]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d10f      	bne.n	8005970 <USB_EPStartXfer+0x45c>
 8005950:	687c      	ldr	r4, [r7, #4]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005958:	b29b      	uxth	r3, r3
 800595a:	441c      	add	r4, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	4423      	add	r3, r4
 8005964:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005968:	461c      	mov	r4, r3
 800596a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596c:	b29b      	uxth	r3, r3
 800596e:	8023      	strh	r3, [r4, #0]
 8005970:	687c      	ldr	r4, [r7, #4]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	785b      	ldrb	r3, [r3, #1]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d14e      	bne.n	8005a18 <USB_EPStartXfer+0x504>
 800597a:	687c      	ldr	r4, [r7, #4]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005982:	b29b      	uxth	r3, r3
 8005984:	441c      	add	r4, r3
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	4423      	add	r3, r4
 800598e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005992:	461c      	mov	r4, r3
 8005994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10e      	bne.n	80059b8 <USB_EPStartXfer+0x4a4>
 800599a:	8823      	ldrh	r3, [r4, #0]
 800599c:	b29b      	uxth	r3, r3
 800599e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	8023      	strh	r3, [r4, #0]
 80059a6:	8823      	ldrh	r3, [r4, #0]
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	8023      	strh	r3, [r4, #0]
 80059b6:	e043      	b.n	8005a40 <USB_EPStartXfer+0x52c>
 80059b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ba:	2b3e      	cmp	r3, #62	; 0x3e
 80059bc:	d816      	bhi.n	80059ec <USB_EPStartXfer+0x4d8>
 80059be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c0:	085b      	lsrs	r3, r3, #1
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <USB_EPStartXfer+0x4c0>
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	3301      	adds	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	029b      	lsls	r3, r3, #10
 80059da:	b29b      	uxth	r3, r3
 80059dc:	8023      	strh	r3, [r4, #0]
 80059de:	e02f      	b.n	8005a40 <USB_EPStartXfer+0x52c>
 80059e0:	ffff80c0 	.word	0xffff80c0
 80059e4:	ffffc080 	.word	0xffffc080
 80059e8:	ffff8080 	.word	0xffff8080
 80059ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ee:	095b      	lsrs	r3, r3, #5
 80059f0:	617b      	str	r3, [r7, #20]
 80059f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f4:	f003 031f 	and.w	r3, r3, #31
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d102      	bne.n	8005a02 <USB_EPStartXfer+0x4ee>
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	617b      	str	r3, [r7, #20]
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	029b      	lsls	r3, r3, #10
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	8023      	strh	r3, [r4, #0]
 8005a16:	e013      	b.n	8005a40 <USB_EPStartXfer+0x52c>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	785b      	ldrb	r3, [r3, #1]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d10f      	bne.n	8005a40 <USB_EPStartXfer+0x52c>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	441c      	add	r4, r3
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	4423      	add	r3, r4
 8005a32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005a36:	613b      	str	r3, [r7, #16]
 8005a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4413      	add	r3, r2
 8005a4a:	881b      	ldrh	r3, [r3, #0]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a56:	b29c      	uxth	r4, r3
 8005a58:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005a5c:	b29c      	uxth	r4, r3
 8005a5e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005a62:	b29c      	uxth	r4, r3
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	441a      	add	r2, r3
 8005a6e:	4b04      	ldr	r3, [pc, #16]	; (8005a80 <USB_EPStartXfer+0x56c>)
 8005a70:	4323      	orrs	r3, r4
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3734      	adds	r7, #52	; 0x34
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd90      	pop	{r4, r7, pc}
 8005a80:	ffff8080 	.word	0xffff8080

08005a84 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a84:	b490      	push	{r4, r7}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	785b      	ldrb	r3, [r3, #1]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d018      	beq.n	8005ac8 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	881b      	ldrh	r3, [r3, #0]
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005aac:	b29c      	uxth	r4, r3
 8005aae:	f084 0310 	eor.w	r3, r4, #16
 8005ab2:	b29c      	uxth	r4, r3
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	441a      	add	r2, r3
 8005abe:	4b11      	ldr	r3, [pc, #68]	; (8005b04 <USB_EPSetStall+0x80>)
 8005ac0:	4323      	orrs	r3, r4
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	8013      	strh	r3, [r2, #0]
 8005ac6:	e017      	b.n	8005af8 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	4413      	add	r3, r2
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	b29c      	uxth	r4, r3
 8005ae0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005ae4:	b29c      	uxth	r4, r3
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	441a      	add	r2, r3
 8005af0:	4b04      	ldr	r3, [pc, #16]	; (8005b04 <USB_EPSetStall+0x80>)
 8005af2:	4323      	orrs	r3, r4
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bc90      	pop	{r4, r7}
 8005b02:	4770      	bx	lr
 8005b04:	ffff8080 	.word	0xffff8080

08005b08 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005b08:	b490      	push	{r4, r7}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	7b1b      	ldrb	r3, [r3, #12]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d17d      	bne.n	8005c16 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	785b      	ldrb	r3, [r3, #1]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d03d      	beq.n	8005b9e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	4413      	add	r3, r2
 8005b2c:	881b      	ldrh	r3, [r3, #0]
 8005b2e:	b29c      	uxth	r4, r3
 8005b30:	4623      	mov	r3, r4
 8005b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d014      	beq.n	8005b64 <USB_EPClearStall+0x5c>
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b50:	b29c      	uxth	r4, r3
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	441a      	add	r2, r3
 8005b5c:	4b31      	ldr	r3, [pc, #196]	; (8005c24 <USB_EPClearStall+0x11c>)
 8005b5e:	4323      	orrs	r3, r4
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	78db      	ldrb	r3, [r3, #3]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d054      	beq.n	8005c16 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b82:	b29c      	uxth	r4, r3
 8005b84:	f084 0320 	eor.w	r3, r4, #32
 8005b88:	b29c      	uxth	r4, r3
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	441a      	add	r2, r3
 8005b94:	4b24      	ldr	r3, [pc, #144]	; (8005c28 <USB_EPClearStall+0x120>)
 8005b96:	4323      	orrs	r3, r4
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	8013      	strh	r3, [r2, #0]
 8005b9c:	e03b      	b.n	8005c16 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	b29c      	uxth	r4, r3
 8005bac:	4623      	mov	r3, r4
 8005bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d014      	beq.n	8005be0 <USB_EPClearStall+0xd8>
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	881b      	ldrh	r3, [r3, #0]
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bcc:	b29c      	uxth	r4, r3
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	441a      	add	r2, r3
 8005bd8:	4b14      	ldr	r3, [pc, #80]	; (8005c2c <USB_EPClearStall+0x124>)
 8005bda:	4323      	orrs	r3, r4
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	881b      	ldrh	r3, [r3, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bf6:	b29c      	uxth	r4, r3
 8005bf8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005bfc:	b29c      	uxth	r4, r3
 8005bfe:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005c02:	b29c      	uxth	r4, r3
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	441a      	add	r2, r3
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <USB_EPClearStall+0x120>)
 8005c10:	4323      	orrs	r3, r4
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc90      	pop	{r4, r7}
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	ffff80c0 	.word	0xffff80c0
 8005c28:	ffff8080 	.word	0xffff8080
 8005c2c:	ffffc080 	.word	0xffffc080

08005c30 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d103      	bne.n	8005c4a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2280      	movs	r2, #128	; 0x80
 8005c46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr

08005c56 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bc80      	pop	{r7}
 8005c68:	4770      	bx	lr

08005c6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b083      	sub	sp, #12
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b085      	sub	sp, #20
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005c90:	68fb      	ldr	r3, [r7, #12]
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr

08005c9c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bc80      	pop	{r7}
 8005cb0:	4770      	bx	lr

08005cb2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b08d      	sub	sp, #52	; 0x34
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	60f8      	str	r0, [r7, #12]
 8005cba:	60b9      	str	r1, [r7, #8]
 8005cbc:	4611      	mov	r1, r2
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	80fb      	strh	r3, [r7, #6]
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005cc8:	88bb      	ldrh	r3, [r7, #4]
 8005cca:	3301      	adds	r3, #1
 8005ccc:	085b      	lsrs	r3, r3, #1
 8005cce:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005cd8:	88fb      	ldrh	r3, [r7, #6]
 8005cda:	005a      	lsls	r2, r3, #1
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ce4:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cea:	e01e      	b.n	8005d2a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	021b      	lsls	r3, r3, #8
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	461a      	mov	r2, r3
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d14:	3302      	adds	r3, #2
 8005d16:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1a:	3302      	adds	r3, #2
 8005d1c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	3301      	adds	r3, #1
 8005d22:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d26:	3b01      	subs	r3, #1
 8005d28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1dd      	bne.n	8005cec <USB_WritePMA+0x3a>
  }
}
 8005d30:	bf00      	nop
 8005d32:	3734      	adds	r7, #52	; 0x34
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bc80      	pop	{r7}
 8005d38:	4770      	bx	lr

08005d3a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b08b      	sub	sp, #44	; 0x2c
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	4611      	mov	r1, r2
 8005d46:	461a      	mov	r2, r3
 8005d48:	460b      	mov	r3, r1
 8005d4a:	80fb      	strh	r3, [r7, #6]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005d50:	88bb      	ldrh	r3, [r7, #4]
 8005d52:	085b      	lsrs	r3, r3, #1
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005d60:	88fb      	ldrh	r3, [r7, #6]
 8005d62:	005a      	lsls	r2, r3, #1
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d6c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	627b      	str	r3, [r7, #36]	; 0x24
 8005d72:	e01b      	b.n	8005dac <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005d74:	6a3b      	ldr	r3, [r7, #32]
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	3302      	adds	r3, #2
 8005d80:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	0a1b      	lsrs	r3, r3, #8
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	3302      	adds	r3, #2
 8005da4:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	3b01      	subs	r3, #1
 8005daa:	627b      	str	r3, [r7, #36]	; 0x24
 8005dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e0      	bne.n	8005d74 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005db2:	88bb      	ldrh	r3, [r7, #4]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d007      	beq.n	8005dce <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	881b      	ldrh	r3, [r3, #0]
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	b2da      	uxtb	r2, r3
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	701a      	strb	r2, [r3, #0]
  }
}
 8005dce:	bf00      	nop
 8005dd0:	372c      	adds	r7, #44	; 0x2c
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr

08005dd8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	7c1b      	ldrb	r3, [r3, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d115      	bne.n	8005e1c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005df4:	2202      	movs	r2, #2
 8005df6:	2181      	movs	r1, #129	; 0x81
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f001 fe6a 	bl	8007ad2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005e04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e08:	2202      	movs	r2, #2
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f001 fe60 	bl	8007ad2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005e1a:	e012      	b.n	8005e42 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005e1c:	2340      	movs	r3, #64	; 0x40
 8005e1e:	2202      	movs	r2, #2
 8005e20:	2181      	movs	r1, #129	; 0x81
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f001 fe55 	bl	8007ad2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005e2e:	2340      	movs	r3, #64	; 0x40
 8005e30:	2202      	movs	r2, #2
 8005e32:	2101      	movs	r1, #1
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f001 fe4c 	bl	8007ad2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005e42:	2308      	movs	r3, #8
 8005e44:	2203      	movs	r2, #3
 8005e46:	2182      	movs	r1, #130	; 0x82
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f001 fe42 	bl	8007ad2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005e54:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005e58:	f001 ff5c 	bl	8007d14 <USBD_static_malloc>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d102      	bne.n	8005e74 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	e026      	b.n	8005ec2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e7a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	7c1b      	ldrb	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d109      	bne.n	8005eb2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f001 fefb 	bl	8007ca6 <USBD_LL_PrepareReceive>
 8005eb0:	e007      	b.n	8005ec2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005eb8:	2340      	movs	r3, #64	; 0x40
 8005eba:	2101      	movs	r1, #1
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f001 fef2 	bl	8007ca6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005edc:	2181      	movs	r1, #129	; 0x81
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f001 fe1d 	bl	8007b1e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005eea:	2101      	movs	r1, #1
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f001 fe16 	bl	8007b1e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005efa:	2182      	movs	r1, #130	; 0x82
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f001 fe0e 	bl	8007b1e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00e      	beq.n	8005f30 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 ff02 	bl	8007d2c <USBD_static_free>
    pdev->pClassData = NULL;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b086      	sub	sp, #24
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f4a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005f54:	2300      	movs	r3, #0
 8005f56:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d039      	beq.n	8005fd8 <USBD_CDC_Setup+0x9e>
 8005f64:	2b20      	cmp	r3, #32
 8005f66:	d17c      	bne.n	8006062 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	88db      	ldrh	r3, [r3, #6]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d029      	beq.n	8005fc4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	b25b      	sxtb	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	da11      	bge.n	8005f9e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005f86:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f88:	683a      	ldr	r2, [r7, #0]
 8005f8a:	88d2      	ldrh	r2, [r2, #6]
 8005f8c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005f8e:	6939      	ldr	r1, [r7, #16]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	88db      	ldrh	r3, [r3, #6]
 8005f94:	461a      	mov	r2, r3
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f001 f9f6 	bl	8007388 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8005f9c:	e068      	b.n	8006070 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	785a      	ldrb	r2, [r3, #1]
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	88db      	ldrh	r3, [r3, #6]
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005fb4:	6939      	ldr	r1, [r7, #16]
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	88db      	ldrh	r3, [r3, #6]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f001 fa11 	bl	80073e4 <USBD_CtlPrepareRx>
      break;
 8005fc2:	e055      	b.n	8006070 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	683a      	ldr	r2, [r7, #0]
 8005fce:	7850      	ldrb	r0, [r2, #1]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	6839      	ldr	r1, [r7, #0]
 8005fd4:	4798      	blx	r3
      break;
 8005fd6:	e04b      	b.n	8006070 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	785b      	ldrb	r3, [r3, #1]
 8005fdc:	2b0a      	cmp	r3, #10
 8005fde:	d017      	beq.n	8006010 <USBD_CDC_Setup+0xd6>
 8005fe0:	2b0b      	cmp	r3, #11
 8005fe2:	d029      	beq.n	8006038 <USBD_CDC_Setup+0xfe>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d133      	bne.n	8006050 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fee:	2b03      	cmp	r3, #3
 8005ff0:	d107      	bne.n	8006002 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005ff2:	f107 030c 	add.w	r3, r7, #12
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f001 f9c4 	bl	8007388 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006000:	e02e      	b.n	8006060 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8006002:	6839      	ldr	r1, [r7, #0]
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f001 f955 	bl	80072b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800600a:	2302      	movs	r3, #2
 800600c:	75fb      	strb	r3, [r7, #23]
          break;
 800600e:	e027      	b.n	8006060 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006016:	2b03      	cmp	r3, #3
 8006018:	d107      	bne.n	800602a <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800601a:	f107 030f 	add.w	r3, r7, #15
 800601e:	2201      	movs	r2, #1
 8006020:	4619      	mov	r1, r3
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f001 f9b0 	bl	8007388 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006028:	e01a      	b.n	8006060 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800602a:	6839      	ldr	r1, [r7, #0]
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f001 f941 	bl	80072b4 <USBD_CtlError>
            ret = USBD_FAIL;
 8006032:	2302      	movs	r3, #2
 8006034:	75fb      	strb	r3, [r7, #23]
          break;
 8006036:	e013      	b.n	8006060 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800603e:	2b03      	cmp	r3, #3
 8006040:	d00d      	beq.n	800605e <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8006042:	6839      	ldr	r1, [r7, #0]
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f001 f935 	bl	80072b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800604a:	2302      	movs	r3, #2
 800604c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800604e:	e006      	b.n	800605e <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8006050:	6839      	ldr	r1, [r7, #0]
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f001 f92e 	bl	80072b4 <USBD_CtlError>
          ret = USBD_FAIL;
 8006058:	2302      	movs	r3, #2
 800605a:	75fb      	strb	r3, [r7, #23]
          break;
 800605c:	e000      	b.n	8006060 <USBD_CDC_Setup+0x126>
          break;
 800605e:	bf00      	nop
      }
      break;
 8006060:	e006      	b.n	8006070 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8006062:	6839      	ldr	r1, [r7, #0]
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f001 f925 	bl	80072b4 <USBD_CtlError>
      ret = USBD_FAIL;
 800606a:	2302      	movs	r3, #2
 800606c:	75fb      	strb	r3, [r7, #23]
      break;
 800606e:	bf00      	nop
  }

  return ret;
 8006070:	7dfb      	ldrb	r3, [r7, #23]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3718      	adds	r7, #24
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800608c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006094:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d037      	beq.n	8006110 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80060a0:	78fa      	ldrb	r2, [r7, #3]
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	4613      	mov	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	4413      	add	r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	440b      	add	r3, r1
 80060ae:	331c      	adds	r3, #28
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d026      	beq.n	8006104 <USBD_CDC_DataIn+0x8a>
 80060b6:	78fa      	ldrb	r2, [r7, #3]
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	440b      	add	r3, r1
 80060c4:	331c      	adds	r3, #28
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	78fa      	ldrb	r2, [r7, #3]
 80060ca:	68b9      	ldr	r1, [r7, #8]
 80060cc:	0152      	lsls	r2, r2, #5
 80060ce:	440a      	add	r2, r1
 80060d0:	3238      	adds	r2, #56	; 0x38
 80060d2:	6812      	ldr	r2, [r2, #0]
 80060d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80060d8:	fb02 f201 	mul.w	r2, r2, r1
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d110      	bne.n	8006104 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80060e2:	78fa      	ldrb	r2, [r7, #3]
 80060e4:	6879      	ldr	r1, [r7, #4]
 80060e6:	4613      	mov	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	4413      	add	r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	440b      	add	r3, r1
 80060f0:	331c      	adds	r3, #28
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80060f6:	78f9      	ldrb	r1, [r7, #3]
 80060f8:	2300      	movs	r3, #0
 80060fa:	2200      	movs	r2, #0
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f001 fdaf 	bl	8007c60 <USBD_LL_Transmit>
 8006102:	e003      	b.n	800610c <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800610c:	2300      	movs	r3, #0
 800610e:	e000      	b.n	8006112 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8006110:	2302      	movs	r3, #2
  }
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	460b      	mov	r3, r1
 8006124:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800612c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	4619      	mov	r1, r3
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f001 fdda 	bl	8007cec <USBD_LL_GetRxDataSize>
 8006138:	4602      	mov	r2, r0
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00d      	beq.n	8006166 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800615e:	4611      	mov	r1, r2
 8006160:	4798      	blx	r3

    return USBD_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	e000      	b.n	8006168 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006166:	2302      	movs	r3, #2
  }
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800617e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006186:	2b00      	cmp	r3, #0
 8006188:	d015      	beq.n	80061b6 <USBD_CDC_EP0_RxReady+0x46>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006190:	2bff      	cmp	r3, #255	; 0xff
 8006192:	d010      	beq.n	80061b6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80061a2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80061aa:	b292      	uxth	r2, r2
 80061ac:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	22ff      	movs	r2, #255	; 0xff
 80061b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2243      	movs	r2, #67	; 0x43
 80061cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80061ce:	4b03      	ldr	r3, [pc, #12]	; (80061dc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bc80      	pop	{r7}
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	20000094 	.word	0x20000094

080061e0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2243      	movs	r2, #67	; 0x43
 80061ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80061ee:	4b03      	ldr	r3, [pc, #12]	; (80061fc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bc80      	pop	{r7}
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	20000050 	.word	0x20000050

08006200 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2243      	movs	r2, #67	; 0x43
 800620c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800620e:	4b03      	ldr	r3, [pc, #12]	; (800621c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006210:	4618      	mov	r0, r3
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	bc80      	pop	{r7}
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	200000d8 	.word	0x200000d8

08006220 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	220a      	movs	r2, #10
 800622c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800622e:	4b03      	ldr	r3, [pc, #12]	; (800623c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006230:	4618      	mov	r0, r3
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	2000000c 	.word	0x2000000c

08006240 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800624a:	2302      	movs	r3, #2
 800624c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d005      	beq.n	8006260 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006260:	7bfb      	ldrb	r3, [r7, #15]
}
 8006262:	4618      	mov	r0, r3
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	4613      	mov	r3, r2
 8006278:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006280:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800628a:	88fa      	ldrh	r2, [r7, #6]
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr

0800629e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800629e:	b480      	push	{r7}
 80062a0:	b085      	sub	sp, #20
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
 80062a6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062ae:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	bc80      	pop	{r7}
 80062c2:	4770      	bx	lr

080062c4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d01c      	beq.n	8006318 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d115      	bne.n	8006314 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006306:	b29b      	uxth	r3, r3
 8006308:	2181      	movs	r1, #129	; 0x81
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f001 fca8 	bl	8007c60 <USBD_LL_Transmit>

      return USBD_OK;
 8006310:	2300      	movs	r3, #0
 8006312:	e002      	b.n	800631a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006314:	2301      	movs	r3, #1
 8006316:	e000      	b.n	800631a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8006318:	2302      	movs	r3, #2
  }
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b084      	sub	sp, #16
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006330:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006338:	2b00      	cmp	r3, #0
 800633a:	d017      	beq.n	800636c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	7c1b      	ldrb	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d109      	bne.n	8006358 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800634a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800634e:	2101      	movs	r1, #1
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f001 fca8 	bl	8007ca6 <USBD_LL_PrepareReceive>
 8006356:	e007      	b.n	8006368 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800635e:	2340      	movs	r3, #64	; 0x40
 8006360:	2101      	movs	r1, #1
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f001 fc9f 	bl	8007ca6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006368:	2300      	movs	r3, #0
 800636a:	e000      	b.n	800636e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800636c:	2302      	movs	r3, #2
  }
}
 800636e:	4618      	mov	r0, r3
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006376:	b580      	push	{r7, lr}
 8006378:	b084      	sub	sp, #16
 800637a:	af00      	add	r7, sp, #0
 800637c:	60f8      	str	r0, [r7, #12]
 800637e:	60b9      	str	r1, [r7, #8]
 8006380:	4613      	mov	r3, r2
 8006382:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d101      	bne.n	800638e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800638a:	2302      	movs	r3, #2
 800638c:	e01a      	b.n	80063c4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006394:	2b00      	cmp	r3, #0
 8006396:	d003      	beq.n	80063a0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	79fa      	ldrb	r2, [r7, #7]
 80063ba:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f001 fb13 	bl	80079e8 <USBD_LL_Init>

  return USBD_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80063d6:	2300      	movs	r3, #0
 80063d8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d006      	beq.n	80063ee <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	73fb      	strb	r3, [r7, #15]
 80063ec:	e001      	b.n	80063f2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80063ee:	2302      	movs	r3, #2
 80063f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr

080063fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b082      	sub	sp, #8
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f001 fb48 	bl	8007a9c <USBD_LL_Start>

  return USBD_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	bc80      	pop	{r7}
 8006428:	4770      	bx	lr

0800642a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800642a:	b580      	push	{r7, lr}
 800642c:	b084      	sub	sp, #16
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	460b      	mov	r3, r1
 8006434:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006436:	2302      	movs	r3, #2
 8006438:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00c      	beq.n	800645e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	78fa      	ldrb	r2, [r7, #3]
 800644e:	4611      	mov	r1, r2
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	4798      	blx	r3
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800645e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	460b      	mov	r3, r1
 8006472:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	78fa      	ldrb	r2, [r7, #3]
 800647e:	4611      	mov	r1, r2
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	4798      	blx	r3

  return USBD_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b082      	sub	sp, #8
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
 8006496:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fecb 	bl	800723c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80064b4:	461a      	mov	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80064c2:	f003 031f 	and.w	r3, r3, #31
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d00c      	beq.n	80064e4 <USBD_LL_SetupStage+0x56>
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d302      	bcc.n	80064d4 <USBD_LL_SetupStage+0x46>
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d010      	beq.n	80064f4 <USBD_LL_SetupStage+0x66>
 80064d2:	e017      	b.n	8006504 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f9cb 	bl	8006878 <USBD_StdDevReq>
      break;
 80064e2:	e01a      	b.n	800651a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80064ea:	4619      	mov	r1, r3
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 fa2d 	bl	800694c <USBD_StdItfReq>
      break;
 80064f2:	e012      	b.n	800651a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80064fa:	4619      	mov	r1, r3
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 fa6b 	bl	80069d8 <USBD_StdEPReq>
      break;
 8006502:	e00a      	b.n	800651a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800650a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800650e:	b2db      	uxtb	r3, r3
 8006510:	4619      	mov	r1, r3
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f001 fb22 	bl	8007b5c <USBD_LL_StallEP>
      break;
 8006518:	bf00      	nop
  }

  return USBD_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3708      	adds	r7, #8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	460b      	mov	r3, r1
 800652e:	607a      	str	r2, [r7, #4]
 8006530:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006532:	7afb      	ldrb	r3, [r7, #11]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d14b      	bne.n	80065d0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800653e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006546:	2b03      	cmp	r3, #3
 8006548:	d134      	bne.n	80065b4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	429a      	cmp	r2, r3
 8006554:	d919      	bls.n	800658a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	1ad2      	subs	r2, r2, r3
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800656c:	429a      	cmp	r2, r3
 800656e:	d203      	bcs.n	8006578 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006574:	b29b      	uxth	r3, r3
 8006576:	e002      	b.n	800657e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800657c:	b29b      	uxth	r3, r3
 800657e:	461a      	mov	r2, r3
 8006580:	6879      	ldr	r1, [r7, #4]
 8006582:	68f8      	ldr	r0, [r7, #12]
 8006584:	f000 ff4c 	bl	8007420 <USBD_CtlContinueRx>
 8006588:	e038      	b.n	80065fc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00a      	beq.n	80065ac <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800659c:	2b03      	cmp	r3, #3
 800659e:	d105      	bne.n	80065ac <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 ff49 	bl	8007444 <USBD_CtlSendStatus>
 80065b2:	e023      	b.n	80065fc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80065ba:	2b05      	cmp	r3, #5
 80065bc:	d11e      	bne.n	80065fc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80065c6:	2100      	movs	r1, #0
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f001 fac7 	bl	8007b5c <USBD_LL_StallEP>
 80065ce:	e015      	b.n	80065fc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00d      	beq.n	80065f8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80065e2:	2b03      	cmp	r3, #3
 80065e4:	d108      	bne.n	80065f8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	7afa      	ldrb	r2, [r7, #11]
 80065f0:	4611      	mov	r1, r2
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	4798      	blx	r3
 80065f6:	e001      	b.n	80065fc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80065f8:	2302      	movs	r3, #2
 80065fa:	e000      	b.n	80065fe <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3718      	adds	r7, #24
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}

08006606 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006606:	b580      	push	{r7, lr}
 8006608:	b086      	sub	sp, #24
 800660a:	af00      	add	r7, sp, #0
 800660c:	60f8      	str	r0, [r7, #12]
 800660e:	460b      	mov	r3, r1
 8006610:	607a      	str	r2, [r7, #4]
 8006612:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006614:	7afb      	ldrb	r3, [r7, #11]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d17f      	bne.n	800671a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	3314      	adds	r3, #20
 800661e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006626:	2b02      	cmp	r3, #2
 8006628:	d15c      	bne.n	80066e4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	429a      	cmp	r2, r3
 8006634:	d915      	bls.n	8006662 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	1ad2      	subs	r2, r2, r3
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	b29b      	uxth	r3, r3
 800664a:	461a      	mov	r2, r3
 800664c:	6879      	ldr	r1, [r7, #4]
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f000 feb6 	bl	80073c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006654:	2300      	movs	r3, #0
 8006656:	2200      	movs	r2, #0
 8006658:	2100      	movs	r1, #0
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f001 fb23 	bl	8007ca6 <USBD_LL_PrepareReceive>
 8006660:	e04e      	b.n	8006700 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	6912      	ldr	r2, [r2, #16]
 800666a:	fbb3 f1f2 	udiv	r1, r3, r2
 800666e:	fb02 f201 	mul.w	r2, r2, r1
 8006672:	1a9b      	subs	r3, r3, r2
 8006674:	2b00      	cmp	r3, #0
 8006676:	d11c      	bne.n	80066b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	689a      	ldr	r2, [r3, #8]
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006680:	429a      	cmp	r2, r3
 8006682:	d316      	bcc.n	80066b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	689a      	ldr	r2, [r3, #8]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800668e:	429a      	cmp	r2, r3
 8006690:	d20f      	bcs.n	80066b2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006692:	2200      	movs	r2, #0
 8006694:	2100      	movs	r1, #0
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 fe92 	bl	80073c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066a4:	2300      	movs	r3, #0
 80066a6:	2200      	movs	r2, #0
 80066a8:	2100      	movs	r1, #0
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f001 fafb 	bl	8007ca6 <USBD_LL_PrepareReceive>
 80066b0:	e026      	b.n	8006700 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00a      	beq.n	80066d4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80066c4:	2b03      	cmp	r3, #3
 80066c6:	d105      	bne.n	80066d4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	68f8      	ldr	r0, [r7, #12]
 80066d2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80066d4:	2180      	movs	r1, #128	; 0x80
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f001 fa40 	bl	8007b5c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 fec4 	bl	800746a <USBD_CtlReceiveStatus>
 80066e2:	e00d      	b.n	8006700 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d004      	beq.n	80066f8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d103      	bne.n	8006700 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80066f8:	2180      	movs	r1, #128	; 0x80
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f001 fa2e 	bl	8007b5c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006706:	2b01      	cmp	r3, #1
 8006708:	d11d      	bne.n	8006746 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff fe83 	bl	8006416 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006718:	e015      	b.n	8006746 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00d      	beq.n	8006742 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800672c:	2b03      	cmp	r3, #3
 800672e:	d108      	bne.n	8006742 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	7afa      	ldrb	r2, [r7, #11]
 800673a:	4611      	mov	r1, r2
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	4798      	blx	r3
 8006740:	e001      	b.n	8006746 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006742:	2302      	movs	r3, #2
 8006744:	e000      	b.n	8006748 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006758:	2340      	movs	r3, #64	; 0x40
 800675a:	2200      	movs	r2, #0
 800675c:	2100      	movs	r1, #0
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f001 f9b7 	bl	8007ad2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2240      	movs	r2, #64	; 0x40
 8006770:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006774:	2340      	movs	r3, #64	; 0x40
 8006776:	2200      	movs	r2, #0
 8006778:	2180      	movs	r1, #128	; 0x80
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 f9a9 	bl	8007ad2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2240      	movs	r2, #64	; 0x40
 800678a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d009      	beq.n	80067c8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6852      	ldr	r2, [r2, #4]
 80067c0:	b2d2      	uxtb	r2, r2
 80067c2:	4611      	mov	r1, r2
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	4798      	blx	r3
  }

  return USBD_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
 80067da:	460b      	mov	r3, r1
 80067dc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	78fa      	ldrb	r2, [r7, #3]
 80067e2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bc80      	pop	{r7}
 80067ee:	4770      	bx	lr

080067f0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2204      	movs	r2, #4
 8006808:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr

08006818 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006826:	2b04      	cmp	r3, #4
 8006828:	d105      	bne.n	8006836 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	bc80      	pop	{r7}
 8006840:	4770      	bx	lr

08006842 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006842:	b580      	push	{r7, lr}
 8006844:	b082      	sub	sp, #8
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006850:	2b03      	cmp	r3, #3
 8006852:	d10b      	bne.n	800686c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800685a:	69db      	ldr	r3, [r3, #28]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d005      	beq.n	800686c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006866:	69db      	ldr	r3, [r3, #28]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3708      	adds	r7, #8
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
	...

08006878 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800688e:	2b20      	cmp	r3, #32
 8006890:	d004      	beq.n	800689c <USBD_StdDevReq+0x24>
 8006892:	2b40      	cmp	r3, #64	; 0x40
 8006894:	d002      	beq.n	800689c <USBD_StdDevReq+0x24>
 8006896:	2b00      	cmp	r3, #0
 8006898:	d008      	beq.n	80068ac <USBD_StdDevReq+0x34>
 800689a:	e04c      	b.n	8006936 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	6839      	ldr	r1, [r7, #0]
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	4798      	blx	r3
      break;
 80068aa:	e049      	b.n	8006940 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	785b      	ldrb	r3, [r3, #1]
 80068b0:	2b09      	cmp	r3, #9
 80068b2:	d83a      	bhi.n	800692a <USBD_StdDevReq+0xb2>
 80068b4:	a201      	add	r2, pc, #4	; (adr r2, 80068bc <USBD_StdDevReq+0x44>)
 80068b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ba:	bf00      	nop
 80068bc:	0800690d 	.word	0x0800690d
 80068c0:	08006921 	.word	0x08006921
 80068c4:	0800692b 	.word	0x0800692b
 80068c8:	08006917 	.word	0x08006917
 80068cc:	0800692b 	.word	0x0800692b
 80068d0:	080068ef 	.word	0x080068ef
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	0800692b 	.word	0x0800692b
 80068dc:	08006903 	.word	0x08006903
 80068e0:	080068f9 	.word	0x080068f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f9d4 	bl	8006c94 <USBD_GetDescriptor>
          break;
 80068ec:	e022      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fb37 	bl	8006f64 <USBD_SetAddress>
          break;
 80068f6:	e01d      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fb74 	bl	8006fe8 <USBD_SetConfig>
          break;
 8006900:	e018      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 fbfd 	bl	8007104 <USBD_GetConfig>
          break;
 800690a:	e013      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800690c:	6839      	ldr	r1, [r7, #0]
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fc2c 	bl	800716c <USBD_GetStatus>
          break;
 8006914:	e00e      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006916:	6839      	ldr	r1, [r7, #0]
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 fc5a 	bl	80071d2 <USBD_SetFeature>
          break;
 800691e:	e009      	b.n	8006934 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006920:	6839      	ldr	r1, [r7, #0]
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 fc69 	bl	80071fa <USBD_ClrFeature>
          break;
 8006928:	e004      	b.n	8006934 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 fcc1 	bl	80072b4 <USBD_CtlError>
          break;
 8006932:	bf00      	nop
      }
      break;
 8006934:	e004      	b.n	8006940 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006936:	6839      	ldr	r1, [r7, #0]
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 fcbb 	bl	80072b4 <USBD_CtlError>
      break;
 800693e:	bf00      	nop
  }

  return ret;
 8006940:	7bfb      	ldrb	r3, [r7, #15]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop

0800694c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006956:	2300      	movs	r3, #0
 8006958:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006962:	2b20      	cmp	r3, #32
 8006964:	d003      	beq.n	800696e <USBD_StdItfReq+0x22>
 8006966:	2b40      	cmp	r3, #64	; 0x40
 8006968:	d001      	beq.n	800696e <USBD_StdItfReq+0x22>
 800696a:	2b00      	cmp	r3, #0
 800696c:	d12a      	bne.n	80069c4 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006974:	3b01      	subs	r3, #1
 8006976:	2b02      	cmp	r3, #2
 8006978:	d81d      	bhi.n	80069b6 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	889b      	ldrh	r3, [r3, #4]
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b01      	cmp	r3, #1
 8006982:	d813      	bhi.n	80069ac <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	6839      	ldr	r1, [r7, #0]
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	4798      	blx	r3
 8006992:	4603      	mov	r3, r0
 8006994:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	88db      	ldrh	r3, [r3, #6]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d110      	bne.n	80069c0 <USBD_StdItfReq+0x74>
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d10d      	bne.n	80069c0 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fd4d 	bl	8007444 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80069aa:	e009      	b.n	80069c0 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fc80 	bl	80072b4 <USBD_CtlError>
          break;
 80069b4:	e004      	b.n	80069c0 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80069b6:	6839      	ldr	r1, [r7, #0]
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fc7b 	bl	80072b4 <USBD_CtlError>
          break;
 80069be:	e000      	b.n	80069c2 <USBD_StdItfReq+0x76>
          break;
 80069c0:	bf00      	nop
      }
      break;
 80069c2:	e004      	b.n	80069ce <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80069c4:	6839      	ldr	r1, [r7, #0]
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fc74 	bl	80072b4 <USBD_CtlError>
      break;
 80069cc:	bf00      	nop
  }

  return USBD_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80069e2:	2300      	movs	r3, #0
 80069e4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	889b      	ldrh	r3, [r3, #4]
 80069ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80069f4:	2b20      	cmp	r3, #32
 80069f6:	d004      	beq.n	8006a02 <USBD_StdEPReq+0x2a>
 80069f8:	2b40      	cmp	r3, #64	; 0x40
 80069fa:	d002      	beq.n	8006a02 <USBD_StdEPReq+0x2a>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d008      	beq.n	8006a12 <USBD_StdEPReq+0x3a>
 8006a00:	e13d      	b.n	8006c7e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	6839      	ldr	r1, [r7, #0]
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	4798      	blx	r3
      break;
 8006a10:	e13a      	b.n	8006c88 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a1a:	2b20      	cmp	r3, #32
 8006a1c:	d10a      	bne.n	8006a34 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	6839      	ldr	r1, [r7, #0]
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	4798      	blx	r3
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	e12a      	b.n	8006c8a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	785b      	ldrb	r3, [r3, #1]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d03e      	beq.n	8006aba <USBD_StdEPReq+0xe2>
 8006a3c:	2b03      	cmp	r3, #3
 8006a3e:	d002      	beq.n	8006a46 <USBD_StdEPReq+0x6e>
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d070      	beq.n	8006b26 <USBD_StdEPReq+0x14e>
 8006a44:	e115      	b.n	8006c72 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d002      	beq.n	8006a56 <USBD_StdEPReq+0x7e>
 8006a50:	2b03      	cmp	r3, #3
 8006a52:	d015      	beq.n	8006a80 <USBD_StdEPReq+0xa8>
 8006a54:	e02b      	b.n	8006aae <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a56:	7bbb      	ldrb	r3, [r7, #14]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00c      	beq.n	8006a76 <USBD_StdEPReq+0x9e>
 8006a5c:	7bbb      	ldrb	r3, [r7, #14]
 8006a5e:	2b80      	cmp	r3, #128	; 0x80
 8006a60:	d009      	beq.n	8006a76 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006a62:	7bbb      	ldrb	r3, [r7, #14]
 8006a64:	4619      	mov	r1, r3
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f001 f878 	bl	8007b5c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006a6c:	2180      	movs	r1, #128	; 0x80
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f001 f874 	bl	8007b5c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a74:	e020      	b.n	8006ab8 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8006a76:	6839      	ldr	r1, [r7, #0]
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fc1b 	bl	80072b4 <USBD_CtlError>
              break;
 8006a7e:	e01b      	b.n	8006ab8 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	885b      	ldrh	r3, [r3, #2]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10e      	bne.n	8006aa6 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006a88:	7bbb      	ldrb	r3, [r7, #14]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00b      	beq.n	8006aa6 <USBD_StdEPReq+0xce>
 8006a8e:	7bbb      	ldrb	r3, [r7, #14]
 8006a90:	2b80      	cmp	r3, #128	; 0x80
 8006a92:	d008      	beq.n	8006aa6 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	88db      	ldrh	r3, [r3, #6]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d104      	bne.n	8006aa6 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006a9c:	7bbb      	ldrb	r3, [r7, #14]
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 f85b 	bl	8007b5c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fccc 	bl	8007444 <USBD_CtlSendStatus>

              break;
 8006aac:	e004      	b.n	8006ab8 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8006aae:	6839      	ldr	r1, [r7, #0]
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fbff 	bl	80072b4 <USBD_CtlError>
              break;
 8006ab6:	bf00      	nop
          }
          break;
 8006ab8:	e0e0      	b.n	8006c7c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d002      	beq.n	8006aca <USBD_StdEPReq+0xf2>
 8006ac4:	2b03      	cmp	r3, #3
 8006ac6:	d015      	beq.n	8006af4 <USBD_StdEPReq+0x11c>
 8006ac8:	e026      	b.n	8006b18 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006aca:	7bbb      	ldrb	r3, [r7, #14]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00c      	beq.n	8006aea <USBD_StdEPReq+0x112>
 8006ad0:	7bbb      	ldrb	r3, [r7, #14]
 8006ad2:	2b80      	cmp	r3, #128	; 0x80
 8006ad4:	d009      	beq.n	8006aea <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006ad6:	7bbb      	ldrb	r3, [r7, #14]
 8006ad8:	4619      	mov	r1, r3
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f001 f83e 	bl	8007b5c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006ae0:	2180      	movs	r1, #128	; 0x80
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f001 f83a 	bl	8007b5c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006ae8:	e01c      	b.n	8006b24 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8006aea:	6839      	ldr	r1, [r7, #0]
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fbe1 	bl	80072b4 <USBD_CtlError>
              break;
 8006af2:	e017      	b.n	8006b24 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	885b      	ldrh	r3, [r3, #2]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d112      	bne.n	8006b22 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006afc:	7bbb      	ldrb	r3, [r7, #14]
 8006afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d004      	beq.n	8006b10 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006b06:	7bbb      	ldrb	r3, [r7, #14]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f001 f845 	bl	8007b9a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fc97 	bl	8007444 <USBD_CtlSendStatus>
              }
              break;
 8006b16:	e004      	b.n	8006b22 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8006b18:	6839      	ldr	r1, [r7, #0]
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fbca 	bl	80072b4 <USBD_CtlError>
              break;
 8006b20:	e000      	b.n	8006b24 <USBD_StdEPReq+0x14c>
              break;
 8006b22:	bf00      	nop
          }
          break;
 8006b24:	e0aa      	b.n	8006c7c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d002      	beq.n	8006b36 <USBD_StdEPReq+0x15e>
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	d032      	beq.n	8006b9a <USBD_StdEPReq+0x1c2>
 8006b34:	e097      	b.n	8006c66 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b36:	7bbb      	ldrb	r3, [r7, #14]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d007      	beq.n	8006b4c <USBD_StdEPReq+0x174>
 8006b3c:	7bbb      	ldrb	r3, [r7, #14]
 8006b3e:	2b80      	cmp	r3, #128	; 0x80
 8006b40:	d004      	beq.n	8006b4c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8006b42:	6839      	ldr	r1, [r7, #0]
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 fbb5 	bl	80072b4 <USBD_CtlError>
                break;
 8006b4a:	e091      	b.n	8006c70 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	da0b      	bge.n	8006b6c <USBD_StdEPReq+0x194>
 8006b54:	7bbb      	ldrb	r3, [r7, #14]
 8006b56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	3310      	adds	r3, #16
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	4413      	add	r3, r2
 8006b68:	3304      	adds	r3, #4
 8006b6a:	e00b      	b.n	8006b84 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006b6c:	7bbb      	ldrb	r3, [r7, #14]
 8006b6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b72:	4613      	mov	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	4413      	add	r3, r2
 8006b82:	3304      	adds	r3, #4
 8006b84:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	4619      	mov	r1, r3
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fbf8 	bl	8007388 <USBD_CtlSendData>
              break;
 8006b98:	e06a      	b.n	8006c70 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006b9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	da11      	bge.n	8006bc6 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006ba2:	7bbb      	ldrb	r3, [r7, #14]
 8006ba4:	f003 020f 	and.w	r2, r3, #15
 8006ba8:	6879      	ldr	r1, [r7, #4]
 8006baa:	4613      	mov	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	3318      	adds	r3, #24
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d117      	bne.n	8006bec <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006bbc:	6839      	ldr	r1, [r7, #0]
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fb78 	bl	80072b4 <USBD_CtlError>
                  break;
 8006bc4:	e054      	b.n	8006c70 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006bc6:	7bbb      	ldrb	r3, [r7, #14]
 8006bc8:	f003 020f 	and.w	r2, r3, #15
 8006bcc:	6879      	ldr	r1, [r7, #4]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	4413      	add	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d104      	bne.n	8006bec <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006be2:	6839      	ldr	r1, [r7, #0]
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fb65 	bl	80072b4 <USBD_CtlError>
                  break;
 8006bea:	e041      	b.n	8006c70 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	da0b      	bge.n	8006c0c <USBD_StdEPReq+0x234>
 8006bf4:	7bbb      	ldrb	r3, [r7, #14]
 8006bf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	3310      	adds	r3, #16
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	4413      	add	r3, r2
 8006c08:	3304      	adds	r3, #4
 8006c0a:	e00b      	b.n	8006c24 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c0c:	7bbb      	ldrb	r3, [r7, #14]
 8006c0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	4413      	add	r3, r2
 8006c22:	3304      	adds	r3, #4
 8006c24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c26:	7bbb      	ldrb	r3, [r7, #14]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d002      	beq.n	8006c32 <USBD_StdEPReq+0x25a>
 8006c2c:	7bbb      	ldrb	r3, [r7, #14]
 8006c2e:	2b80      	cmp	r3, #128	; 0x80
 8006c30:	d103      	bne.n	8006c3a <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	e00e      	b.n	8006c58 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006c3a:	7bbb      	ldrb	r3, [r7, #14]
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 ffca 	bl	8007bd8 <USBD_LL_IsStallEP>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	601a      	str	r2, [r3, #0]
 8006c50:	e002      	b.n	8006c58 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2200      	movs	r2, #0
 8006c56:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2202      	movs	r2, #2
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 fb92 	bl	8007388 <USBD_CtlSendData>
              break;
 8006c64:	e004      	b.n	8006c70 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fb23 	bl	80072b4 <USBD_CtlError>
              break;
 8006c6e:	bf00      	nop
          }
          break;
 8006c70:	e004      	b.n	8006c7c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006c72:	6839      	ldr	r1, [r7, #0]
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 fb1d 	bl	80072b4 <USBD_CtlError>
          break;
 8006c7a:	bf00      	nop
      }
      break;
 8006c7c:	e004      	b.n	8006c88 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8006c7e:	6839      	ldr	r1, [r7, #0]
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 fb17 	bl	80072b4 <USBD_CtlError>
      break;
 8006c86:	bf00      	nop
  }

  return ret;
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
	...

08006c94 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	885b      	ldrh	r3, [r3, #2]
 8006cae:	0a1b      	lsrs	r3, r3, #8
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	2b06      	cmp	r3, #6
 8006cb6:	f200 8128 	bhi.w	8006f0a <USBD_GetDescriptor+0x276>
 8006cba:	a201      	add	r2, pc, #4	; (adr r2, 8006cc0 <USBD_GetDescriptor+0x2c>)
 8006cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc0:	08006cdd 	.word	0x08006cdd
 8006cc4:	08006cf5 	.word	0x08006cf5
 8006cc8:	08006d35 	.word	0x08006d35
 8006ccc:	08006f0b 	.word	0x08006f0b
 8006cd0:	08006f0b 	.word	0x08006f0b
 8006cd4:	08006eab 	.word	0x08006eab
 8006cd8:	08006ed7 	.word	0x08006ed7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	7c12      	ldrb	r2, [r2, #16]
 8006ce8:	f107 0108 	add.w	r1, r7, #8
 8006cec:	4610      	mov	r0, r2
 8006cee:	4798      	blx	r3
 8006cf0:	60f8      	str	r0, [r7, #12]
      break;
 8006cf2:	e112      	b.n	8006f1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	7c1b      	ldrb	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10d      	bne.n	8006d18 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d04:	f107 0208 	add.w	r2, r7, #8
 8006d08:	4610      	mov	r0, r2
 8006d0a:	4798      	blx	r3
 8006d0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	3301      	adds	r3, #1
 8006d12:	2202      	movs	r2, #2
 8006d14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006d16:	e100      	b.n	8006f1a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d20:	f107 0208 	add.w	r2, r7, #8
 8006d24:	4610      	mov	r0, r2
 8006d26:	4798      	blx	r3
 8006d28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	2202      	movs	r2, #2
 8006d30:	701a      	strb	r2, [r3, #0]
      break;
 8006d32:	e0f2      	b.n	8006f1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	885b      	ldrh	r3, [r3, #2]
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b05      	cmp	r3, #5
 8006d3c:	f200 80ac 	bhi.w	8006e98 <USBD_GetDescriptor+0x204>
 8006d40:	a201      	add	r2, pc, #4	; (adr r2, 8006d48 <USBD_GetDescriptor+0xb4>)
 8006d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d46:	bf00      	nop
 8006d48:	08006d61 	.word	0x08006d61
 8006d4c:	08006d95 	.word	0x08006d95
 8006d50:	08006dc9 	.word	0x08006dc9
 8006d54:	08006dfd 	.word	0x08006dfd
 8006d58:	08006e31 	.word	0x08006e31
 8006d5c:	08006e65 	.word	0x08006e65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00b      	beq.n	8006d84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	7c12      	ldrb	r2, [r2, #16]
 8006d78:	f107 0108 	add.w	r1, r7, #8
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	4798      	blx	r3
 8006d80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d82:	e091      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d84:	6839      	ldr	r1, [r7, #0]
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 fa94 	bl	80072b4 <USBD_CtlError>
            err++;
 8006d8c:	7afb      	ldrb	r3, [r7, #11]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	72fb      	strb	r3, [r7, #11]
          break;
 8006d92:	e089      	b.n	8006ea8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00b      	beq.n	8006db8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	7c12      	ldrb	r2, [r2, #16]
 8006dac:	f107 0108 	add.w	r1, r7, #8
 8006db0:	4610      	mov	r0, r2
 8006db2:	4798      	blx	r3
 8006db4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006db6:	e077      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fa7a 	bl	80072b4 <USBD_CtlError>
            err++;
 8006dc0:	7afb      	ldrb	r3, [r7, #11]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	72fb      	strb	r3, [r7, #11]
          break;
 8006dc6:	e06f      	b.n	8006ea8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d00b      	beq.n	8006dec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	7c12      	ldrb	r2, [r2, #16]
 8006de0:	f107 0108 	add.w	r1, r7, #8
 8006de4:	4610      	mov	r0, r2
 8006de6:	4798      	blx	r3
 8006de8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dea:	e05d      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006dec:	6839      	ldr	r1, [r7, #0]
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 fa60 	bl	80072b4 <USBD_CtlError>
            err++;
 8006df4:	7afb      	ldrb	r3, [r7, #11]
 8006df6:	3301      	adds	r3, #1
 8006df8:	72fb      	strb	r3, [r7, #11]
          break;
 8006dfa:	e055      	b.n	8006ea8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00b      	beq.n	8006e20 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	7c12      	ldrb	r2, [r2, #16]
 8006e14:	f107 0108 	add.w	r1, r7, #8
 8006e18:	4610      	mov	r0, r2
 8006e1a:	4798      	blx	r3
 8006e1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e1e:	e043      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e20:	6839      	ldr	r1, [r7, #0]
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 fa46 	bl	80072b4 <USBD_CtlError>
            err++;
 8006e28:	7afb      	ldrb	r3, [r7, #11]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e2e:	e03b      	b.n	8006ea8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00b      	beq.n	8006e54 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	7c12      	ldrb	r2, [r2, #16]
 8006e48:	f107 0108 	add.w	r1, r7, #8
 8006e4c:	4610      	mov	r0, r2
 8006e4e:	4798      	blx	r3
 8006e50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e52:	e029      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e54:	6839      	ldr	r1, [r7, #0]
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fa2c 	bl	80072b4 <USBD_CtlError>
            err++;
 8006e5c:	7afb      	ldrb	r3, [r7, #11]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	72fb      	strb	r3, [r7, #11]
          break;
 8006e62:	e021      	b.n	8006ea8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	7c12      	ldrb	r2, [r2, #16]
 8006e7c:	f107 0108 	add.w	r1, r7, #8
 8006e80:	4610      	mov	r0, r2
 8006e82:	4798      	blx	r3
 8006e84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e86:	e00f      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fa12 	bl	80072b4 <USBD_CtlError>
            err++;
 8006e90:	7afb      	ldrb	r3, [r7, #11]
 8006e92:	3301      	adds	r3, #1
 8006e94:	72fb      	strb	r3, [r7, #11]
          break;
 8006e96:	e007      	b.n	8006ea8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa0a 	bl	80072b4 <USBD_CtlError>
          err++;
 8006ea0:	7afb      	ldrb	r3, [r7, #11]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006ea6:	e038      	b.n	8006f1a <USBD_GetDescriptor+0x286>
 8006ea8:	e037      	b.n	8006f1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	7c1b      	ldrb	r3, [r3, #16]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d109      	bne.n	8006ec6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eba:	f107 0208 	add.w	r2, r7, #8
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4798      	blx	r3
 8006ec2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ec4:	e029      	b.n	8006f1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006ec6:	6839      	ldr	r1, [r7, #0]
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f9f3 	bl	80072b4 <USBD_CtlError>
        err++;
 8006ece:	7afb      	ldrb	r3, [r7, #11]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	72fb      	strb	r3, [r7, #11]
      break;
 8006ed4:	e021      	b.n	8006f1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	7c1b      	ldrb	r3, [r3, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10d      	bne.n	8006efa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee6:	f107 0208 	add.w	r2, r7, #8
 8006eea:	4610      	mov	r0, r2
 8006eec:	4798      	blx	r3
 8006eee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	2207      	movs	r2, #7
 8006ef6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ef8:	e00f      	b.n	8006f1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006efa:	6839      	ldr	r1, [r7, #0]
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f9d9 	bl	80072b4 <USBD_CtlError>
        err++;
 8006f02:	7afb      	ldrb	r3, [r7, #11]
 8006f04:	3301      	adds	r3, #1
 8006f06:	72fb      	strb	r3, [r7, #11]
      break;
 8006f08:	e007      	b.n	8006f1a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006f0a:	6839      	ldr	r1, [r7, #0]
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f9d1 	bl	80072b4 <USBD_CtlError>
      err++;
 8006f12:	7afb      	ldrb	r3, [r7, #11]
 8006f14:	3301      	adds	r3, #1
 8006f16:	72fb      	strb	r3, [r7, #11]
      break;
 8006f18:	bf00      	nop
  }

  if (err != 0U)
 8006f1a:	7afb      	ldrb	r3, [r7, #11]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d11c      	bne.n	8006f5a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006f20:	893b      	ldrh	r3, [r7, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d011      	beq.n	8006f4a <USBD_GetDescriptor+0x2b6>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	88db      	ldrh	r3, [r3, #6]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00d      	beq.n	8006f4a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	88da      	ldrh	r2, [r3, #6]
 8006f32:	893b      	ldrh	r3, [r7, #8]
 8006f34:	4293      	cmp	r3, r2
 8006f36:	bf28      	it	cs
 8006f38:	4613      	movcs	r3, r2
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006f3e:	893b      	ldrh	r3, [r7, #8]
 8006f40:	461a      	mov	r2, r3
 8006f42:	68f9      	ldr	r1, [r7, #12]
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fa1f 	bl	8007388 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	88db      	ldrh	r3, [r3, #6]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d104      	bne.n	8006f5c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fa76 	bl	8007444 <USBD_CtlSendStatus>
 8006f58:	e000      	b.n	8006f5c <USBD_GetDescriptor+0x2c8>
    return;
 8006f5a:	bf00      	nop
    }
  }
}
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop

08006f64 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	889b      	ldrh	r3, [r3, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d130      	bne.n	8006fd8 <USBD_SetAddress+0x74>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	88db      	ldrh	r3, [r3, #6]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d12c      	bne.n	8006fd8 <USBD_SetAddress+0x74>
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	885b      	ldrh	r3, [r3, #2]
 8006f82:	2b7f      	cmp	r3, #127	; 0x7f
 8006f84:	d828      	bhi.n	8006fd8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	885b      	ldrh	r3, [r3, #2]
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d104      	bne.n	8006fa6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f988 	bl	80072b4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fa4:	e01c      	b.n	8006fe0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	7bfa      	ldrb	r2, [r7, #15]
 8006faa:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fe35 	bl	8007c22 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fa43 	bl	8007444 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006fbe:	7bfb      	ldrb	r3, [r7, #15]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d004      	beq.n	8006fce <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2202      	movs	r2, #2
 8006fc8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fcc:	e008      	b.n	8006fe0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fd6:	e003      	b.n	8006fe0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f96a 	bl	80072b4 <USBD_CtlError>
  }
}
 8006fe0:	bf00      	nop
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	885b      	ldrh	r3, [r3, #2]
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	4b41      	ldr	r3, [pc, #260]	; (8007100 <USBD_SetConfig+0x118>)
 8006ffa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006ffc:	4b40      	ldr	r3, [pc, #256]	; (8007100 <USBD_SetConfig+0x118>)
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d904      	bls.n	800700e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f954 	bl	80072b4 <USBD_CtlError>
 800700c:	e075      	b.n	80070fa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007014:	2b02      	cmp	r3, #2
 8007016:	d002      	beq.n	800701e <USBD_SetConfig+0x36>
 8007018:	2b03      	cmp	r3, #3
 800701a:	d023      	beq.n	8007064 <USBD_SetConfig+0x7c>
 800701c:	e062      	b.n	80070e4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800701e:	4b38      	ldr	r3, [pc, #224]	; (8007100 <USBD_SetConfig+0x118>)
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d01a      	beq.n	800705c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007026:	4b36      	ldr	r3, [pc, #216]	; (8007100 <USBD_SetConfig+0x118>)
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2203      	movs	r2, #3
 8007034:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007038:	4b31      	ldr	r3, [pc, #196]	; (8007100 <USBD_SetConfig+0x118>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	4619      	mov	r1, r3
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff f9f3 	bl	800642a <USBD_SetClassConfig>
 8007044:	4603      	mov	r3, r0
 8007046:	2b02      	cmp	r3, #2
 8007048:	d104      	bne.n	8007054 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f931 	bl	80072b4 <USBD_CtlError>
            return;
 8007052:	e052      	b.n	80070fa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f9f5 	bl	8007444 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800705a:	e04e      	b.n	80070fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 f9f1 	bl	8007444 <USBD_CtlSendStatus>
        break;
 8007062:	e04a      	b.n	80070fa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007064:	4b26      	ldr	r3, [pc, #152]	; (8007100 <USBD_SetConfig+0x118>)
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d112      	bne.n	8007092 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2202      	movs	r2, #2
 8007070:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007074:	4b22      	ldr	r3, [pc, #136]	; (8007100 <USBD_SetConfig+0x118>)
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800707e:	4b20      	ldr	r3, [pc, #128]	; (8007100 <USBD_SetConfig+0x118>)
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	4619      	mov	r1, r3
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff f9ef 	bl	8006468 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f9da 	bl	8007444 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007090:	e033      	b.n	80070fa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007092:	4b1b      	ldr	r3, [pc, #108]	; (8007100 <USBD_SetConfig+0x118>)
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	461a      	mov	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d01d      	beq.n	80070dc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	4619      	mov	r1, r3
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f7ff f9dd 	bl	8006468 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80070ae:	4b14      	ldr	r3, [pc, #80]	; (8007100 <USBD_SetConfig+0x118>)
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	461a      	mov	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80070b8:	4b11      	ldr	r3, [pc, #68]	; (8007100 <USBD_SetConfig+0x118>)
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	4619      	mov	r1, r3
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff f9b3 	bl	800642a <USBD_SetClassConfig>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d104      	bne.n	80070d4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f8f1 	bl	80072b4 <USBD_CtlError>
            return;
 80070d2:	e012      	b.n	80070fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f9b5 	bl	8007444 <USBD_CtlSendStatus>
        break;
 80070da:	e00e      	b.n	80070fa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 f9b1 	bl	8007444 <USBD_CtlSendStatus>
        break;
 80070e2:	e00a      	b.n	80070fa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80070e4:	6839      	ldr	r1, [r7, #0]
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 f8e4 	bl	80072b4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80070ec:	4b04      	ldr	r3, [pc, #16]	; (8007100 <USBD_SetConfig+0x118>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7ff f9b8 	bl	8006468 <USBD_ClrClassConfig>
        break;
 80070f8:	bf00      	nop
    }
  }
}
 80070fa:	3708      	adds	r7, #8
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	20000200 	.word	0x20000200

08007104 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	88db      	ldrh	r3, [r3, #6]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d004      	beq.n	8007120 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007116:	6839      	ldr	r1, [r7, #0]
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 f8cb 	bl	80072b4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800711e:	e021      	b.n	8007164 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007126:	2b01      	cmp	r3, #1
 8007128:	db17      	blt.n	800715a <USBD_GetConfig+0x56>
 800712a:	2b02      	cmp	r3, #2
 800712c:	dd02      	ble.n	8007134 <USBD_GetConfig+0x30>
 800712e:	2b03      	cmp	r3, #3
 8007130:	d00b      	beq.n	800714a <USBD_GetConfig+0x46>
 8007132:	e012      	b.n	800715a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	3308      	adds	r3, #8
 800713e:	2201      	movs	r2, #1
 8007140:	4619      	mov	r1, r3
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 f920 	bl	8007388 <USBD_CtlSendData>
        break;
 8007148:	e00c      	b.n	8007164 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	3304      	adds	r3, #4
 800714e:	2201      	movs	r2, #1
 8007150:	4619      	mov	r1, r3
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f918 	bl	8007388 <USBD_CtlSendData>
        break;
 8007158:	e004      	b.n	8007164 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800715a:	6839      	ldr	r1, [r7, #0]
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 f8a9 	bl	80072b4 <USBD_CtlError>
        break;
 8007162:	bf00      	nop
}
 8007164:	bf00      	nop
 8007166:	3708      	adds	r7, #8
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800717c:	3b01      	subs	r3, #1
 800717e:	2b02      	cmp	r3, #2
 8007180:	d81e      	bhi.n	80071c0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	88db      	ldrh	r3, [r3, #6]
 8007186:	2b02      	cmp	r3, #2
 8007188:	d004      	beq.n	8007194 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800718a:	6839      	ldr	r1, [r7, #0]
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f891 	bl	80072b4 <USBD_CtlError>
        break;
 8007192:	e01a      	b.n	80071ca <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d005      	beq.n	80071b0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	f043 0202 	orr.w	r2, r3, #2
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	330c      	adds	r3, #12
 80071b4:	2202      	movs	r2, #2
 80071b6:	4619      	mov	r1, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f8e5 	bl	8007388 <USBD_CtlSendData>
      break;
 80071be:	e004      	b.n	80071ca <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f876 	bl	80072b4 <USBD_CtlError>
      break;
 80071c8:	bf00      	nop
  }
}
 80071ca:	bf00      	nop
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b082      	sub	sp, #8
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	885b      	ldrh	r3, [r3, #2]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d106      	bne.n	80071f2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f929 	bl	8007444 <USBD_CtlSendStatus>
  }
}
 80071f2:	bf00      	nop
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b082      	sub	sp, #8
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
 8007202:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800720a:	3b01      	subs	r3, #1
 800720c:	2b02      	cmp	r3, #2
 800720e:	d80b      	bhi.n	8007228 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	885b      	ldrh	r3, [r3, #2]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d10c      	bne.n	8007232 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f90f 	bl	8007444 <USBD_CtlSendStatus>
      }
      break;
 8007226:	e004      	b.n	8007232 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007228:	6839      	ldr	r1, [r7, #0]
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f842 	bl	80072b4 <USBD_CtlError>
      break;
 8007230:	e000      	b.n	8007234 <USBD_ClrFeature+0x3a>
      break;
 8007232:	bf00      	nop
  }
}
 8007234:	bf00      	nop
 8007236:	3708      	adds	r7, #8
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	781a      	ldrb	r2, [r3, #0]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	785a      	ldrb	r2, [r3, #1]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	3302      	adds	r3, #2
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	b29a      	uxth	r2, r3
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	3303      	adds	r3, #3
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	b29b      	uxth	r3, r3
 8007266:	021b      	lsls	r3, r3, #8
 8007268:	b29b      	uxth	r3, r3
 800726a:	4413      	add	r3, r2
 800726c:	b29a      	uxth	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	3304      	adds	r3, #4
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	b29a      	uxth	r2, r3
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	3305      	adds	r3, #5
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	b29b      	uxth	r3, r3
 8007282:	021b      	lsls	r3, r3, #8
 8007284:	b29b      	uxth	r3, r3
 8007286:	4413      	add	r3, r2
 8007288:	b29a      	uxth	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	3306      	adds	r3, #6
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	b29a      	uxth	r2, r3
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	3307      	adds	r3, #7
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	021b      	lsls	r3, r3, #8
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	4413      	add	r3, r2
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	80da      	strh	r2, [r3, #6]

}
 80072aa:	bf00      	nop
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bc80      	pop	{r7}
 80072b2:	4770      	bx	lr

080072b4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80072be:	2180      	movs	r1, #128	; 0x80
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fc4b 	bl	8007b5c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80072c6:	2100      	movs	r1, #0
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fc47 	bl	8007b5c <USBD_LL_StallEP>
}
 80072ce:	bf00      	nop
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b086      	sub	sp, #24
 80072da:	af00      	add	r7, sp, #0
 80072dc:	60f8      	str	r0, [r7, #12]
 80072de:	60b9      	str	r1, [r7, #8]
 80072e0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80072e2:	2300      	movs	r3, #0
 80072e4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d032      	beq.n	8007352 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 f834 	bl	800735a <USBD_GetLen>
 80072f2:	4603      	mov	r3, r0
 80072f4:	3301      	adds	r3, #1
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	005b      	lsls	r3, r3, #1
 80072fa:	b29a      	uxth	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007300:	7dfb      	ldrb	r3, [r7, #23]
 8007302:	1c5a      	adds	r2, r3, #1
 8007304:	75fa      	strb	r2, [r7, #23]
 8007306:	461a      	mov	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	4413      	add	r3, r2
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	7812      	ldrb	r2, [r2, #0]
 8007310:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007312:	7dfb      	ldrb	r3, [r7, #23]
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	75fa      	strb	r2, [r7, #23]
 8007318:	461a      	mov	r2, r3
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	4413      	add	r3, r2
 800731e:	2203      	movs	r2, #3
 8007320:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007322:	e012      	b.n	800734a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	60fa      	str	r2, [r7, #12]
 800732a:	7dfa      	ldrb	r2, [r7, #23]
 800732c:	1c51      	adds	r1, r2, #1
 800732e:	75f9      	strb	r1, [r7, #23]
 8007330:	4611      	mov	r1, r2
 8007332:	68ba      	ldr	r2, [r7, #8]
 8007334:	440a      	add	r2, r1
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800733a:	7dfb      	ldrb	r3, [r7, #23]
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	75fa      	strb	r2, [r7, #23]
 8007340:	461a      	mov	r2, r3
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	4413      	add	r3, r2
 8007346:	2200      	movs	r2, #0
 8007348:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e8      	bne.n	8007324 <USBD_GetString+0x4e>
    }
  }
}
 8007352:	bf00      	nop
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800735a:	b480      	push	{r7}
 800735c:	b085      	sub	sp, #20
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007362:	2300      	movs	r3, #0
 8007364:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007366:	e005      	b.n	8007374 <USBD_GetLen+0x1a>
  {
    len++;
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	3301      	adds	r3, #1
 800736c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	3301      	adds	r3, #1
 8007372:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d1f5      	bne.n	8007368 <USBD_GetLen+0xe>
  }

  return len;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	bc80      	pop	{r7}
 8007386:	4770      	bx	lr

08007388 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	4613      	mov	r3, r2
 8007394:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2202      	movs	r2, #2
 800739a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800739e:	88fa      	ldrh	r2, [r7, #6]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80073a4:	88fa      	ldrh	r2, [r7, #6]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80073aa:	88fb      	ldrh	r3, [r7, #6]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	2100      	movs	r1, #0
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f000 fc55 	bl	8007c60 <USBD_LL_Transmit>

  return USBD_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80073ce:	88fb      	ldrh	r3, [r7, #6]
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	2100      	movs	r1, #0
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 fc43 	bl	8007c60 <USBD_LL_Transmit>

  return USBD_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	4613      	mov	r3, r2
 80073f0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2203      	movs	r2, #3
 80073f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80073fa:	88fa      	ldrh	r2, [r7, #6]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007402:	88fa      	ldrh	r2, [r7, #6]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800740a:	88fb      	ldrh	r3, [r7, #6]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	2100      	movs	r1, #0
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f000 fc48 	bl	8007ca6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800742e:	88fb      	ldrh	r3, [r7, #6]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	2100      	movs	r1, #0
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 fc36 	bl	8007ca6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2204      	movs	r2, #4
 8007450:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007454:	2300      	movs	r3, #0
 8007456:	2200      	movs	r2, #0
 8007458:	2100      	movs	r1, #0
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fc00 	bl	8007c60 <USBD_LL_Transmit>

  return USBD_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b082      	sub	sp, #8
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2205      	movs	r2, #5
 8007476:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800747a:	2300      	movs	r3, #0
 800747c:	2200      	movs	r2, #0
 800747e:	2100      	movs	r1, #0
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 fc10 	bl	8007ca6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007494:	2200      	movs	r2, #0
 8007496:	4912      	ldr	r1, [pc, #72]	; (80074e0 <MX_USB_DEVICE_Init+0x50>)
 8007498:	4812      	ldr	r0, [pc, #72]	; (80074e4 <MX_USB_DEVICE_Init+0x54>)
 800749a:	f7fe ff6c 	bl	8006376 <USBD_Init>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80074a4:	f7f9 f956 	bl	8000754 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80074a8:	490f      	ldr	r1, [pc, #60]	; (80074e8 <MX_USB_DEVICE_Init+0x58>)
 80074aa:	480e      	ldr	r0, [pc, #56]	; (80074e4 <MX_USB_DEVICE_Init+0x54>)
 80074ac:	f7fe ff8e 	bl	80063cc <USBD_RegisterClass>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d001      	beq.n	80074ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80074b6:	f7f9 f94d 	bl	8000754 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80074ba:	490c      	ldr	r1, [pc, #48]	; (80074ec <MX_USB_DEVICE_Init+0x5c>)
 80074bc:	4809      	ldr	r0, [pc, #36]	; (80074e4 <MX_USB_DEVICE_Init+0x54>)
 80074be:	f7fe febf 	bl	8006240 <USBD_CDC_RegisterInterface>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d001      	beq.n	80074cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80074c8:	f7f9 f944 	bl	8000754 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80074cc:	4805      	ldr	r0, [pc, #20]	; (80074e4 <MX_USB_DEVICE_Init+0x54>)
 80074ce:	f7fe ff96 	bl	80063fe <USBD_Start>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80074d8:	f7f9 f93c 	bl	8000754 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80074dc:	bf00      	nop
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	2000012c 	.word	0x2000012c
 80074e4:	20000590 	.word	0x20000590
 80074e8:	20000018 	.word	0x20000018
 80074ec:	2000011c 	.word	0x2000011c

080074f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80074f4:	2200      	movs	r2, #0
 80074f6:	4905      	ldr	r1, [pc, #20]	; (800750c <CDC_Init_FS+0x1c>)
 80074f8:	4805      	ldr	r0, [pc, #20]	; (8007510 <CDC_Init_FS+0x20>)
 80074fa:	f7fe feb7 	bl	800626c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80074fe:	4905      	ldr	r1, [pc, #20]	; (8007514 <CDC_Init_FS+0x24>)
 8007500:	4803      	ldr	r0, [pc, #12]	; (8007510 <CDC_Init_FS+0x20>)
 8007502:	f7fe fecc 	bl	800629e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007506:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007508:	4618      	mov	r0, r3
 800750a:	bd80      	pop	{r7, pc}
 800750c:	20000c3c 	.word	0x20000c3c
 8007510:	20000590 	.word	0x20000590
 8007514:	20000854 	.word	0x20000854

08007518 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007518:	b480      	push	{r7}
 800751a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800751c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800751e:	4618      	mov	r0, r3
 8007520:	46bd      	mov	sp, r7
 8007522:	bc80      	pop	{r7}
 8007524:	4770      	bx	lr
	...

08007528 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	4603      	mov	r3, r0
 8007530:	6039      	str	r1, [r7, #0]
 8007532:	71fb      	strb	r3, [r7, #7]
 8007534:	4613      	mov	r3, r2
 8007536:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007538:	79fb      	ldrb	r3, [r7, #7]
 800753a:	2b23      	cmp	r3, #35	; 0x23
 800753c:	d84a      	bhi.n	80075d4 <CDC_Control_FS+0xac>
 800753e:	a201      	add	r2, pc, #4	; (adr r2, 8007544 <CDC_Control_FS+0x1c>)
 8007540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007544:	080075d5 	.word	0x080075d5
 8007548:	080075d5 	.word	0x080075d5
 800754c:	080075d5 	.word	0x080075d5
 8007550:	080075d5 	.word	0x080075d5
 8007554:	080075d5 	.word	0x080075d5
 8007558:	080075d5 	.word	0x080075d5
 800755c:	080075d5 	.word	0x080075d5
 8007560:	080075d5 	.word	0x080075d5
 8007564:	080075d5 	.word	0x080075d5
 8007568:	080075d5 	.word	0x080075d5
 800756c:	080075d5 	.word	0x080075d5
 8007570:	080075d5 	.word	0x080075d5
 8007574:	080075d5 	.word	0x080075d5
 8007578:	080075d5 	.word	0x080075d5
 800757c:	080075d5 	.word	0x080075d5
 8007580:	080075d5 	.word	0x080075d5
 8007584:	080075d5 	.word	0x080075d5
 8007588:	080075d5 	.word	0x080075d5
 800758c:	080075d5 	.word	0x080075d5
 8007590:	080075d5 	.word	0x080075d5
 8007594:	080075d5 	.word	0x080075d5
 8007598:	080075d5 	.word	0x080075d5
 800759c:	080075d5 	.word	0x080075d5
 80075a0:	080075d5 	.word	0x080075d5
 80075a4:	080075d5 	.word	0x080075d5
 80075a8:	080075d5 	.word	0x080075d5
 80075ac:	080075d5 	.word	0x080075d5
 80075b0:	080075d5 	.word	0x080075d5
 80075b4:	080075d5 	.word	0x080075d5
 80075b8:	080075d5 	.word	0x080075d5
 80075bc:	080075d5 	.word	0x080075d5
 80075c0:	080075d5 	.word	0x080075d5
 80075c4:	080075d5 	.word	0x080075d5
 80075c8:	080075d5 	.word	0x080075d5
 80075cc:	080075d5 	.word	0x080075d5
 80075d0:	080075d5 	.word	0x080075d5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80075d4:	bf00      	nop
  }

  return (USBD_OK);
 80075d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80075d8:	4618      	mov	r0, r3
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	bc80      	pop	{r7}
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop

080075e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	CDC_rx_flag = Buf[0];//Se guarda lo que llega en la variable externa CDC_rx_flag. declarada en el main
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	781a      	ldrb	r2, [r3, #0]
 80075f2:	4b07      	ldr	r3, [pc, #28]	; (8007610 <CDC_Receive_FS+0x2c>)
 80075f4:	701a      	strb	r2, [r3, #0]
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80075f6:	6879      	ldr	r1, [r7, #4]
 80075f8:	4806      	ldr	r0, [pc, #24]	; (8007614 <CDC_Receive_FS+0x30>)
 80075fa:	f7fe fe50 	bl	800629e <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80075fe:	4805      	ldr	r0, [pc, #20]	; (8007614 <CDC_Receive_FS+0x30>)
 8007600:	f7fe fe8f 	bl	8006322 <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 8007604:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	2000046c 	.word	0x2000046c
 8007614:	20000590 	.word	0x20000590

08007618 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	460b      	mov	r3, r1
 8007622:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007624:	2300      	movs	r3, #0
 8007626:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007628:	4b0d      	ldr	r3, [pc, #52]	; (8007660 <CDC_Transmit_FS+0x48>)
 800762a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800762e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007636:	2b00      	cmp	r3, #0
 8007638:	d001      	beq.n	800763e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800763a:	2301      	movs	r3, #1
 800763c:	e00b      	b.n	8007656 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800763e:	887b      	ldrh	r3, [r7, #2]
 8007640:	461a      	mov	r2, r3
 8007642:	6879      	ldr	r1, [r7, #4]
 8007644:	4806      	ldr	r0, [pc, #24]	; (8007660 <CDC_Transmit_FS+0x48>)
 8007646:	f7fe fe11 	bl	800626c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800764a:	4805      	ldr	r0, [pc, #20]	; (8007660 <CDC_Transmit_FS+0x48>)
 800764c:	f7fe fe3a 	bl	80062c4 <USBD_CDC_TransmitPacket>
 8007650:	4603      	mov	r3, r0
 8007652:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	20000590 	.word	0x20000590

08007664 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	4603      	mov	r3, r0
 800766c:	6039      	str	r1, [r7, #0]
 800766e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	2212      	movs	r2, #18
 8007674:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007676:	4b03      	ldr	r3, [pc, #12]	; (8007684 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007678:	4618      	mov	r0, r3
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	bc80      	pop	{r7}
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	20000148 	.word	0x20000148

08007688 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	4603      	mov	r3, r0
 8007690:	6039      	str	r1, [r7, #0]
 8007692:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	2204      	movs	r2, #4
 8007698:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800769a:	4b03      	ldr	r3, [pc, #12]	; (80076a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800769c:	4618      	mov	r0, r3
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bc80      	pop	{r7}
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	2000015c 	.word	0x2000015c

080076ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	4603      	mov	r3, r0
 80076b4:	6039      	str	r1, [r7, #0]
 80076b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80076b8:	79fb      	ldrb	r3, [r7, #7]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d105      	bne.n	80076ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80076be:	683a      	ldr	r2, [r7, #0]
 80076c0:	4907      	ldr	r1, [pc, #28]	; (80076e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80076c2:	4808      	ldr	r0, [pc, #32]	; (80076e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80076c4:	f7ff fe07 	bl	80072d6 <USBD_GetString>
 80076c8:	e004      	b.n	80076d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	4904      	ldr	r1, [pc, #16]	; (80076e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80076ce:	4805      	ldr	r0, [pc, #20]	; (80076e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80076d0:	f7ff fe01 	bl	80072d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80076d4:	4b02      	ldr	r3, [pc, #8]	; (80076e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	20001024 	.word	0x20001024
 80076e4:	080086ac 	.word	0x080086ac

080076e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	4603      	mov	r3, r0
 80076f0:	6039      	str	r1, [r7, #0]
 80076f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	4904      	ldr	r1, [pc, #16]	; (8007708 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80076f8:	4804      	ldr	r0, [pc, #16]	; (800770c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80076fa:	f7ff fdec 	bl	80072d6 <USBD_GetString>
  return USBD_StrDesc;
 80076fe:	4b02      	ldr	r3, [pc, #8]	; (8007708 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	20001024 	.word	0x20001024
 800770c:	080086c4 	.word	0x080086c4

08007710 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	4603      	mov	r3, r0
 8007718:	6039      	str	r1, [r7, #0]
 800771a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	221a      	movs	r2, #26
 8007720:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007722:	f000 f843 	bl	80077ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007726:	4b02      	ldr	r3, [pc, #8]	; (8007730 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007728:	4618      	mov	r0, r3
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	20000160 	.word	0x20000160

08007734 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
 800773a:	4603      	mov	r3, r0
 800773c:	6039      	str	r1, [r7, #0]
 800773e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007740:	79fb      	ldrb	r3, [r7, #7]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d105      	bne.n	8007752 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	4907      	ldr	r1, [pc, #28]	; (8007768 <USBD_FS_ConfigStrDescriptor+0x34>)
 800774a:	4808      	ldr	r0, [pc, #32]	; (800776c <USBD_FS_ConfigStrDescriptor+0x38>)
 800774c:	f7ff fdc3 	bl	80072d6 <USBD_GetString>
 8007750:	e004      	b.n	800775c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	4904      	ldr	r1, [pc, #16]	; (8007768 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007756:	4805      	ldr	r0, [pc, #20]	; (800776c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007758:	f7ff fdbd 	bl	80072d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800775c:	4b02      	ldr	r3, [pc, #8]	; (8007768 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800775e:	4618      	mov	r0, r3
 8007760:	3708      	adds	r7, #8
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	20001024 	.word	0x20001024
 800776c:	080086d8 	.word	0x080086d8

08007770 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	6039      	str	r1, [r7, #0]
 800777a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800777c:	79fb      	ldrb	r3, [r7, #7]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d105      	bne.n	800778e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	4907      	ldr	r1, [pc, #28]	; (80077a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007786:	4808      	ldr	r0, [pc, #32]	; (80077a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007788:	f7ff fda5 	bl	80072d6 <USBD_GetString>
 800778c:	e004      	b.n	8007798 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	4904      	ldr	r1, [pc, #16]	; (80077a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007792:	4805      	ldr	r0, [pc, #20]	; (80077a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007794:	f7ff fd9f 	bl	80072d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007798:	4b02      	ldr	r3, [pc, #8]	; (80077a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800779a:	4618      	mov	r0, r3
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20001024 	.word	0x20001024
 80077a8:	080086e4 	.word	0x080086e4

080077ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80077b2:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <Get_SerialNum+0x44>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80077b8:	4b0e      	ldr	r3, [pc, #56]	; (80077f4 <Get_SerialNum+0x48>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80077be:	4b0e      	ldr	r3, [pc, #56]	; (80077f8 <Get_SerialNum+0x4c>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4413      	add	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d009      	beq.n	80077e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80077d2:	2208      	movs	r2, #8
 80077d4:	4909      	ldr	r1, [pc, #36]	; (80077fc <Get_SerialNum+0x50>)
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f814 	bl	8007804 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80077dc:	2204      	movs	r2, #4
 80077de:	4908      	ldr	r1, [pc, #32]	; (8007800 <Get_SerialNum+0x54>)
 80077e0:	68b8      	ldr	r0, [r7, #8]
 80077e2:	f000 f80f 	bl	8007804 <IntToUnicode>
  }
}
 80077e6:	bf00      	nop
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	1ffff7e8 	.word	0x1ffff7e8
 80077f4:	1ffff7ec 	.word	0x1ffff7ec
 80077f8:	1ffff7f0 	.word	0x1ffff7f0
 80077fc:	20000162 	.word	0x20000162
 8007800:	20000172 	.word	0x20000172

08007804 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007804:	b480      	push	{r7}
 8007806:	b087      	sub	sp, #28
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	4613      	mov	r3, r2
 8007810:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007812:	2300      	movs	r3, #0
 8007814:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007816:	2300      	movs	r3, #0
 8007818:	75fb      	strb	r3, [r7, #23]
 800781a:	e027      	b.n	800786c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	0f1b      	lsrs	r3, r3, #28
 8007820:	2b09      	cmp	r3, #9
 8007822:	d80b      	bhi.n	800783c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	0f1b      	lsrs	r3, r3, #28
 8007828:	b2da      	uxtb	r2, r3
 800782a:	7dfb      	ldrb	r3, [r7, #23]
 800782c:	005b      	lsls	r3, r3, #1
 800782e:	4619      	mov	r1, r3
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	440b      	add	r3, r1
 8007834:	3230      	adds	r2, #48	; 0x30
 8007836:	b2d2      	uxtb	r2, r2
 8007838:	701a      	strb	r2, [r3, #0]
 800783a:	e00a      	b.n	8007852 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	0f1b      	lsrs	r3, r3, #28
 8007840:	b2da      	uxtb	r2, r3
 8007842:	7dfb      	ldrb	r3, [r7, #23]
 8007844:	005b      	lsls	r3, r3, #1
 8007846:	4619      	mov	r1, r3
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	440b      	add	r3, r1
 800784c:	3237      	adds	r2, #55	; 0x37
 800784e:	b2d2      	uxtb	r2, r2
 8007850:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	011b      	lsls	r3, r3, #4
 8007856:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007858:	7dfb      	ldrb	r3, [r7, #23]
 800785a:	005b      	lsls	r3, r3, #1
 800785c:	3301      	adds	r3, #1
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	4413      	add	r3, r2
 8007862:	2200      	movs	r2, #0
 8007864:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007866:	7dfb      	ldrb	r3, [r7, #23]
 8007868:	3301      	adds	r3, #1
 800786a:	75fb      	strb	r3, [r7, #23]
 800786c:	7dfa      	ldrb	r2, [r7, #23]
 800786e:	79fb      	ldrb	r3, [r7, #7]
 8007870:	429a      	cmp	r2, r3
 8007872:	d3d3      	bcc.n	800781c <IntToUnicode+0x18>
  }
}
 8007874:	bf00      	nop
 8007876:	371c      	adds	r7, #28
 8007878:	46bd      	mov	sp, r7
 800787a:	bc80      	pop	{r7}
 800787c:	4770      	bx	lr
	...

08007880 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a09      	ldr	r2, [pc, #36]	; (80078b4 <HAL_PCD_MspInit+0x34>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d10b      	bne.n	80078aa <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007892:	4b09      	ldr	r3, [pc, #36]	; (80078b8 <HAL_PCD_MspInit+0x38>)
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	4a08      	ldr	r2, [pc, #32]	; (80078b8 <HAL_PCD_MspInit+0x38>)
 8007898:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800789c:	61d3      	str	r3, [r2, #28]
 800789e:	4b06      	ldr	r3, [pc, #24]	; (80078b8 <HAL_PCD_MspInit+0x38>)
 80078a0:	69db      	ldr	r3, [r3, #28]
 80078a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral interrupt init */
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80078aa:	bf00      	nop
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bc80      	pop	{r7}
 80078b2:	4770      	bx	lr
 80078b4:	40005c00 	.word	0x40005c00
 80078b8:	40021000 	.word	0x40021000

080078bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80078d0:	4619      	mov	r1, r3
 80078d2:	4610      	mov	r0, r2
 80078d4:	f7fe fddb 	bl	800648e <USBD_LL_SetupStage>
}
 80078d8:	bf00      	nop
 80078da:	3708      	adds	r7, #8
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80078f2:	78fb      	ldrb	r3, [r7, #3]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	015b      	lsls	r3, r3, #5
 80078f8:	4413      	add	r3, r2
 80078fa:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	78fb      	ldrb	r3, [r7, #3]
 8007902:	4619      	mov	r1, r3
 8007904:	f7fe fe0e 	bl	8006524 <USBD_LL_DataOutStage>
}
 8007908:	bf00      	nop
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8007922:	78fb      	ldrb	r3, [r7, #3]
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	015b      	lsls	r3, r3, #5
 8007928:	4413      	add	r3, r2
 800792a:	333c      	adds	r3, #60	; 0x3c
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	78fb      	ldrb	r3, [r7, #3]
 8007930:	4619      	mov	r1, r3
 8007932:	f7fe fe68 	bl	8006606 <USBD_LL_DataInStage>
}
 8007936:	bf00      	nop
 8007938:	3708      	adds	r7, #8
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b082      	sub	sp, #8
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800794c:	4618      	mov	r0, r3
 800794e:	f7fe ff78 	bl	8006842 <USBD_LL_SOF>
}
 8007952:	bf00      	nop
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800795a:	b580      	push	{r7, lr}
 800795c:	b084      	sub	sp, #16
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007962:	2301      	movs	r3, #1
 8007964:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d001      	beq.n	8007972 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800796e:	f7f8 fef1 	bl	8000754 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007978:	7bfa      	ldrb	r2, [r7, #15]
 800797a:	4611      	mov	r1, r2
 800797c:	4618      	mov	r0, r3
 800797e:	f7fe ff28 	bl	80067d2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007988:	4618      	mov	r0, r3
 800798a:	f7fe fee1 	bl	8006750 <USBD_LL_Reset>
}
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
	...

08007998 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fe ff22 	bl	80067f0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	699b      	ldr	r3, [r3, #24]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d005      	beq.n	80079c0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079b4:	4b04      	ldr	r3, [pc, #16]	; (80079c8 <HAL_PCD_SuspendCallback+0x30>)
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	4a03      	ldr	r2, [pc, #12]	; (80079c8 <HAL_PCD_SuspendCallback+0x30>)
 80079ba:	f043 0306 	orr.w	r3, r3, #6
 80079be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80079c0:	bf00      	nop
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	e000ed00 	.word	0xe000ed00

080079cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fe ff1c 	bl	8006818 <USBD_LL_Resume>
}
 80079e0:	bf00      	nop
 80079e2:	3708      	adds	r7, #8
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80079f0:	4a28      	ldr	r2, [pc, #160]	; (8007a94 <USBD_LL_Init+0xac>)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a26      	ldr	r2, [pc, #152]	; (8007a94 <USBD_LL_Init+0xac>)
 80079fc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8007a00:	4b24      	ldr	r3, [pc, #144]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a02:	4a25      	ldr	r2, [pc, #148]	; (8007a98 <USBD_LL_Init+0xb0>)
 8007a04:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007a06:	4b23      	ldr	r3, [pc, #140]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a08:	2208      	movs	r2, #8
 8007a0a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007a0c:	4b21      	ldr	r3, [pc, #132]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a0e:	2202      	movs	r2, #2
 8007a10:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007a12:	4b20      	ldr	r3, [pc, #128]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007a18:	4b1e      	ldr	r3, [pc, #120]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007a1e:	4b1d      	ldr	r3, [pc, #116]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a20:	2200      	movs	r2, #0
 8007a22:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007a24:	481b      	ldr	r0, [pc, #108]	; (8007a94 <USBD_LL_Init+0xac>)
 8007a26:	f7fa fef5 	bl	8002814 <HAL_PCD_Init>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d001      	beq.n	8007a34 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007a30:	f7f8 fe90 	bl	8000754 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a3a:	2318      	movs	r3, #24
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	2100      	movs	r1, #0
 8007a40:	f7fb fd8e 	bl	8003560 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a4a:	2358      	movs	r3, #88	; 0x58
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	2180      	movs	r1, #128	; 0x80
 8007a50:	f7fb fd86 	bl	8003560 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a5a:	23c0      	movs	r3, #192	; 0xc0
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	2181      	movs	r1, #129	; 0x81
 8007a60:	f7fb fd7e 	bl	8003560 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a6a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007a6e:	2200      	movs	r2, #0
 8007a70:	2101      	movs	r1, #1
 8007a72:	f7fb fd75 	bl	8003560 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a80:	2200      	movs	r2, #0
 8007a82:	2182      	movs	r1, #130	; 0x82
 8007a84:	f7fb fd6c 	bl	8003560 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	20001224 	.word	0x20001224
 8007a98:	40005c00 	.word	0x40005c00

08007a9c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fa ff8f 	bl	80029d6 <HAL_PCD_Start>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 f948 	bl	8007d54 <USBD_Get_USB_Status>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3710      	adds	r7, #16
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b084      	sub	sp, #16
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	4608      	mov	r0, r1
 8007adc:	4611      	mov	r1, r2
 8007ade:	461a      	mov	r2, r3
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	70fb      	strb	r3, [r7, #3]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	70bb      	strb	r3, [r7, #2]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007aec:	2300      	movs	r3, #0
 8007aee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007afa:	78bb      	ldrb	r3, [r7, #2]
 8007afc:	883a      	ldrh	r2, [r7, #0]
 8007afe:	78f9      	ldrb	r1, [r7, #3]
 8007b00:	f7fb f8c2 	bl	8002c88 <HAL_PCD_EP_Open>
 8007b04:	4603      	mov	r3, r0
 8007b06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b08:	7bfb      	ldrb	r3, [r7, #15]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 f922 	bl	8007d54 <USBD_Get_USB_Status>
 8007b10:	4603      	mov	r3, r0
 8007b12:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007b14:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b084      	sub	sp, #16
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
 8007b26:	460b      	mov	r3, r1
 8007b28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b38:	78fa      	ldrb	r2, [r7, #3]
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7fb f903 	bl	8002d48 <HAL_PCD_EP_Close>
 8007b42:	4603      	mov	r3, r0
 8007b44:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f000 f903 	bl	8007d54 <USBD_Get_USB_Status>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b76:	78fa      	ldrb	r2, [r7, #3]
 8007b78:	4611      	mov	r1, r2
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fb f9ad 	bl	8002eda <HAL_PCD_EP_SetStall>
 8007b80:	4603      	mov	r3, r0
 8007b82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
 8007b86:	4618      	mov	r0, r3
 8007b88:	f000 f8e4 	bl	8007d54 <USBD_Get_USB_Status>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007b90:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b084      	sub	sp, #16
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007bb4:	78fa      	ldrb	r2, [r7, #3]
 8007bb6:	4611      	mov	r1, r2
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7fb f9e8 	bl	8002f8e <HAL_PCD_EP_ClrStall>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bc2:	7bfb      	ldrb	r3, [r7, #15]
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f000 f8c5 	bl	8007d54 <USBD_Get_USB_Status>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8007bce:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	460b      	mov	r3, r1
 8007be2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007bea:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8007bec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	da08      	bge.n	8007c06 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007bf4:	78fb      	ldrb	r3, [r7, #3]
 8007bf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	015b      	lsls	r3, r3, #5
 8007bfe:	4413      	add	r3, r2
 8007c00:	332a      	adds	r3, #42	; 0x2a
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	e008      	b.n	8007c18 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007c06:	78fb      	ldrb	r3, [r7, #3]
 8007c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	015b      	lsls	r3, r3, #5
 8007c10:	4413      	add	r3, r2
 8007c12:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8007c16:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	4770      	bx	lr

08007c22 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b084      	sub	sp, #16
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c3c:	78fa      	ldrb	r2, [r7, #3]
 8007c3e:	4611      	mov	r1, r2
 8007c40:	4618      	mov	r0, r3
 8007c42:	f7fa fffc 	bl	8002c3e <HAL_PCD_SetAddress>
 8007c46:	4603      	mov	r3, r0
 8007c48:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 f881 	bl	8007d54 <USBD_Get_USB_Status>
 8007c52:	4603      	mov	r3, r0
 8007c54:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	607a      	str	r2, [r7, #4]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	72fb      	strb	r3, [r7, #11]
 8007c70:	4613      	mov	r3, r2
 8007c72:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c74:	2300      	movs	r3, #0
 8007c76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c82:	893b      	ldrh	r3, [r7, #8]
 8007c84:	7af9      	ldrb	r1, [r7, #11]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	f7fb f8ee 	bl	8002e68 <HAL_PCD_EP_Transmit>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c90:	7dfb      	ldrb	r3, [r7, #23]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 f85e 	bl	8007d54 <USBD_Get_USB_Status>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8007c9c:	7dbb      	ldrb	r3, [r7, #22]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3718      	adds	r7, #24
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b086      	sub	sp, #24
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	60f8      	str	r0, [r7, #12]
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	72fb      	strb	r3, [r7, #11]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007cc8:	893b      	ldrh	r3, [r7, #8]
 8007cca:	7af9      	ldrb	r1, [r7, #11]
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	f7fb f87d 	bl	8002dcc <HAL_PCD_EP_Receive>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cd6:	7dfb      	ldrb	r3, [r7, #23]
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f000 f83b 	bl	8007d54 <USBD_Get_USB_Status>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8007ce2:	7dbb      	ldrb	r3, [r7, #22]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3718      	adds	r7, #24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007cfe:	78fa      	ldrb	r2, [r7, #3]
 8007d00:	4611      	mov	r1, r2
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7fb f89c 	bl	8002e40 <HAL_PCD_EP_GetRxCount>
 8007d08:	4603      	mov	r3, r0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3708      	adds	r7, #8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
	...

08007d14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007d1c:	4b02      	ldr	r3, [pc, #8]	; (8007d28 <USBD_static_malloc+0x14>)
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	370c      	adds	r7, #12
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bc80      	pop	{r7}
 8007d26:	4770      	bx	lr
 8007d28:	20000204 	.word	0x20000204

08007d2c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]

}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bc80      	pop	{r7}
 8007d3c:	4770      	bx	lr

08007d3e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d3e:	b480      	push	{r7}
 8007d40:	b083      	sub	sp, #12
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
 8007d46:	460b      	mov	r3, r1
 8007d48:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007d4a:	bf00      	nop
 8007d4c:	370c      	adds	r7, #12
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bc80      	pop	{r7}
 8007d52:	4770      	bx	lr

08007d54 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	2b03      	cmp	r3, #3
 8007d66:	d817      	bhi.n	8007d98 <USBD_Get_USB_Status+0x44>
 8007d68:	a201      	add	r2, pc, #4	; (adr r2, 8007d70 <USBD_Get_USB_Status+0x1c>)
 8007d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d6e:	bf00      	nop
 8007d70:	08007d81 	.word	0x08007d81
 8007d74:	08007d87 	.word	0x08007d87
 8007d78:	08007d8d 	.word	0x08007d8d
 8007d7c:	08007d93 	.word	0x08007d93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007d80:	2300      	movs	r3, #0
 8007d82:	73fb      	strb	r3, [r7, #15]
    break;
 8007d84:	e00b      	b.n	8007d9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007d86:	2302      	movs	r3, #2
 8007d88:	73fb      	strb	r3, [r7, #15]
    break;
 8007d8a:	e008      	b.n	8007d9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d90:	e005      	b.n	8007d9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007d92:	2302      	movs	r3, #2
 8007d94:	73fb      	strb	r3, [r7, #15]
    break;
 8007d96:	e002      	b.n	8007d9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007d98:	2302      	movs	r3, #2
 8007d9a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d9c:	bf00      	nop
  }
  return usb_status;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bc80      	pop	{r7}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop

08007dac <__errno>:
 8007dac:	4b01      	ldr	r3, [pc, #4]	; (8007db4 <__errno+0x8>)
 8007dae:	6818      	ldr	r0, [r3, #0]
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	2000017c 	.word	0x2000017c

08007db8 <__libc_init_array>:
 8007db8:	b570      	push	{r4, r5, r6, lr}
 8007dba:	2500      	movs	r5, #0
 8007dbc:	4e0c      	ldr	r6, [pc, #48]	; (8007df0 <__libc_init_array+0x38>)
 8007dbe:	4c0d      	ldr	r4, [pc, #52]	; (8007df4 <__libc_init_array+0x3c>)
 8007dc0:	1ba4      	subs	r4, r4, r6
 8007dc2:	10a4      	asrs	r4, r4, #2
 8007dc4:	42a5      	cmp	r5, r4
 8007dc6:	d109      	bne.n	8007ddc <__libc_init_array+0x24>
 8007dc8:	f000 fc34 	bl	8008634 <_init>
 8007dcc:	2500      	movs	r5, #0
 8007dce:	4e0a      	ldr	r6, [pc, #40]	; (8007df8 <__libc_init_array+0x40>)
 8007dd0:	4c0a      	ldr	r4, [pc, #40]	; (8007dfc <__libc_init_array+0x44>)
 8007dd2:	1ba4      	subs	r4, r4, r6
 8007dd4:	10a4      	asrs	r4, r4, #2
 8007dd6:	42a5      	cmp	r5, r4
 8007dd8:	d105      	bne.n	8007de6 <__libc_init_array+0x2e>
 8007dda:	bd70      	pop	{r4, r5, r6, pc}
 8007ddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007de0:	4798      	blx	r3
 8007de2:	3501      	adds	r5, #1
 8007de4:	e7ee      	b.n	8007dc4 <__libc_init_array+0xc>
 8007de6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007dea:	4798      	blx	r3
 8007dec:	3501      	adds	r5, #1
 8007dee:	e7f2      	b.n	8007dd6 <__libc_init_array+0x1e>
 8007df0:	08008740 	.word	0x08008740
 8007df4:	08008740 	.word	0x08008740
 8007df8:	08008740 	.word	0x08008740
 8007dfc:	08008744 	.word	0x08008744

08007e00 <memset>:
 8007e00:	4603      	mov	r3, r0
 8007e02:	4402      	add	r2, r0
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d100      	bne.n	8007e0a <memset+0xa>
 8007e08:	4770      	bx	lr
 8007e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8007e0e:	e7f9      	b.n	8007e04 <memset+0x4>

08007e10 <siprintf>:
 8007e10:	b40e      	push	{r1, r2, r3}
 8007e12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007e16:	b500      	push	{lr}
 8007e18:	b09c      	sub	sp, #112	; 0x70
 8007e1a:	ab1d      	add	r3, sp, #116	; 0x74
 8007e1c:	9002      	str	r0, [sp, #8]
 8007e1e:	9006      	str	r0, [sp, #24]
 8007e20:	9107      	str	r1, [sp, #28]
 8007e22:	9104      	str	r1, [sp, #16]
 8007e24:	4808      	ldr	r0, [pc, #32]	; (8007e48 <siprintf+0x38>)
 8007e26:	4909      	ldr	r1, [pc, #36]	; (8007e4c <siprintf+0x3c>)
 8007e28:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e2c:	9105      	str	r1, [sp, #20]
 8007e2e:	6800      	ldr	r0, [r0, #0]
 8007e30:	a902      	add	r1, sp, #8
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	f000 f866 	bl	8007f04 <_svfiprintf_r>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	9b02      	ldr	r3, [sp, #8]
 8007e3c:	701a      	strb	r2, [r3, #0]
 8007e3e:	b01c      	add	sp, #112	; 0x70
 8007e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e44:	b003      	add	sp, #12
 8007e46:	4770      	bx	lr
 8007e48:	2000017c 	.word	0x2000017c
 8007e4c:	ffff0208 	.word	0xffff0208

08007e50 <__ssputs_r>:
 8007e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e54:	688e      	ldr	r6, [r1, #8]
 8007e56:	4682      	mov	sl, r0
 8007e58:	429e      	cmp	r6, r3
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	4690      	mov	r8, r2
 8007e5e:	4699      	mov	r9, r3
 8007e60:	d837      	bhi.n	8007ed2 <__ssputs_r+0x82>
 8007e62:	898a      	ldrh	r2, [r1, #12]
 8007e64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e68:	d031      	beq.n	8007ece <__ssputs_r+0x7e>
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	6825      	ldr	r5, [r4, #0]
 8007e6e:	6909      	ldr	r1, [r1, #16]
 8007e70:	1a6f      	subs	r7, r5, r1
 8007e72:	6965      	ldr	r5, [r4, #20]
 8007e74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e78:	fb95 f5f3 	sdiv	r5, r5, r3
 8007e7c:	f109 0301 	add.w	r3, r9, #1
 8007e80:	443b      	add	r3, r7
 8007e82:	429d      	cmp	r5, r3
 8007e84:	bf38      	it	cc
 8007e86:	461d      	movcc	r5, r3
 8007e88:	0553      	lsls	r3, r2, #21
 8007e8a:	d530      	bpl.n	8007eee <__ssputs_r+0x9e>
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	f000 fb37 	bl	8008500 <_malloc_r>
 8007e92:	4606      	mov	r6, r0
 8007e94:	b950      	cbnz	r0, 8007eac <__ssputs_r+0x5c>
 8007e96:	230c      	movs	r3, #12
 8007e98:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9c:	f8ca 3000 	str.w	r3, [sl]
 8007ea0:	89a3      	ldrh	r3, [r4, #12]
 8007ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ea6:	81a3      	strh	r3, [r4, #12]
 8007ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eac:	463a      	mov	r2, r7
 8007eae:	6921      	ldr	r1, [r4, #16]
 8007eb0:	f000 fab6 	bl	8008420 <memcpy>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ebe:	81a3      	strh	r3, [r4, #12]
 8007ec0:	6126      	str	r6, [r4, #16]
 8007ec2:	443e      	add	r6, r7
 8007ec4:	6026      	str	r6, [r4, #0]
 8007ec6:	464e      	mov	r6, r9
 8007ec8:	6165      	str	r5, [r4, #20]
 8007eca:	1bed      	subs	r5, r5, r7
 8007ecc:	60a5      	str	r5, [r4, #8]
 8007ece:	454e      	cmp	r6, r9
 8007ed0:	d900      	bls.n	8007ed4 <__ssputs_r+0x84>
 8007ed2:	464e      	mov	r6, r9
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	4641      	mov	r1, r8
 8007ed8:	6820      	ldr	r0, [r4, #0]
 8007eda:	f000 faac 	bl	8008436 <memmove>
 8007ede:	68a3      	ldr	r3, [r4, #8]
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	1b9b      	subs	r3, r3, r6
 8007ee4:	60a3      	str	r3, [r4, #8]
 8007ee6:	6823      	ldr	r3, [r4, #0]
 8007ee8:	441e      	add	r6, r3
 8007eea:	6026      	str	r6, [r4, #0]
 8007eec:	e7dc      	b.n	8007ea8 <__ssputs_r+0x58>
 8007eee:	462a      	mov	r2, r5
 8007ef0:	f000 fb60 	bl	80085b4 <_realloc_r>
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d1e2      	bne.n	8007ec0 <__ssputs_r+0x70>
 8007efa:	6921      	ldr	r1, [r4, #16]
 8007efc:	4650      	mov	r0, sl
 8007efe:	f000 fab3 	bl	8008468 <_free_r>
 8007f02:	e7c8      	b.n	8007e96 <__ssputs_r+0x46>

08007f04 <_svfiprintf_r>:
 8007f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f08:	461d      	mov	r5, r3
 8007f0a:	898b      	ldrh	r3, [r1, #12]
 8007f0c:	b09d      	sub	sp, #116	; 0x74
 8007f0e:	061f      	lsls	r7, r3, #24
 8007f10:	4680      	mov	r8, r0
 8007f12:	460c      	mov	r4, r1
 8007f14:	4616      	mov	r6, r2
 8007f16:	d50f      	bpl.n	8007f38 <_svfiprintf_r+0x34>
 8007f18:	690b      	ldr	r3, [r1, #16]
 8007f1a:	b96b      	cbnz	r3, 8007f38 <_svfiprintf_r+0x34>
 8007f1c:	2140      	movs	r1, #64	; 0x40
 8007f1e:	f000 faef 	bl	8008500 <_malloc_r>
 8007f22:	6020      	str	r0, [r4, #0]
 8007f24:	6120      	str	r0, [r4, #16]
 8007f26:	b928      	cbnz	r0, 8007f34 <_svfiprintf_r+0x30>
 8007f28:	230c      	movs	r3, #12
 8007f2a:	f8c8 3000 	str.w	r3, [r8]
 8007f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f32:	e0c8      	b.n	80080c6 <_svfiprintf_r+0x1c2>
 8007f34:	2340      	movs	r3, #64	; 0x40
 8007f36:	6163      	str	r3, [r4, #20]
 8007f38:	2300      	movs	r3, #0
 8007f3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f3c:	2320      	movs	r3, #32
 8007f3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f42:	2330      	movs	r3, #48	; 0x30
 8007f44:	f04f 0b01 	mov.w	fp, #1
 8007f48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f4c:	9503      	str	r5, [sp, #12]
 8007f4e:	4637      	mov	r7, r6
 8007f50:	463d      	mov	r5, r7
 8007f52:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007f56:	b10b      	cbz	r3, 8007f5c <_svfiprintf_r+0x58>
 8007f58:	2b25      	cmp	r3, #37	; 0x25
 8007f5a:	d13e      	bne.n	8007fda <_svfiprintf_r+0xd6>
 8007f5c:	ebb7 0a06 	subs.w	sl, r7, r6
 8007f60:	d00b      	beq.n	8007f7a <_svfiprintf_r+0x76>
 8007f62:	4653      	mov	r3, sl
 8007f64:	4632      	mov	r2, r6
 8007f66:	4621      	mov	r1, r4
 8007f68:	4640      	mov	r0, r8
 8007f6a:	f7ff ff71 	bl	8007e50 <__ssputs_r>
 8007f6e:	3001      	adds	r0, #1
 8007f70:	f000 80a4 	beq.w	80080bc <_svfiprintf_r+0x1b8>
 8007f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f76:	4453      	add	r3, sl
 8007f78:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7a:	783b      	ldrb	r3, [r7, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f000 809d 	beq.w	80080bc <_svfiprintf_r+0x1b8>
 8007f82:	2300      	movs	r3, #0
 8007f84:	f04f 32ff 	mov.w	r2, #4294967295
 8007f88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f94:	931a      	str	r3, [sp, #104]	; 0x68
 8007f96:	462f      	mov	r7, r5
 8007f98:	2205      	movs	r2, #5
 8007f9a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007f9e:	4850      	ldr	r0, [pc, #320]	; (80080e0 <_svfiprintf_r+0x1dc>)
 8007fa0:	f000 fa30 	bl	8008404 <memchr>
 8007fa4:	9b04      	ldr	r3, [sp, #16]
 8007fa6:	b9d0      	cbnz	r0, 8007fde <_svfiprintf_r+0xda>
 8007fa8:	06d9      	lsls	r1, r3, #27
 8007faa:	bf44      	itt	mi
 8007fac:	2220      	movmi	r2, #32
 8007fae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007fb2:	071a      	lsls	r2, r3, #28
 8007fb4:	bf44      	itt	mi
 8007fb6:	222b      	movmi	r2, #43	; 0x2b
 8007fb8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007fbc:	782a      	ldrb	r2, [r5, #0]
 8007fbe:	2a2a      	cmp	r2, #42	; 0x2a
 8007fc0:	d015      	beq.n	8007fee <_svfiprintf_r+0xea>
 8007fc2:	462f      	mov	r7, r5
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	250a      	movs	r5, #10
 8007fc8:	9a07      	ldr	r2, [sp, #28]
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd0:	3b30      	subs	r3, #48	; 0x30
 8007fd2:	2b09      	cmp	r3, #9
 8007fd4:	d94d      	bls.n	8008072 <_svfiprintf_r+0x16e>
 8007fd6:	b1b8      	cbz	r0, 8008008 <_svfiprintf_r+0x104>
 8007fd8:	e00f      	b.n	8007ffa <_svfiprintf_r+0xf6>
 8007fda:	462f      	mov	r7, r5
 8007fdc:	e7b8      	b.n	8007f50 <_svfiprintf_r+0x4c>
 8007fde:	4a40      	ldr	r2, [pc, #256]	; (80080e0 <_svfiprintf_r+0x1dc>)
 8007fe0:	463d      	mov	r5, r7
 8007fe2:	1a80      	subs	r0, r0, r2
 8007fe4:	fa0b f000 	lsl.w	r0, fp, r0
 8007fe8:	4318      	orrs	r0, r3
 8007fea:	9004      	str	r0, [sp, #16]
 8007fec:	e7d3      	b.n	8007f96 <_svfiprintf_r+0x92>
 8007fee:	9a03      	ldr	r2, [sp, #12]
 8007ff0:	1d11      	adds	r1, r2, #4
 8007ff2:	6812      	ldr	r2, [r2, #0]
 8007ff4:	9103      	str	r1, [sp, #12]
 8007ff6:	2a00      	cmp	r2, #0
 8007ff8:	db01      	blt.n	8007ffe <_svfiprintf_r+0xfa>
 8007ffa:	9207      	str	r2, [sp, #28]
 8007ffc:	e004      	b.n	8008008 <_svfiprintf_r+0x104>
 8007ffe:	4252      	negs	r2, r2
 8008000:	f043 0302 	orr.w	r3, r3, #2
 8008004:	9207      	str	r2, [sp, #28]
 8008006:	9304      	str	r3, [sp, #16]
 8008008:	783b      	ldrb	r3, [r7, #0]
 800800a:	2b2e      	cmp	r3, #46	; 0x2e
 800800c:	d10c      	bne.n	8008028 <_svfiprintf_r+0x124>
 800800e:	787b      	ldrb	r3, [r7, #1]
 8008010:	2b2a      	cmp	r3, #42	; 0x2a
 8008012:	d133      	bne.n	800807c <_svfiprintf_r+0x178>
 8008014:	9b03      	ldr	r3, [sp, #12]
 8008016:	3702      	adds	r7, #2
 8008018:	1d1a      	adds	r2, r3, #4
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	9203      	str	r2, [sp, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfb8      	it	lt
 8008022:	f04f 33ff 	movlt.w	r3, #4294967295
 8008026:	9305      	str	r3, [sp, #20]
 8008028:	4d2e      	ldr	r5, [pc, #184]	; (80080e4 <_svfiprintf_r+0x1e0>)
 800802a:	2203      	movs	r2, #3
 800802c:	7839      	ldrb	r1, [r7, #0]
 800802e:	4628      	mov	r0, r5
 8008030:	f000 f9e8 	bl	8008404 <memchr>
 8008034:	b138      	cbz	r0, 8008046 <_svfiprintf_r+0x142>
 8008036:	2340      	movs	r3, #64	; 0x40
 8008038:	1b40      	subs	r0, r0, r5
 800803a:	fa03 f000 	lsl.w	r0, r3, r0
 800803e:	9b04      	ldr	r3, [sp, #16]
 8008040:	3701      	adds	r7, #1
 8008042:	4303      	orrs	r3, r0
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	7839      	ldrb	r1, [r7, #0]
 8008048:	2206      	movs	r2, #6
 800804a:	4827      	ldr	r0, [pc, #156]	; (80080e8 <_svfiprintf_r+0x1e4>)
 800804c:	1c7e      	adds	r6, r7, #1
 800804e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008052:	f000 f9d7 	bl	8008404 <memchr>
 8008056:	2800      	cmp	r0, #0
 8008058:	d038      	beq.n	80080cc <_svfiprintf_r+0x1c8>
 800805a:	4b24      	ldr	r3, [pc, #144]	; (80080ec <_svfiprintf_r+0x1e8>)
 800805c:	bb13      	cbnz	r3, 80080a4 <_svfiprintf_r+0x1a0>
 800805e:	9b03      	ldr	r3, [sp, #12]
 8008060:	3307      	adds	r3, #7
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	3308      	adds	r3, #8
 8008068:	9303      	str	r3, [sp, #12]
 800806a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806c:	444b      	add	r3, r9
 800806e:	9309      	str	r3, [sp, #36]	; 0x24
 8008070:	e76d      	b.n	8007f4e <_svfiprintf_r+0x4a>
 8008072:	fb05 3202 	mla	r2, r5, r2, r3
 8008076:	2001      	movs	r0, #1
 8008078:	460f      	mov	r7, r1
 800807a:	e7a6      	b.n	8007fca <_svfiprintf_r+0xc6>
 800807c:	2300      	movs	r3, #0
 800807e:	250a      	movs	r5, #10
 8008080:	4619      	mov	r1, r3
 8008082:	3701      	adds	r7, #1
 8008084:	9305      	str	r3, [sp, #20]
 8008086:	4638      	mov	r0, r7
 8008088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800808c:	3a30      	subs	r2, #48	; 0x30
 800808e:	2a09      	cmp	r2, #9
 8008090:	d903      	bls.n	800809a <_svfiprintf_r+0x196>
 8008092:	2b00      	cmp	r3, #0
 8008094:	d0c8      	beq.n	8008028 <_svfiprintf_r+0x124>
 8008096:	9105      	str	r1, [sp, #20]
 8008098:	e7c6      	b.n	8008028 <_svfiprintf_r+0x124>
 800809a:	fb05 2101 	mla	r1, r5, r1, r2
 800809e:	2301      	movs	r3, #1
 80080a0:	4607      	mov	r7, r0
 80080a2:	e7f0      	b.n	8008086 <_svfiprintf_r+0x182>
 80080a4:	ab03      	add	r3, sp, #12
 80080a6:	9300      	str	r3, [sp, #0]
 80080a8:	4622      	mov	r2, r4
 80080aa:	4b11      	ldr	r3, [pc, #68]	; (80080f0 <_svfiprintf_r+0x1ec>)
 80080ac:	a904      	add	r1, sp, #16
 80080ae:	4640      	mov	r0, r8
 80080b0:	f3af 8000 	nop.w
 80080b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80080b8:	4681      	mov	r9, r0
 80080ba:	d1d6      	bne.n	800806a <_svfiprintf_r+0x166>
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	065b      	lsls	r3, r3, #25
 80080c0:	f53f af35 	bmi.w	8007f2e <_svfiprintf_r+0x2a>
 80080c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080c6:	b01d      	add	sp, #116	; 0x74
 80080c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080cc:	ab03      	add	r3, sp, #12
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	4622      	mov	r2, r4
 80080d2:	4b07      	ldr	r3, [pc, #28]	; (80080f0 <_svfiprintf_r+0x1ec>)
 80080d4:	a904      	add	r1, sp, #16
 80080d6:	4640      	mov	r0, r8
 80080d8:	f000 f882 	bl	80081e0 <_printf_i>
 80080dc:	e7ea      	b.n	80080b4 <_svfiprintf_r+0x1b0>
 80080de:	bf00      	nop
 80080e0:	0800870c 	.word	0x0800870c
 80080e4:	08008712 	.word	0x08008712
 80080e8:	08008716 	.word	0x08008716
 80080ec:	00000000 	.word	0x00000000
 80080f0:	08007e51 	.word	0x08007e51

080080f4 <_printf_common>:
 80080f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f8:	4691      	mov	r9, r2
 80080fa:	461f      	mov	r7, r3
 80080fc:	688a      	ldr	r2, [r1, #8]
 80080fe:	690b      	ldr	r3, [r1, #16]
 8008100:	4606      	mov	r6, r0
 8008102:	4293      	cmp	r3, r2
 8008104:	bfb8      	it	lt
 8008106:	4613      	movlt	r3, r2
 8008108:	f8c9 3000 	str.w	r3, [r9]
 800810c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008110:	460c      	mov	r4, r1
 8008112:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008116:	b112      	cbz	r2, 800811e <_printf_common+0x2a>
 8008118:	3301      	adds	r3, #1
 800811a:	f8c9 3000 	str.w	r3, [r9]
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	0699      	lsls	r1, r3, #26
 8008122:	bf42      	ittt	mi
 8008124:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008128:	3302      	addmi	r3, #2
 800812a:	f8c9 3000 	strmi.w	r3, [r9]
 800812e:	6825      	ldr	r5, [r4, #0]
 8008130:	f015 0506 	ands.w	r5, r5, #6
 8008134:	d107      	bne.n	8008146 <_printf_common+0x52>
 8008136:	f104 0a19 	add.w	sl, r4, #25
 800813a:	68e3      	ldr	r3, [r4, #12]
 800813c:	f8d9 2000 	ldr.w	r2, [r9]
 8008140:	1a9b      	subs	r3, r3, r2
 8008142:	42ab      	cmp	r3, r5
 8008144:	dc29      	bgt.n	800819a <_printf_common+0xa6>
 8008146:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800814a:	6822      	ldr	r2, [r4, #0]
 800814c:	3300      	adds	r3, #0
 800814e:	bf18      	it	ne
 8008150:	2301      	movne	r3, #1
 8008152:	0692      	lsls	r2, r2, #26
 8008154:	d42e      	bmi.n	80081b4 <_printf_common+0xc0>
 8008156:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800815a:	4639      	mov	r1, r7
 800815c:	4630      	mov	r0, r6
 800815e:	47c0      	blx	r8
 8008160:	3001      	adds	r0, #1
 8008162:	d021      	beq.n	80081a8 <_printf_common+0xb4>
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	68e5      	ldr	r5, [r4, #12]
 8008168:	f003 0306 	and.w	r3, r3, #6
 800816c:	2b04      	cmp	r3, #4
 800816e:	bf18      	it	ne
 8008170:	2500      	movne	r5, #0
 8008172:	f8d9 2000 	ldr.w	r2, [r9]
 8008176:	f04f 0900 	mov.w	r9, #0
 800817a:	bf08      	it	eq
 800817c:	1aad      	subeq	r5, r5, r2
 800817e:	68a3      	ldr	r3, [r4, #8]
 8008180:	6922      	ldr	r2, [r4, #16]
 8008182:	bf08      	it	eq
 8008184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008188:	4293      	cmp	r3, r2
 800818a:	bfc4      	itt	gt
 800818c:	1a9b      	subgt	r3, r3, r2
 800818e:	18ed      	addgt	r5, r5, r3
 8008190:	341a      	adds	r4, #26
 8008192:	454d      	cmp	r5, r9
 8008194:	d11a      	bne.n	80081cc <_printf_common+0xd8>
 8008196:	2000      	movs	r0, #0
 8008198:	e008      	b.n	80081ac <_printf_common+0xb8>
 800819a:	2301      	movs	r3, #1
 800819c:	4652      	mov	r2, sl
 800819e:	4639      	mov	r1, r7
 80081a0:	4630      	mov	r0, r6
 80081a2:	47c0      	blx	r8
 80081a4:	3001      	adds	r0, #1
 80081a6:	d103      	bne.n	80081b0 <_printf_common+0xbc>
 80081a8:	f04f 30ff 	mov.w	r0, #4294967295
 80081ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081b0:	3501      	adds	r5, #1
 80081b2:	e7c2      	b.n	800813a <_printf_common+0x46>
 80081b4:	2030      	movs	r0, #48	; 0x30
 80081b6:	18e1      	adds	r1, r4, r3
 80081b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081bc:	1c5a      	adds	r2, r3, #1
 80081be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081c2:	4422      	add	r2, r4
 80081c4:	3302      	adds	r3, #2
 80081c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081ca:	e7c4      	b.n	8008156 <_printf_common+0x62>
 80081cc:	2301      	movs	r3, #1
 80081ce:	4622      	mov	r2, r4
 80081d0:	4639      	mov	r1, r7
 80081d2:	4630      	mov	r0, r6
 80081d4:	47c0      	blx	r8
 80081d6:	3001      	adds	r0, #1
 80081d8:	d0e6      	beq.n	80081a8 <_printf_common+0xb4>
 80081da:	f109 0901 	add.w	r9, r9, #1
 80081de:	e7d8      	b.n	8008192 <_printf_common+0x9e>

080081e0 <_printf_i>:
 80081e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80081e8:	460c      	mov	r4, r1
 80081ea:	7e09      	ldrb	r1, [r1, #24]
 80081ec:	b085      	sub	sp, #20
 80081ee:	296e      	cmp	r1, #110	; 0x6e
 80081f0:	4617      	mov	r7, r2
 80081f2:	4606      	mov	r6, r0
 80081f4:	4698      	mov	r8, r3
 80081f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081f8:	f000 80b3 	beq.w	8008362 <_printf_i+0x182>
 80081fc:	d822      	bhi.n	8008244 <_printf_i+0x64>
 80081fe:	2963      	cmp	r1, #99	; 0x63
 8008200:	d036      	beq.n	8008270 <_printf_i+0x90>
 8008202:	d80a      	bhi.n	800821a <_printf_i+0x3a>
 8008204:	2900      	cmp	r1, #0
 8008206:	f000 80b9 	beq.w	800837c <_printf_i+0x19c>
 800820a:	2958      	cmp	r1, #88	; 0x58
 800820c:	f000 8083 	beq.w	8008316 <_printf_i+0x136>
 8008210:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008214:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008218:	e032      	b.n	8008280 <_printf_i+0xa0>
 800821a:	2964      	cmp	r1, #100	; 0x64
 800821c:	d001      	beq.n	8008222 <_printf_i+0x42>
 800821e:	2969      	cmp	r1, #105	; 0x69
 8008220:	d1f6      	bne.n	8008210 <_printf_i+0x30>
 8008222:	6820      	ldr	r0, [r4, #0]
 8008224:	6813      	ldr	r3, [r2, #0]
 8008226:	0605      	lsls	r5, r0, #24
 8008228:	f103 0104 	add.w	r1, r3, #4
 800822c:	d52a      	bpl.n	8008284 <_printf_i+0xa4>
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6011      	str	r1, [r2, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	da03      	bge.n	800823e <_printf_i+0x5e>
 8008236:	222d      	movs	r2, #45	; 0x2d
 8008238:	425b      	negs	r3, r3
 800823a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800823e:	486f      	ldr	r0, [pc, #444]	; (80083fc <_printf_i+0x21c>)
 8008240:	220a      	movs	r2, #10
 8008242:	e039      	b.n	80082b8 <_printf_i+0xd8>
 8008244:	2973      	cmp	r1, #115	; 0x73
 8008246:	f000 809d 	beq.w	8008384 <_printf_i+0x1a4>
 800824a:	d808      	bhi.n	800825e <_printf_i+0x7e>
 800824c:	296f      	cmp	r1, #111	; 0x6f
 800824e:	d020      	beq.n	8008292 <_printf_i+0xb2>
 8008250:	2970      	cmp	r1, #112	; 0x70
 8008252:	d1dd      	bne.n	8008210 <_printf_i+0x30>
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	f043 0320 	orr.w	r3, r3, #32
 800825a:	6023      	str	r3, [r4, #0]
 800825c:	e003      	b.n	8008266 <_printf_i+0x86>
 800825e:	2975      	cmp	r1, #117	; 0x75
 8008260:	d017      	beq.n	8008292 <_printf_i+0xb2>
 8008262:	2978      	cmp	r1, #120	; 0x78
 8008264:	d1d4      	bne.n	8008210 <_printf_i+0x30>
 8008266:	2378      	movs	r3, #120	; 0x78
 8008268:	4865      	ldr	r0, [pc, #404]	; (8008400 <_printf_i+0x220>)
 800826a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800826e:	e055      	b.n	800831c <_printf_i+0x13c>
 8008270:	6813      	ldr	r3, [r2, #0]
 8008272:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008276:	1d19      	adds	r1, r3, #4
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6011      	str	r1, [r2, #0]
 800827c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008280:	2301      	movs	r3, #1
 8008282:	e08c      	b.n	800839e <_printf_i+0x1be>
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f010 0f40 	tst.w	r0, #64	; 0x40
 800828a:	6011      	str	r1, [r2, #0]
 800828c:	bf18      	it	ne
 800828e:	b21b      	sxthne	r3, r3
 8008290:	e7cf      	b.n	8008232 <_printf_i+0x52>
 8008292:	6813      	ldr	r3, [r2, #0]
 8008294:	6825      	ldr	r5, [r4, #0]
 8008296:	1d18      	adds	r0, r3, #4
 8008298:	6010      	str	r0, [r2, #0]
 800829a:	0628      	lsls	r0, r5, #24
 800829c:	d501      	bpl.n	80082a2 <_printf_i+0xc2>
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	e002      	b.n	80082a8 <_printf_i+0xc8>
 80082a2:	0668      	lsls	r0, r5, #25
 80082a4:	d5fb      	bpl.n	800829e <_printf_i+0xbe>
 80082a6:	881b      	ldrh	r3, [r3, #0]
 80082a8:	296f      	cmp	r1, #111	; 0x6f
 80082aa:	bf14      	ite	ne
 80082ac:	220a      	movne	r2, #10
 80082ae:	2208      	moveq	r2, #8
 80082b0:	4852      	ldr	r0, [pc, #328]	; (80083fc <_printf_i+0x21c>)
 80082b2:	2100      	movs	r1, #0
 80082b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082b8:	6865      	ldr	r5, [r4, #4]
 80082ba:	2d00      	cmp	r5, #0
 80082bc:	60a5      	str	r5, [r4, #8]
 80082be:	f2c0 8095 	blt.w	80083ec <_printf_i+0x20c>
 80082c2:	6821      	ldr	r1, [r4, #0]
 80082c4:	f021 0104 	bic.w	r1, r1, #4
 80082c8:	6021      	str	r1, [r4, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d13d      	bne.n	800834a <_printf_i+0x16a>
 80082ce:	2d00      	cmp	r5, #0
 80082d0:	f040 808e 	bne.w	80083f0 <_printf_i+0x210>
 80082d4:	4665      	mov	r5, ip
 80082d6:	2a08      	cmp	r2, #8
 80082d8:	d10b      	bne.n	80082f2 <_printf_i+0x112>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	07db      	lsls	r3, r3, #31
 80082de:	d508      	bpl.n	80082f2 <_printf_i+0x112>
 80082e0:	6923      	ldr	r3, [r4, #16]
 80082e2:	6862      	ldr	r2, [r4, #4]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	bfde      	ittt	le
 80082e8:	2330      	movle	r3, #48	; 0x30
 80082ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80082f2:	ebac 0305 	sub.w	r3, ip, r5
 80082f6:	6123      	str	r3, [r4, #16]
 80082f8:	f8cd 8000 	str.w	r8, [sp]
 80082fc:	463b      	mov	r3, r7
 80082fe:	aa03      	add	r2, sp, #12
 8008300:	4621      	mov	r1, r4
 8008302:	4630      	mov	r0, r6
 8008304:	f7ff fef6 	bl	80080f4 <_printf_common>
 8008308:	3001      	adds	r0, #1
 800830a:	d14d      	bne.n	80083a8 <_printf_i+0x1c8>
 800830c:	f04f 30ff 	mov.w	r0, #4294967295
 8008310:	b005      	add	sp, #20
 8008312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008316:	4839      	ldr	r0, [pc, #228]	; (80083fc <_printf_i+0x21c>)
 8008318:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800831c:	6813      	ldr	r3, [r2, #0]
 800831e:	6821      	ldr	r1, [r4, #0]
 8008320:	1d1d      	adds	r5, r3, #4
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	6015      	str	r5, [r2, #0]
 8008326:	060a      	lsls	r2, r1, #24
 8008328:	d50b      	bpl.n	8008342 <_printf_i+0x162>
 800832a:	07ca      	lsls	r2, r1, #31
 800832c:	bf44      	itt	mi
 800832e:	f041 0120 	orrmi.w	r1, r1, #32
 8008332:	6021      	strmi	r1, [r4, #0]
 8008334:	b91b      	cbnz	r3, 800833e <_printf_i+0x15e>
 8008336:	6822      	ldr	r2, [r4, #0]
 8008338:	f022 0220 	bic.w	r2, r2, #32
 800833c:	6022      	str	r2, [r4, #0]
 800833e:	2210      	movs	r2, #16
 8008340:	e7b7      	b.n	80082b2 <_printf_i+0xd2>
 8008342:	064d      	lsls	r5, r1, #25
 8008344:	bf48      	it	mi
 8008346:	b29b      	uxthmi	r3, r3
 8008348:	e7ef      	b.n	800832a <_printf_i+0x14a>
 800834a:	4665      	mov	r5, ip
 800834c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008350:	fb02 3311 	mls	r3, r2, r1, r3
 8008354:	5cc3      	ldrb	r3, [r0, r3]
 8008356:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800835a:	460b      	mov	r3, r1
 800835c:	2900      	cmp	r1, #0
 800835e:	d1f5      	bne.n	800834c <_printf_i+0x16c>
 8008360:	e7b9      	b.n	80082d6 <_printf_i+0xf6>
 8008362:	6813      	ldr	r3, [r2, #0]
 8008364:	6825      	ldr	r5, [r4, #0]
 8008366:	1d18      	adds	r0, r3, #4
 8008368:	6961      	ldr	r1, [r4, #20]
 800836a:	6010      	str	r0, [r2, #0]
 800836c:	0628      	lsls	r0, r5, #24
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	d501      	bpl.n	8008376 <_printf_i+0x196>
 8008372:	6019      	str	r1, [r3, #0]
 8008374:	e002      	b.n	800837c <_printf_i+0x19c>
 8008376:	066a      	lsls	r2, r5, #25
 8008378:	d5fb      	bpl.n	8008372 <_printf_i+0x192>
 800837a:	8019      	strh	r1, [r3, #0]
 800837c:	2300      	movs	r3, #0
 800837e:	4665      	mov	r5, ip
 8008380:	6123      	str	r3, [r4, #16]
 8008382:	e7b9      	b.n	80082f8 <_printf_i+0x118>
 8008384:	6813      	ldr	r3, [r2, #0]
 8008386:	1d19      	adds	r1, r3, #4
 8008388:	6011      	str	r1, [r2, #0]
 800838a:	681d      	ldr	r5, [r3, #0]
 800838c:	6862      	ldr	r2, [r4, #4]
 800838e:	2100      	movs	r1, #0
 8008390:	4628      	mov	r0, r5
 8008392:	f000 f837 	bl	8008404 <memchr>
 8008396:	b108      	cbz	r0, 800839c <_printf_i+0x1bc>
 8008398:	1b40      	subs	r0, r0, r5
 800839a:	6060      	str	r0, [r4, #4]
 800839c:	6863      	ldr	r3, [r4, #4]
 800839e:	6123      	str	r3, [r4, #16]
 80083a0:	2300      	movs	r3, #0
 80083a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083a6:	e7a7      	b.n	80082f8 <_printf_i+0x118>
 80083a8:	6923      	ldr	r3, [r4, #16]
 80083aa:	462a      	mov	r2, r5
 80083ac:	4639      	mov	r1, r7
 80083ae:	4630      	mov	r0, r6
 80083b0:	47c0      	blx	r8
 80083b2:	3001      	adds	r0, #1
 80083b4:	d0aa      	beq.n	800830c <_printf_i+0x12c>
 80083b6:	6823      	ldr	r3, [r4, #0]
 80083b8:	079b      	lsls	r3, r3, #30
 80083ba:	d413      	bmi.n	80083e4 <_printf_i+0x204>
 80083bc:	68e0      	ldr	r0, [r4, #12]
 80083be:	9b03      	ldr	r3, [sp, #12]
 80083c0:	4298      	cmp	r0, r3
 80083c2:	bfb8      	it	lt
 80083c4:	4618      	movlt	r0, r3
 80083c6:	e7a3      	b.n	8008310 <_printf_i+0x130>
 80083c8:	2301      	movs	r3, #1
 80083ca:	464a      	mov	r2, r9
 80083cc:	4639      	mov	r1, r7
 80083ce:	4630      	mov	r0, r6
 80083d0:	47c0      	blx	r8
 80083d2:	3001      	adds	r0, #1
 80083d4:	d09a      	beq.n	800830c <_printf_i+0x12c>
 80083d6:	3501      	adds	r5, #1
 80083d8:	68e3      	ldr	r3, [r4, #12]
 80083da:	9a03      	ldr	r2, [sp, #12]
 80083dc:	1a9b      	subs	r3, r3, r2
 80083de:	42ab      	cmp	r3, r5
 80083e0:	dcf2      	bgt.n	80083c8 <_printf_i+0x1e8>
 80083e2:	e7eb      	b.n	80083bc <_printf_i+0x1dc>
 80083e4:	2500      	movs	r5, #0
 80083e6:	f104 0919 	add.w	r9, r4, #25
 80083ea:	e7f5      	b.n	80083d8 <_printf_i+0x1f8>
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1ac      	bne.n	800834a <_printf_i+0x16a>
 80083f0:	7803      	ldrb	r3, [r0, #0]
 80083f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083fa:	e76c      	b.n	80082d6 <_printf_i+0xf6>
 80083fc:	0800871d 	.word	0x0800871d
 8008400:	0800872e 	.word	0x0800872e

08008404 <memchr>:
 8008404:	b510      	push	{r4, lr}
 8008406:	b2c9      	uxtb	r1, r1
 8008408:	4402      	add	r2, r0
 800840a:	4290      	cmp	r0, r2
 800840c:	4603      	mov	r3, r0
 800840e:	d101      	bne.n	8008414 <memchr+0x10>
 8008410:	2300      	movs	r3, #0
 8008412:	e003      	b.n	800841c <memchr+0x18>
 8008414:	781c      	ldrb	r4, [r3, #0]
 8008416:	3001      	adds	r0, #1
 8008418:	428c      	cmp	r4, r1
 800841a:	d1f6      	bne.n	800840a <memchr+0x6>
 800841c:	4618      	mov	r0, r3
 800841e:	bd10      	pop	{r4, pc}

08008420 <memcpy>:
 8008420:	b510      	push	{r4, lr}
 8008422:	1e43      	subs	r3, r0, #1
 8008424:	440a      	add	r2, r1
 8008426:	4291      	cmp	r1, r2
 8008428:	d100      	bne.n	800842c <memcpy+0xc>
 800842a:	bd10      	pop	{r4, pc}
 800842c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008434:	e7f7      	b.n	8008426 <memcpy+0x6>

08008436 <memmove>:
 8008436:	4288      	cmp	r0, r1
 8008438:	b510      	push	{r4, lr}
 800843a:	eb01 0302 	add.w	r3, r1, r2
 800843e:	d807      	bhi.n	8008450 <memmove+0x1a>
 8008440:	1e42      	subs	r2, r0, #1
 8008442:	4299      	cmp	r1, r3
 8008444:	d00a      	beq.n	800845c <memmove+0x26>
 8008446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800844a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800844e:	e7f8      	b.n	8008442 <memmove+0xc>
 8008450:	4283      	cmp	r3, r0
 8008452:	d9f5      	bls.n	8008440 <memmove+0xa>
 8008454:	1881      	adds	r1, r0, r2
 8008456:	1ad2      	subs	r2, r2, r3
 8008458:	42d3      	cmn	r3, r2
 800845a:	d100      	bne.n	800845e <memmove+0x28>
 800845c:	bd10      	pop	{r4, pc}
 800845e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008462:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008466:	e7f7      	b.n	8008458 <memmove+0x22>

08008468 <_free_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	4605      	mov	r5, r0
 800846c:	2900      	cmp	r1, #0
 800846e:	d043      	beq.n	80084f8 <_free_r+0x90>
 8008470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008474:	1f0c      	subs	r4, r1, #4
 8008476:	2b00      	cmp	r3, #0
 8008478:	bfb8      	it	lt
 800847a:	18e4      	addlt	r4, r4, r3
 800847c:	f000 f8d0 	bl	8008620 <__malloc_lock>
 8008480:	4a1e      	ldr	r2, [pc, #120]	; (80084fc <_free_r+0x94>)
 8008482:	6813      	ldr	r3, [r2, #0]
 8008484:	4610      	mov	r0, r2
 8008486:	b933      	cbnz	r3, 8008496 <_free_r+0x2e>
 8008488:	6063      	str	r3, [r4, #4]
 800848a:	6014      	str	r4, [r2, #0]
 800848c:	4628      	mov	r0, r5
 800848e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008492:	f000 b8c6 	b.w	8008622 <__malloc_unlock>
 8008496:	42a3      	cmp	r3, r4
 8008498:	d90b      	bls.n	80084b2 <_free_r+0x4a>
 800849a:	6821      	ldr	r1, [r4, #0]
 800849c:	1862      	adds	r2, r4, r1
 800849e:	4293      	cmp	r3, r2
 80084a0:	bf01      	itttt	eq
 80084a2:	681a      	ldreq	r2, [r3, #0]
 80084a4:	685b      	ldreq	r3, [r3, #4]
 80084a6:	1852      	addeq	r2, r2, r1
 80084a8:	6022      	streq	r2, [r4, #0]
 80084aa:	6063      	str	r3, [r4, #4]
 80084ac:	6004      	str	r4, [r0, #0]
 80084ae:	e7ed      	b.n	800848c <_free_r+0x24>
 80084b0:	4613      	mov	r3, r2
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	b10a      	cbz	r2, 80084ba <_free_r+0x52>
 80084b6:	42a2      	cmp	r2, r4
 80084b8:	d9fa      	bls.n	80084b0 <_free_r+0x48>
 80084ba:	6819      	ldr	r1, [r3, #0]
 80084bc:	1858      	adds	r0, r3, r1
 80084be:	42a0      	cmp	r0, r4
 80084c0:	d10b      	bne.n	80084da <_free_r+0x72>
 80084c2:	6820      	ldr	r0, [r4, #0]
 80084c4:	4401      	add	r1, r0
 80084c6:	1858      	adds	r0, r3, r1
 80084c8:	4282      	cmp	r2, r0
 80084ca:	6019      	str	r1, [r3, #0]
 80084cc:	d1de      	bne.n	800848c <_free_r+0x24>
 80084ce:	6810      	ldr	r0, [r2, #0]
 80084d0:	6852      	ldr	r2, [r2, #4]
 80084d2:	4401      	add	r1, r0
 80084d4:	6019      	str	r1, [r3, #0]
 80084d6:	605a      	str	r2, [r3, #4]
 80084d8:	e7d8      	b.n	800848c <_free_r+0x24>
 80084da:	d902      	bls.n	80084e2 <_free_r+0x7a>
 80084dc:	230c      	movs	r3, #12
 80084de:	602b      	str	r3, [r5, #0]
 80084e0:	e7d4      	b.n	800848c <_free_r+0x24>
 80084e2:	6820      	ldr	r0, [r4, #0]
 80084e4:	1821      	adds	r1, r4, r0
 80084e6:	428a      	cmp	r2, r1
 80084e8:	bf01      	itttt	eq
 80084ea:	6811      	ldreq	r1, [r2, #0]
 80084ec:	6852      	ldreq	r2, [r2, #4]
 80084ee:	1809      	addeq	r1, r1, r0
 80084f0:	6021      	streq	r1, [r4, #0]
 80084f2:	6062      	str	r2, [r4, #4]
 80084f4:	605c      	str	r4, [r3, #4]
 80084f6:	e7c9      	b.n	800848c <_free_r+0x24>
 80084f8:	bd38      	pop	{r3, r4, r5, pc}
 80084fa:	bf00      	nop
 80084fc:	20000424 	.word	0x20000424

08008500 <_malloc_r>:
 8008500:	b570      	push	{r4, r5, r6, lr}
 8008502:	1ccd      	adds	r5, r1, #3
 8008504:	f025 0503 	bic.w	r5, r5, #3
 8008508:	3508      	adds	r5, #8
 800850a:	2d0c      	cmp	r5, #12
 800850c:	bf38      	it	cc
 800850e:	250c      	movcc	r5, #12
 8008510:	2d00      	cmp	r5, #0
 8008512:	4606      	mov	r6, r0
 8008514:	db01      	blt.n	800851a <_malloc_r+0x1a>
 8008516:	42a9      	cmp	r1, r5
 8008518:	d903      	bls.n	8008522 <_malloc_r+0x22>
 800851a:	230c      	movs	r3, #12
 800851c:	6033      	str	r3, [r6, #0]
 800851e:	2000      	movs	r0, #0
 8008520:	bd70      	pop	{r4, r5, r6, pc}
 8008522:	f000 f87d 	bl	8008620 <__malloc_lock>
 8008526:	4a21      	ldr	r2, [pc, #132]	; (80085ac <_malloc_r+0xac>)
 8008528:	6814      	ldr	r4, [r2, #0]
 800852a:	4621      	mov	r1, r4
 800852c:	b991      	cbnz	r1, 8008554 <_malloc_r+0x54>
 800852e:	4c20      	ldr	r4, [pc, #128]	; (80085b0 <_malloc_r+0xb0>)
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	b91b      	cbnz	r3, 800853c <_malloc_r+0x3c>
 8008534:	4630      	mov	r0, r6
 8008536:	f000 f863 	bl	8008600 <_sbrk_r>
 800853a:	6020      	str	r0, [r4, #0]
 800853c:	4629      	mov	r1, r5
 800853e:	4630      	mov	r0, r6
 8008540:	f000 f85e 	bl	8008600 <_sbrk_r>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d124      	bne.n	8008592 <_malloc_r+0x92>
 8008548:	230c      	movs	r3, #12
 800854a:	4630      	mov	r0, r6
 800854c:	6033      	str	r3, [r6, #0]
 800854e:	f000 f868 	bl	8008622 <__malloc_unlock>
 8008552:	e7e4      	b.n	800851e <_malloc_r+0x1e>
 8008554:	680b      	ldr	r3, [r1, #0]
 8008556:	1b5b      	subs	r3, r3, r5
 8008558:	d418      	bmi.n	800858c <_malloc_r+0x8c>
 800855a:	2b0b      	cmp	r3, #11
 800855c:	d90f      	bls.n	800857e <_malloc_r+0x7e>
 800855e:	600b      	str	r3, [r1, #0]
 8008560:	18cc      	adds	r4, r1, r3
 8008562:	50cd      	str	r5, [r1, r3]
 8008564:	4630      	mov	r0, r6
 8008566:	f000 f85c 	bl	8008622 <__malloc_unlock>
 800856a:	f104 000b 	add.w	r0, r4, #11
 800856e:	1d23      	adds	r3, r4, #4
 8008570:	f020 0007 	bic.w	r0, r0, #7
 8008574:	1ac3      	subs	r3, r0, r3
 8008576:	d0d3      	beq.n	8008520 <_malloc_r+0x20>
 8008578:	425a      	negs	r2, r3
 800857a:	50e2      	str	r2, [r4, r3]
 800857c:	e7d0      	b.n	8008520 <_malloc_r+0x20>
 800857e:	684b      	ldr	r3, [r1, #4]
 8008580:	428c      	cmp	r4, r1
 8008582:	bf16      	itet	ne
 8008584:	6063      	strne	r3, [r4, #4]
 8008586:	6013      	streq	r3, [r2, #0]
 8008588:	460c      	movne	r4, r1
 800858a:	e7eb      	b.n	8008564 <_malloc_r+0x64>
 800858c:	460c      	mov	r4, r1
 800858e:	6849      	ldr	r1, [r1, #4]
 8008590:	e7cc      	b.n	800852c <_malloc_r+0x2c>
 8008592:	1cc4      	adds	r4, r0, #3
 8008594:	f024 0403 	bic.w	r4, r4, #3
 8008598:	42a0      	cmp	r0, r4
 800859a:	d005      	beq.n	80085a8 <_malloc_r+0xa8>
 800859c:	1a21      	subs	r1, r4, r0
 800859e:	4630      	mov	r0, r6
 80085a0:	f000 f82e 	bl	8008600 <_sbrk_r>
 80085a4:	3001      	adds	r0, #1
 80085a6:	d0cf      	beq.n	8008548 <_malloc_r+0x48>
 80085a8:	6025      	str	r5, [r4, #0]
 80085aa:	e7db      	b.n	8008564 <_malloc_r+0x64>
 80085ac:	20000424 	.word	0x20000424
 80085b0:	20000428 	.word	0x20000428

080085b4 <_realloc_r>:
 80085b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085b6:	4607      	mov	r7, r0
 80085b8:	4614      	mov	r4, r2
 80085ba:	460e      	mov	r6, r1
 80085bc:	b921      	cbnz	r1, 80085c8 <_realloc_r+0x14>
 80085be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80085c2:	4611      	mov	r1, r2
 80085c4:	f7ff bf9c 	b.w	8008500 <_malloc_r>
 80085c8:	b922      	cbnz	r2, 80085d4 <_realloc_r+0x20>
 80085ca:	f7ff ff4d 	bl	8008468 <_free_r>
 80085ce:	4625      	mov	r5, r4
 80085d0:	4628      	mov	r0, r5
 80085d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085d4:	f000 f826 	bl	8008624 <_malloc_usable_size_r>
 80085d8:	42a0      	cmp	r0, r4
 80085da:	d20f      	bcs.n	80085fc <_realloc_r+0x48>
 80085dc:	4621      	mov	r1, r4
 80085de:	4638      	mov	r0, r7
 80085e0:	f7ff ff8e 	bl	8008500 <_malloc_r>
 80085e4:	4605      	mov	r5, r0
 80085e6:	2800      	cmp	r0, #0
 80085e8:	d0f2      	beq.n	80085d0 <_realloc_r+0x1c>
 80085ea:	4631      	mov	r1, r6
 80085ec:	4622      	mov	r2, r4
 80085ee:	f7ff ff17 	bl	8008420 <memcpy>
 80085f2:	4631      	mov	r1, r6
 80085f4:	4638      	mov	r0, r7
 80085f6:	f7ff ff37 	bl	8008468 <_free_r>
 80085fa:	e7e9      	b.n	80085d0 <_realloc_r+0x1c>
 80085fc:	4635      	mov	r5, r6
 80085fe:	e7e7      	b.n	80085d0 <_realloc_r+0x1c>

08008600 <_sbrk_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	2300      	movs	r3, #0
 8008604:	4c05      	ldr	r4, [pc, #20]	; (800861c <_sbrk_r+0x1c>)
 8008606:	4605      	mov	r5, r0
 8008608:	4608      	mov	r0, r1
 800860a:	6023      	str	r3, [r4, #0]
 800860c:	f7f8 f9f4 	bl	80009f8 <_sbrk>
 8008610:	1c43      	adds	r3, r0, #1
 8008612:	d102      	bne.n	800861a <_sbrk_r+0x1a>
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	b103      	cbz	r3, 800861a <_sbrk_r+0x1a>
 8008618:	602b      	str	r3, [r5, #0]
 800861a:	bd38      	pop	{r3, r4, r5, pc}
 800861c:	20001490 	.word	0x20001490

08008620 <__malloc_lock>:
 8008620:	4770      	bx	lr

08008622 <__malloc_unlock>:
 8008622:	4770      	bx	lr

08008624 <_malloc_usable_size_r>:
 8008624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008628:	1f18      	subs	r0, r3, #4
 800862a:	2b00      	cmp	r3, #0
 800862c:	bfbc      	itt	lt
 800862e:	580b      	ldrlt	r3, [r1, r0]
 8008630:	18c0      	addlt	r0, r0, r3
 8008632:	4770      	bx	lr

08008634 <_init>:
 8008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008636:	bf00      	nop
 8008638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863a:	bc08      	pop	{r3}
 800863c:	469e      	mov	lr, r3
 800863e:	4770      	bx	lr

08008640 <_fini>:
 8008640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008642:	bf00      	nop
 8008644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008646:	bc08      	pop	{r3}
 8008648:	469e      	mov	lr, r3
 800864a:	4770      	bx	lr
