[
    {
        "mnemonic": "mul",
        "mnemonicPrecise": "mulb",
        "opcode": 246,
        "opcodeHex": "F6",
        "operands": [
            [
                "Register8",
                "Memory"
            ]
        ],
        "operandSize": 8,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "mul",
        "mnemonicPrecise": "mulw",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register16",
                "Memory"
            ]
        ],
        "operandSize": 16,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "mul",
        "mnemonicPrecise": "muld",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register32",
                "Memory"
            ]
        ],
        "operandSize": 32,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "mul",
        "mnemonicPrecise": "mulq",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register64",
                "Memory"
            ]
        ],
        "operandSize": 64,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]