TimeQuest Timing Analyzer report for cpu_io
Wed Jul 01 10:22:32 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'
 15. Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'
 28. Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 29. Fast Model Minimum Pulse Width: 'clk'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; cpu_io                                             ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C5T144C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; clock_and_mem_clock:inst|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_and_mem_clock:inst|clock_out } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+----------+-----------------+------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                         ; Note ;
+----------+-----------------+------------------------------------+------+
; 22.3 MHz ; 22.3 MHz        ; clk                                ;      ;
; 22.3 MHz ; 22.3 MHz        ; clock_and_mem_clock:inst|clock_out ;      ;
+----------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -23.821 ; -23535.835    ;
; clk                                ; -21.920 ; -1355.159     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.738 ; -8.608        ;
; clock_and_mem_clock:inst|clock_out ; 0.445  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1377.076     ;
; clk                                ; -2.000 ; -355.456      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.821 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.858     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.624 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.665     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.622 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.663     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.621 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.495     ; 22.662     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.620 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.655     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.617 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.501     ; 22.652     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.595 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.499     ; 22.632     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.566     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.542 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.585     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.541 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.493     ; 22.584     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.512     ; 22.563     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.474 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.523     ; 22.487     ;
; -23.337 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.517     ; 22.356     ;
; -23.337 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.517     ; 22.356     ;
; -23.337 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.517     ; 22.356     ;
; -23.337 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.517     ; 22.356     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.064     ; 22.392     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
; -21.690 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.049     ; 22.177     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.738 ; clock_and_mem_clock:inst|clock_out                            ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 0.657      ;
; -1.238 ; clock_and_mem_clock:inst|clock_out                            ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 0.657      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; -0.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.042  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.307      ; 3.365      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.046  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.344      ; 3.906      ;
; 0.055  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.374      ; 3.913      ;
; 0.055  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.374      ; 3.913      ;
; 0.276  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.329      ; 4.121      ;
; 0.422  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.499      ; 1.655      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.546  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.344      ; 3.906      ;
; 0.555  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.374      ; 3.913      ;
; 0.555  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.374      ; 3.913      ;
; 0.627  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.501      ; 1.862      ;
; 0.684  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.512      ; 1.930      ;
; 0.705  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.512      ; 1.951      ;
; 0.760  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[13][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.456      ; 2.482      ;
; 0.776  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.329      ; 4.121      ;
; 1.126  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][21]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.426      ; 2.818      ;
; 1.161  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.499      ; 2.394      ;
; 1.198  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.511      ; 2.443      ;
; 1.373  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][3]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.451      ; 3.090      ;
; 1.389  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][21] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.396      ; 3.051      ;
; 1.463  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][6]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.418      ; 3.147      ;
; 1.524  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][19]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.450      ; 3.240      ;
; 1.545  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][15] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.416      ; 3.227      ;
; 1.558  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[10][16] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.424      ; 3.248      ;
; 1.569  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][28] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.408      ; 3.243      ;
; 1.579  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][1]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.455      ; 3.300      ;
; 1.615  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][11]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.452      ; 3.333      ;
; 1.657  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][6]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.415      ; 3.338      ;
; 1.723  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][1]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.433      ; 3.422      ;
; 1.745  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][4]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.406      ; 3.417      ;
; 1.751  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][6]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.418      ; 3.435      ;
; 1.791  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][27] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.418      ; 3.475      ;
; 1.803  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][19] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.448      ; 3.517      ;
; 1.827  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][21] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.430      ; 3.523      ;
; 1.838  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.456      ; 3.560      ;
; 1.858  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][16] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.423      ; 3.547      ;
; 1.885  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][4]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.406      ; 3.557      ;
; 1.912  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][24] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.445      ; 3.623      ;
; 1.928  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][29]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.435      ; 3.629      ;
; 1.930  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][21]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.426      ; 3.622      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.445 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.404      ; 3.365      ;
; 0.826 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.595      ; 1.655      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.945 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.404      ; 3.365      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.949 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.441      ; 3.906      ;
; 0.958 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.471      ; 3.913      ;
; 0.958 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.471      ; 3.913      ;
; 1.031 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.597      ; 1.862      ;
; 1.088 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.608      ; 1.930      ;
; 1.109 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.608      ; 1.951      ;
; 1.179 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.426      ; 4.121      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.449 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.441      ; 3.906      ;
; 1.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.471      ; 3.913      ;
; 1.458 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.471      ; 3.913      ;
; 1.524 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.004      ; 1.794      ;
; 1.525 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.004      ; 1.795      ;
; 1.565 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.595      ; 2.394      ;
; 1.602 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.607      ; 2.443      ;
; 1.679 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.426      ; 4.121      ;
; 2.004 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.030      ; 2.300      ;
; 2.016 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[10][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.025      ; 2.307      ;
; 2.163 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[13][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 0.553      ; 2.482      ;
; 2.182 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[23][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.042      ; 2.490      ;
; 2.185 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.042      ; 2.493      ;
; 2.266 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.037      ; 2.569      ;
; 2.278 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.013      ; 2.557      ;
; 2.282 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.013      ; 2.561      ;
; 2.287 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.026      ; 2.579      ;
; 2.290 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.021      ; 2.577      ;
; 2.290 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.021      ; 2.577      ;
; 2.290 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.015      ; 2.571      ;
; 2.298 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.018      ; 2.582      ;
; 2.302 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.018      ; 2.586      ;
; 2.315 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[13][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.020      ; 2.601      ;
; 2.405 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[31][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.046      ; 2.717      ;
; 2.422 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.024      ; 2.712      ;
; 2.438 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[12][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.026      ; 2.730      ;
; 2.442 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.026      ; 2.734      ;
; 2.454 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[17][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.015      ; 2.735      ;
; 2.459 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[28][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.029      ; 2.754      ;
; 2.504 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[24][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.041      ; 2.811      ;
; 2.504 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.041      ; 2.811      ;
; 2.506 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]               ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.022      ; 2.794      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 8.950 ; 8.950 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 7.415 ; 7.415 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 7.330 ; 7.330 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 8.123 ; 8.123 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 7.585 ; 7.585 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 7.902 ; 7.902 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 8.140 ; 8.140 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 7.659 ; 7.659 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 7.771 ; 7.771 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 7.543 ; 7.543 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 7.817 ; 7.817 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 7.778 ; 7.778 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 7.394 ; 7.394 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 7.521 ; 7.521 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 7.653 ; 7.653 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 8.049 ; 8.049 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 7.922 ; 7.922 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 8.707 ; 8.707 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 7.777 ; 7.777 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 7.867 ; 7.867 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 8.037 ; 8.037 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 7.999 ; 7.999 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 8.831 ; 8.831 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 7.649 ; 7.649 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 7.694 ; 7.694 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 7.664 ; 7.664 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 8.156 ; 8.156 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 8.499 ; 8.499 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 8.168 ; 8.168 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 8.950 ; 8.950 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 7.347 ; 7.347 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 7.301 ; 7.301 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 7.660 ; 7.660 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 8.047 ; 8.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 6.512 ; 6.512 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 6.427 ; 6.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 7.220 ; 7.220 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 6.682 ; 6.682 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 6.999 ; 6.999 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 7.237 ; 7.237 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 6.756 ; 6.756 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 6.868 ; 6.868 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 6.640 ; 6.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 6.914 ; 6.914 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 6.875 ; 6.875 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 6.491 ; 6.491 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 6.618 ; 6.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 6.750 ; 6.750 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 7.146 ; 7.146 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 7.019 ; 7.019 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 7.804 ; 7.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 6.874 ; 6.874 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 6.964 ; 6.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 7.134 ; 7.134 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 7.096 ; 7.096 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 7.928 ; 7.928 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 6.746 ; 6.746 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 6.791 ; 6.791 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 6.761 ; 6.761 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 7.253 ; 7.253 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 7.596 ; 7.596 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 7.265 ; 7.265 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 8.047 ; 8.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 6.444 ; 6.444 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 6.398 ; 6.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 6.757 ; 6.757 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 7.301 ; 7.301 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 7.415 ; 7.415 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 7.330 ; 7.330 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 8.123 ; 8.123 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 7.585 ; 7.585 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 7.902 ; 7.902 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 8.140 ; 8.140 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 7.659 ; 7.659 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 7.771 ; 7.771 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 7.543 ; 7.543 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 7.817 ; 7.817 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 7.778 ; 7.778 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 7.394 ; 7.394 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 7.521 ; 7.521 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 7.653 ; 7.653 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 8.049 ; 8.049 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 7.922 ; 7.922 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 8.707 ; 8.707 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 7.777 ; 7.777 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 7.867 ; 7.867 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 8.037 ; 8.037 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 7.999 ; 7.999 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 8.831 ; 8.831 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 7.649 ; 7.649 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 7.694 ; 7.694 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 7.664 ; 7.664 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 8.156 ; 8.156 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 8.499 ; 8.499 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 8.168 ; 8.168 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 8.950 ; 8.950 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 7.347 ; 7.347 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 7.301 ; 7.301 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 7.660 ; 7.660 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 6.398 ; 6.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 6.512 ; 6.512 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 6.427 ; 6.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 7.220 ; 7.220 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 6.682 ; 6.682 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 6.999 ; 6.999 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 7.237 ; 7.237 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 6.756 ; 6.756 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 6.868 ; 6.868 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 6.640 ; 6.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 6.914 ; 6.914 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 6.875 ; 6.875 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 6.491 ; 6.491 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 6.618 ; 6.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 6.750 ; 6.750 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 7.146 ; 7.146 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 7.019 ; 7.019 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 7.804 ; 7.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 6.874 ; 6.874 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 6.964 ; 6.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 7.134 ; 7.134 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 7.096 ; 7.096 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 7.928 ; 7.928 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 6.746 ; 6.746 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 6.791 ; 6.791 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 6.761 ; 6.761 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 7.253 ; 7.253 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 7.596 ; 7.596 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 7.265 ; 7.265 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 8.047 ; 8.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 6.444 ; 6.444 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 6.398 ; 6.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 6.757 ; 6.757 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -11.017 ; -11051.593    ;
; clk                                ; -10.157 ; -651.792      ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -0.975 ; -15.451       ;
; clock_and_mem_clock:inst|clock_out ; -0.029 ; -0.435        ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1377.076     ;
; clk                                ; -2.000 ; -355.456      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -11.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.799     ; 10.750     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.665     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[13] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.672     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[16] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.934 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.802     ; 10.664     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.932 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.669     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.931 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.795     ; 10.668     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.924 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[10] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.664     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.923 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.792     ; 10.663     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.919 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.800     ; 10.651     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.896 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.616     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.892 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[29] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.612     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.891 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.812     ; 10.611     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.856 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.566     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.854 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[0]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.822     ; 10.564     ;
; -10.811 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.818     ; 10.525     ;
; -10.811 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.818     ; 10.525     ;
; -10.811 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.818     ; 10.525     ;
; -10.811 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.818     ; 10.525     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.157 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; -0.060     ; 10.629     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]  ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
; -10.018 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31] ; clk          ; clk         ; 0.500        ; -0.046     ; 10.504     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.975 ; clock_and_mem_clock:inst|clock_out                            ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.049      ; 0.367      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.553 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.879      ; 1.619      ;
; -0.475 ; clock_and_mem_clock:inst|clock_out                            ; clock_and_mem_clock:inst|clock_out                                                                                                                      ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.049      ; 0.367      ;
; -0.372 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.941      ; 1.848      ;
; -0.372 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.941      ; 1.848      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.328 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.912      ; 1.877      ;
; -0.189 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.898      ; 2.002      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; -0.053 ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.879      ; 1.619      ;
; 0.128  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.941      ; 1.848      ;
; 0.128  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.941      ; 1.848      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.172  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.912      ; 1.877      ;
; 0.257  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[13][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.755      ; 1.164      ;
; 0.311  ; clock_and_mem_clock:inst|clock_out                            ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.898      ; 2.002      ;
; 0.371  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.799      ; 0.808      ;
; 0.404  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][21]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.734      ; 1.290      ;
; 0.457  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.802      ; 0.897      ;
; 0.482  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.812      ; 0.932      ;
; 0.494  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.812      ; 0.944      ;
; 0.500  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][3]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.755      ; 1.407      ;
; 0.562  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][21] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.705      ; 1.419      ;
; 0.570  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][6]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.725      ; 1.447      ;
; 0.585  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][19]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.751      ; 1.488      ;
; 0.597  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][1]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.757      ; 1.506      ;
; 0.600  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][15] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.722      ; 1.474      ;
; 0.622  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[10][16] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.729      ; 1.503      ;
; 0.643  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][11]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.754      ; 1.549      ;
; 0.670  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][1]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.735      ; 1.557      ;
; 0.671  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][28] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.715      ; 1.538      ;
; 0.675  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][6]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.724      ; 1.551      ;
; 0.683  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][19] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.749      ; 1.584      ;
; 0.684  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.755      ; 1.591      ;
; 0.691  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][21] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.737      ; 1.580      ;
; 0.692  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][6]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.727      ; 1.571      ;
; 0.711  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][21]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.734      ; 1.597      ;
; 0.716  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][16] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.727      ; 1.595      ;
; 0.726  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.812      ; 1.176      ;
; 0.738  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][20]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.762      ; 1.652      ;
; 0.738  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]               ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 0.800      ; 1.176      ;
; 0.748  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][29]  ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.741      ; 1.641      ;
; 0.765  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][4]   ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.715      ; 1.632      ;
; 0.765  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][27] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.727      ; 1.644      ;
; 0.766  ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][20] ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 0.770      ; 1.688      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; -0.029 ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.355      ; 1.619      ;
; 0.152  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.417      ; 1.848      ;
; 0.152  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.417      ; 1.848      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.196  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.388      ; 1.877      ;
; 0.335  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.374      ; 2.002      ;
; 0.368  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.302      ; 0.808      ;
; 0.454  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[7] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg5 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.305      ; 0.897      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.471  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.355      ; 1.619      ;
; 0.479  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.315      ; 0.932      ;
; 0.491  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[6] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg4 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.315      ; 0.944      ;
; 0.652  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.417      ; 1.848      ;
; 0.652  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_we_reg    ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.417      ; 1.848      ;
; 0.675  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[9][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.005      ; 0.832      ;
; 0.676  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.005      ; 0.833      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.696  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.388      ; 1.877      ;
; 0.723  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.315      ; 1.176      ;
; 0.735  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3] ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_8hc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.303      ; 1.176      ;
; 0.835  ; clock_and_mem_clock:inst|clock_out              ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.374      ; 2.002      ;
; 0.883  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.030      ; 1.065      ;
; 0.891  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[10][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.025      ; 1.068      ;
; 0.998  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[23][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.039      ; 1.189      ;
; 1.000  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.039      ; 1.191      ;
; 1.010  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.035      ; 1.197      ;
; 1.011  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.015      ; 1.178      ;
; 1.016  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.015      ; 1.183      ;
; 1.021  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[15][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.027      ; 1.200      ;
; 1.023  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.014      ; 1.189      ;
; 1.024  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.020      ; 1.196      ;
; 1.026  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.020      ; 1.198      ;
; 1.029  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.018      ; 1.199      ;
; 1.032  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.018      ; 1.202      ;
; 1.037  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[13][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.022      ; 1.211      ;
; 1.103  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[31][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.043      ; 1.298      ;
; 1.109  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.022      ; 1.283      ;
; 1.117  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.019      ; 1.288      ;
; 1.119  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[12][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.024      ; 1.295      ;
; 1.121  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[14][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.024      ; 1.297      ;
; 1.126  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[24][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.039      ; 1.317      ;
; 1.126  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[17][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.014      ; 1.292      ;
; 1.127  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.039      ; 1.318      ;
; 1.132  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[28][1]                                                                                            ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.027      ; 1.311      ;
; 1.137  ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[1] ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][1]                                                                                             ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 0.009      ; 1.298      ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a4~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 4.834 ; 4.834 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 4.069 ; 4.069 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 4.042 ; 4.042 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 4.417 ; 4.417 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 4.174 ; 4.174 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 4.303 ; 4.303 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 4.427 ; 4.427 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 4.209 ; 4.209 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 4.244 ; 4.244 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 4.142 ; 4.142 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 4.275 ; 4.275 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 4.261 ; 4.261 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 4.092 ; 4.092 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 4.101 ; 4.101 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 4.451 ; 4.451 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 4.340 ; 4.340 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 4.688 ; 4.688 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 4.248 ; 4.248 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 4.308 ; 4.308 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 4.409 ; 4.409 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 4.343 ; 4.343 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 4.766 ; 4.766 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 4.193 ; 4.193 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 4.151 ; 4.151 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 4.430 ; 4.430 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 4.622 ; 4.622 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 4.444 ; 4.444 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 4.834 ; 4.834 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 4.064 ; 4.064 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 4.033 ; 4.033 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 4.147 ; 4.147 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 4.310 ; 4.310 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 3.545 ; 3.545 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 3.518 ; 3.518 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 3.893 ; 3.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 3.650 ; 3.650 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 3.779 ; 3.779 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 3.903 ; 3.903 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 3.685 ; 3.685 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 3.720 ; 3.720 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 3.618 ; 3.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 3.751 ; 3.751 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 3.737 ; 3.737 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 3.568 ; 3.568 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 3.577 ; 3.577 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 3.927 ; 3.927 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 3.816 ; 3.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 4.164 ; 4.164 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 3.724 ; 3.724 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 3.784 ; 3.784 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 3.885 ; 3.885 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 3.819 ; 3.819 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 4.242 ; 4.242 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 3.669 ; 3.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 3.627 ; 3.627 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 3.906 ; 3.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 4.098 ; 4.098 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 3.920 ; 3.920 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 4.310 ; 4.310 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 3.540 ; 3.540 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 3.509 ; 3.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 3.623 ; 3.623 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 4.033 ; 4.033 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 4.069 ; 4.069 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 4.042 ; 4.042 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 4.417 ; 4.417 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 4.174 ; 4.174 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 4.303 ; 4.303 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 4.427 ; 4.427 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 4.209 ; 4.209 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 4.244 ; 4.244 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 4.142 ; 4.142 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 4.275 ; 4.275 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 4.261 ; 4.261 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 4.092 ; 4.092 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 4.101 ; 4.101 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 4.451 ; 4.451 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 4.340 ; 4.340 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 4.688 ; 4.688 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 4.248 ; 4.248 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 4.308 ; 4.308 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 4.409 ; 4.409 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 4.343 ; 4.343 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 4.766 ; 4.766 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 4.193 ; 4.193 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 4.151 ; 4.151 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 4.430 ; 4.430 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 4.622 ; 4.622 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 4.444 ; 4.444 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 4.834 ; 4.834 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 4.064 ; 4.064 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 4.033 ; 4.033 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 4.147 ; 4.147 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 3.509 ; 3.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 3.545 ; 3.545 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 3.518 ; 3.518 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 3.893 ; 3.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 3.650 ; 3.650 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 3.779 ; 3.779 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 3.903 ; 3.903 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 3.685 ; 3.685 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 3.720 ; 3.720 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 3.618 ; 3.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 3.751 ; 3.751 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 3.737 ; 3.737 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 3.568 ; 3.568 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 3.577 ; 3.577 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 3.927 ; 3.927 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 3.816 ; 3.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 4.164 ; 4.164 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 3.724 ; 3.724 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 3.784 ; 3.784 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 3.885 ; 3.885 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 3.819 ; 3.819 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 4.242 ; 4.242 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 3.669 ; 3.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 3.627 ; 3.627 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 3.906 ; 3.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 4.098 ; 4.098 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 3.920 ; 3.920 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 4.310 ; 4.310 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 3.540 ; 3.540 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 3.509 ; 3.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 3.623 ; 3.623 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -23.821    ; -1.738  ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -21.920    ; -1.738  ; N/A      ; N/A     ; -2.000              ;
;  clock_and_mem_clock:inst|clock_out ; -23.821    ; -0.029  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -24890.994 ; -15.886 ; 0.0      ; 0.0     ; -1732.532           ;
;  clk                                ; -1355.159  ; -15.451 ; N/A      ; N/A     ; -355.456            ;
;  clock_and_mem_clock:inst|clock_out ; -23535.835 ; -0.435  ; N/A      ; N/A     ; -1377.076           ;
+-------------------------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 8.950 ; 8.950 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 7.415 ; 7.415 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 7.330 ; 7.330 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 8.123 ; 8.123 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 7.585 ; 7.585 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 7.902 ; 7.902 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 8.140 ; 8.140 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 7.659 ; 7.659 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 7.771 ; 7.771 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 7.543 ; 7.543 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 7.817 ; 7.817 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 7.778 ; 7.778 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 7.394 ; 7.394 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 7.521 ; 7.521 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 7.653 ; 7.653 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 8.049 ; 8.049 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 7.922 ; 7.922 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 8.707 ; 8.707 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 7.777 ; 7.777 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 7.867 ; 7.867 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 8.037 ; 8.037 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 7.999 ; 7.999 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 8.831 ; 8.831 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 7.649 ; 7.649 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 7.694 ; 7.694 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 7.664 ; 7.664 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 8.156 ; 8.156 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 8.499 ; 8.499 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 8.168 ; 8.168 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 8.950 ; 8.950 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 7.347 ; 7.347 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 7.301 ; 7.301 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 7.660 ; 7.660 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 8.047 ; 8.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 6.512 ; 6.512 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 6.427 ; 6.427 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 7.220 ; 7.220 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 6.682 ; 6.682 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 6.999 ; 6.999 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 7.237 ; 7.237 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 6.756 ; 6.756 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 6.868 ; 6.868 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 6.640 ; 6.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 6.914 ; 6.914 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 6.875 ; 6.875 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 6.491 ; 6.491 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 6.618 ; 6.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 6.750 ; 6.750 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 7.146 ; 7.146 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 7.019 ; 7.019 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 7.804 ; 7.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 6.874 ; 6.874 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 6.964 ; 6.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 7.134 ; 7.134 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 7.096 ; 7.096 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 7.928 ; 7.928 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 6.746 ; 6.746 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 6.791 ; 6.791 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 6.761 ; 6.761 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 7.253 ; 7.253 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 7.596 ; 7.596 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 7.265 ; 7.265 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 8.047 ; 8.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 6.444 ; 6.444 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 6.398 ; 6.398 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 6.757 ; 6.757 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HL[*]     ; clk                                ; 4.033 ; 4.033 ; Rise       ; clk                                ;
;  HL[0]    ; clk                                ; 4.069 ; 4.069 ; Rise       ; clk                                ;
;  HL[1]    ; clk                                ; 4.042 ; 4.042 ; Rise       ; clk                                ;
;  HL[2]    ; clk                                ; 4.417 ; 4.417 ; Rise       ; clk                                ;
;  HL[3]    ; clk                                ; 4.174 ; 4.174 ; Rise       ; clk                                ;
;  HL[4]    ; clk                                ; 4.303 ; 4.303 ; Rise       ; clk                                ;
;  HL[5]    ; clk                                ; 4.427 ; 4.427 ; Rise       ; clk                                ;
;  HL[6]    ; clk                                ; 4.209 ; 4.209 ; Rise       ; clk                                ;
;  HL[7]    ; clk                                ; 4.244 ; 4.244 ; Rise       ; clk                                ;
;  HL[8]    ; clk                                ; 4.142 ; 4.142 ; Rise       ; clk                                ;
;  HL[9]    ; clk                                ; 4.275 ; 4.275 ; Rise       ; clk                                ;
;  HL[10]   ; clk                                ; 4.261 ; 4.261 ; Rise       ; clk                                ;
;  HL[11]   ; clk                                ; 4.092 ; 4.092 ; Rise       ; clk                                ;
;  HL[12]   ; clk                                ; 4.101 ; 4.101 ; Rise       ; clk                                ;
;  HL[13]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[14]   ; clk                                ; 4.451 ; 4.451 ; Rise       ; clk                                ;
;  HL[15]   ; clk                                ; 4.340 ; 4.340 ; Rise       ; clk                                ;
;  HL[16]   ; clk                                ; 4.688 ; 4.688 ; Rise       ; clk                                ;
;  HL[17]   ; clk                                ; 4.248 ; 4.248 ; Rise       ; clk                                ;
;  HL[18]   ; clk                                ; 4.308 ; 4.308 ; Rise       ; clk                                ;
;  HL[19]   ; clk                                ; 4.409 ; 4.409 ; Rise       ; clk                                ;
;  HL[20]   ; clk                                ; 4.343 ; 4.343 ; Rise       ; clk                                ;
;  HL[21]   ; clk                                ; 4.766 ; 4.766 ; Rise       ; clk                                ;
;  HL[22]   ; clk                                ; 4.193 ; 4.193 ; Rise       ; clk                                ;
;  HL[23]   ; clk                                ; 4.215 ; 4.215 ; Rise       ; clk                                ;
;  HL[24]   ; clk                                ; 4.151 ; 4.151 ; Rise       ; clk                                ;
;  HL[25]   ; clk                                ; 4.430 ; 4.430 ; Rise       ; clk                                ;
;  HL[26]   ; clk                                ; 4.622 ; 4.622 ; Rise       ; clk                                ;
;  HL[27]   ; clk                                ; 4.444 ; 4.444 ; Rise       ; clk                                ;
;  HL[28]   ; clk                                ; 4.834 ; 4.834 ; Rise       ; clk                                ;
;  HL[29]   ; clk                                ; 4.064 ; 4.064 ; Rise       ; clk                                ;
;  HL[30]   ; clk                                ; 4.033 ; 4.033 ; Rise       ; clk                                ;
;  HL[31]   ; clk                                ; 4.147 ; 4.147 ; Rise       ; clk                                ;
; HL[*]     ; clock_and_mem_clock:inst|clock_out ; 3.509 ; 3.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[0]    ; clock_and_mem_clock:inst|clock_out ; 3.545 ; 3.545 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[1]    ; clock_and_mem_clock:inst|clock_out ; 3.518 ; 3.518 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[2]    ; clock_and_mem_clock:inst|clock_out ; 3.893 ; 3.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[3]    ; clock_and_mem_clock:inst|clock_out ; 3.650 ; 3.650 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[4]    ; clock_and_mem_clock:inst|clock_out ; 3.779 ; 3.779 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[5]    ; clock_and_mem_clock:inst|clock_out ; 3.903 ; 3.903 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[6]    ; clock_and_mem_clock:inst|clock_out ; 3.685 ; 3.685 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[7]    ; clock_and_mem_clock:inst|clock_out ; 3.720 ; 3.720 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[8]    ; clock_and_mem_clock:inst|clock_out ; 3.618 ; 3.618 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[9]    ; clock_and_mem_clock:inst|clock_out ; 3.751 ; 3.751 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[10]   ; clock_and_mem_clock:inst|clock_out ; 3.737 ; 3.737 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[11]   ; clock_and_mem_clock:inst|clock_out ; 3.568 ; 3.568 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[12]   ; clock_and_mem_clock:inst|clock_out ; 3.577 ; 3.577 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[13]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[14]   ; clock_and_mem_clock:inst|clock_out ; 3.927 ; 3.927 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[15]   ; clock_and_mem_clock:inst|clock_out ; 3.816 ; 3.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[16]   ; clock_and_mem_clock:inst|clock_out ; 4.164 ; 4.164 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[17]   ; clock_and_mem_clock:inst|clock_out ; 3.724 ; 3.724 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[18]   ; clock_and_mem_clock:inst|clock_out ; 3.784 ; 3.784 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[19]   ; clock_and_mem_clock:inst|clock_out ; 3.885 ; 3.885 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[20]   ; clock_and_mem_clock:inst|clock_out ; 3.819 ; 3.819 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[21]   ; clock_and_mem_clock:inst|clock_out ; 4.242 ; 4.242 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[22]   ; clock_and_mem_clock:inst|clock_out ; 3.669 ; 3.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[23]   ; clock_and_mem_clock:inst|clock_out ; 3.691 ; 3.691 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[24]   ; clock_and_mem_clock:inst|clock_out ; 3.627 ; 3.627 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[25]   ; clock_and_mem_clock:inst|clock_out ; 3.906 ; 3.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[26]   ; clock_and_mem_clock:inst|clock_out ; 4.098 ; 4.098 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[27]   ; clock_and_mem_clock:inst|clock_out ; 3.920 ; 3.920 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[28]   ; clock_and_mem_clock:inst|clock_out ; 4.310 ; 4.310 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[29]   ; clock_and_mem_clock:inst|clock_out ; 3.540 ; 3.540 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[30]   ; clock_and_mem_clock:inst|clock_out ; 3.509 ; 3.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HL[31]   ; clock_and_mem_clock:inst|clock_out ; 3.623 ; 3.623 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths  ; FF Paths  ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
; clk                                ; clk                                ; 32        ; 228724764 ; 0         ; 0         ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 245235585 ; 67        ; 6         ; 0         ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 5952      ; 801169704 ; 32        ; 228724764 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 859656139 ; 5952      ; 245235584 ; 66        ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths  ; FF Paths  ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
; clk                                ; clk                                ; 32        ; 228724764 ; 0         ; 0         ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 245235585 ; 67        ; 6         ; 0         ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 5952      ; 801169704 ; 32        ; 228724764 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 859656139 ; 5952      ; 245235584 ; 66        ;
+------------------------------------+------------------------------------+-----------+-----------+-----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1024  ; 1024 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jul 01 10:22:30 2020
Info: Command: quartus_sta cpu_io -c cpu_io
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_io.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_and_mem_clock:inst|clock_out clock_and_mem_clock:inst|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.821
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.821    -23535.835 clock_and_mem_clock:inst|clock_out 
    Info (332119):   -21.920     -1355.159 clk 
Info (332146): Worst-case hold slack is -1.738
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.738        -8.608 clk 
    Info (332119):     0.445         0.000 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1377.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -355.456 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.017
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.017    -11051.593 clock_and_mem_clock:inst|clock_out 
    Info (332119):   -10.157      -651.792 clk 
Info (332146): Worst-case hold slack is -0.975
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.975       -15.451 clk 
    Info (332119):    -0.029        -0.435 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1377.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -355.456 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4587 megabytes
    Info: Processing ended: Wed Jul 01 10:22:32 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


