INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/sources_1/new/pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/MAC_matrix_multiply/new/mac_matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_tb
WARNING: [VRFC 10-3824] variable 'failed' must explicitly be declared as automatic or static [C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/MAC_matrix_multiply/new/mac_matmul.sv:76]
