# Voting Machine Project with FSM (Xilinx Vivado)

This project implements a **Voting Machine** using the **Finite State Machine (FSM)** design methodology in VHDL. It includes both design files and testbenches for simulation and is fully compatible with **Xilinx Vivado**.

---

## ğŸ“ Folder Structure

```
Voting_machine_project_with_FSM/
â”œâ”€â”€ lab8_voting_machine.xpr              # Vivado project file
â”œâ”€â”€ lab8_voting_machine.srcs/            # Source VHDL files (design + testbenches)
â”‚   â”œâ”€â”€ sources_1/new/                   # VHDL design files
â”‚   â””â”€â”€ sim_1/new/                       # Testbench files for simulation
â”œâ”€â”€ lab8_voting_machine.sim/             # Simulation results
â”œâ”€â”€ lab8_voting_machine.cache/           # Vivado cache (auto-generated)
â”œâ”€â”€ lab8_voting_machine.hw/              # Hardware-related settings
â”œâ”€â”€ lab8_voting_machine.runs/            # Implementation/synthesis run files
â”œâ”€â”€ lab8_voting_machine.ip_user_files/   # IP core user files
â”œâ”€â”€ Certificate.jpg                      # Completion certificate (image)
â”œâ”€â”€ Certificate.pdf                      # Completion certificate (PDF)
```

## ğŸ§  Project Highlights

- Designed using a **Finite State Machine (FSM)** approach in VHDL.
- Accepts votes using buttons/switches.
- Displays results and handles reset logic.
- Includes **testbench files** for validating FSM behavior in simulation.
- Fully verified in **Vivado Design Suite**.

---

## ğŸš€ How to Use This Project in Xilinx Vivado

### ğŸ§© Requirements
- Xilinx Vivado 2020.2 or later (Free WebPACK edition is sufficient)

### ğŸ“¥ Steps

1. **Open Vivado** and go to: `File â†’ Open Project`
2. Navigate to the repo and select: `lab8_voting_machine.xpr`
3. In the **Flow Navigator**, explore:
   - **RTL Analysis** to inspect your FSM logic
   - **Simulation â†’ Run Simulation â†’ Run Behavioral Simulation** to run testbench
   - **Synthesis** and **Implementation** if targeting hardware
4. To modify FSM logic or inputs:
   - Edit files in `sources_1/new/` for design
   - Edit files in `sim_1/new/` for testbench simulation

---

## ğŸ§ª Simulation

- The folder `sim_1/new/` contains **VHDL testbenches** for verifying FSM behavior.
- Simulations are compatible with **Vivado XSIM**.

> Make sure to set the testbench file as the top module when running behavioral simulation.

---

## ğŸ† Certificate

This project has been successfully completed and verified. Completion proof is included:
- `Certificate.jpg`
- `Certificate.pdf`

---

## ğŸ“„ License

This project is open for academic, learning, and demonstration purposes.

---

### ğŸ“Œ Notes

- Testbenches are already included and pre-linked in the Vivado project.
- Suitable for digital design labs, final projects, or FSM/VHDL learning modules.

