# Verilog Traffic Light Controller ğŸš¦

A finite state machine (FSM)-based traffic light controller written in Verilog HDL.

## ğŸš§ How it Works

This controller manages traffic signals for a highway and a side road with the following timing logic:

- **Highway Green**: 10 clock cycles
- **Highway Yellow**: 3 clock cycles
- **Side Road Green**: 5 clock cycles
- **Side Road Yellow**: 3 clock cycles

Traffic lights are represented using 3-bit outputs:
- `100` â€“ Red
- `010` â€“ Yellow
- `001` â€“ Green

## ğŸ’» Files

- `traffic_light_controller.v` â€” Main FSM implementation in Verilog

## ğŸ› ï¸ Tools Used

- Verilog HDL
- Vivado Design Suite
- Testbench (optional)

## ğŸ“ˆ Status

âœ… Fully synthesizable  
âœ… Simulated for correct timing  
âœ… Ready for FPGA implementation

## ğŸ“¬ Feedback

Feel free to open issues or connect if you have suggestions or improvements!
