Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan 13 16:45:00 2021
| Host         : mayma-X556UV running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   398 |
|    Minimum number of control sets                        |   398 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   398 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |   112 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    19 |
| >= 16              |   126 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4676 |         1199 |
| No           | No                    | Yes                    |             135 |           46 |
| No           | Yes                   | No                     |            2252 |          677 |
| Yes          | No                    | No                     |            1711 |          462 |
| Yes          | No                    | Yes                    |             270 |           74 |
| Yes          | Yes                   | No                     |            3133 |          826 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                                                                                    Enable Signal                                                                                                                   |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                              | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                              | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in                                                                                                                                                                                         | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[sigma]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo         |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo         |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                              | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                             | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_reg[0]                                                                                    | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_1_in__0                                                                                                                                                                                      | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/shiftCount[4]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_reg[0]                                                                                    | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]                                      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                             | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                              | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                              | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                              | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                         |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                             | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_8                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                            | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                               |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                  | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                  | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                              |                1 |              7 |         7.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                  | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                              |                1 |              7 |         7.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/encoder_i/p_1_in__0                                                                                                                                                                                            | system_i/RS_0/rsEncoderWrapper_0/U0/encoder_i/count[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                  | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                               |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/count                                                                                                                                                                                          | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/syndromesStart_i_reg_0[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/outCount                                                                                                                                                                                   | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/outValidSR_reg[5]_0[0]                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/start2valid_i/skipCount[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/empty_reg_0[0]                                                                                                                                                                              | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_447_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/empty_reg_1[0]                                                                                                                                                                              | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_437_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_427_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_417_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_407_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/start2valid_i/skipCount[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_377_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_397_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_367_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_387_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_37_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i__n_0                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                          |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                    |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                        |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_97_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]               | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_8_out                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_87_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_77_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_67_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_57_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_497_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_487_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_47_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_477_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_467_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_457_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_207_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_117_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_127_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_147_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_157_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_167_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_177_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/empty_reg_2[0]                                                                                                                                                                              | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_17_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_187_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_197_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_137_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_217_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_227_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_237_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/empty_reg_1[0]                                                                                                                                                                              | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_247_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/count[7]_i_1__0_n_0                                                                                                                                                                            | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_257_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_267_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_277_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_27_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_287_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                    |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                        |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_357_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_347_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_337_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsEncoderWrapper_0/U0/encoder_i/pad_reg_n_0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_327_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_107_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_297_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_307_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                            | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                          |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                             | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/p_317_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                           | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                      |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                              | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               |                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/reorderInAddr[8]_i_1_n_0                                                                                                                                                                   | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/dataIn_tready_i_reg[0]                                                                                                                                                                         | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/reorderOutAddr[8]_i_1_n_0                                                                                                                                                                  | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                              | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/E[0]                                                                                                                                                                                        | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/sig_m_valid_out_reg                                                                                                   | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/start2valid_i/E[0]                                                                                                                                                                               | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/empty_reg_2[0]                                                                                                                                                                              | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               |                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/empty_reg_3[0]                                                                                                                                                                              | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/fifo_i/count[8]_i_1_n_0                                                                                                                                                                               | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en      | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/outputFifo/count[8]_i_1_n_0                                                                                                                                                                      | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                  | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/sig_m_valid_out_reg                                                                                                   | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             10 |         1.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                         | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                         | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                             | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                   | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                            |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                   | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                            |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/inRamOutAddr[9]_i_1_n_0                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                             | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |             11 |         5.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                  | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                  | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/outputFifo/count[10]_i_1_n_0                                                                                                                                                                     | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/start2valid_i/WEA[0]                                                                                                                                                                             | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[19]_i_1_n_0                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[19]_i_1_n_0                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsEncoderWrapper_0/U0/encoder_i/init_reg_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                            | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |                6 |             13 |         2.17 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                             | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             14 |         2.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                4 |             14 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             14 |         2.80 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf      | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                    |                3 |             14 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                           | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                    |                4 |             14 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in                                                                                                                                                                                         | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/syndromesStart                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                4 |             15 |         3.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i[25][7]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                       | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/rdFifo1_out                                                                                                                                                                                    | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                           |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/wea2_out_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/wea2_out_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/wea2_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/wea2_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                       | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/countFifo/E[0]                                                                                                                                                                                        | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                5 |             17 |         3.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/outputFifo/rdFifo1_out                                                                                                                                                                           | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                7 |             18 |         2.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/inRamWrEn                                                                                                                                                                                  | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/countFifo/sig_m_valid_out_reg[0]                                                                                                                                                                      | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/fifo_i/rdFifo1_out                                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                            | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_1_n_0                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             20 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                               | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_1_n_0                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             20 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             22 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/outputFifo/rdFifo1_out                                                                                                                                                                           | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                      |                                                                                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                      |                                                                                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                         |                                                                                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                            | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                  | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                6 |             25 |         4.17 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                  | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                7 |             25 |         3.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                         |                                                                                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0   | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                         |                5 |             27 |         5.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                         |                7 |             27 |         3.86 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                               |                4 |             27 |         6.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                         |                7 |             27 |         3.86 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/count[0]_i_1__1_n_0                                                                                                                                                                              | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/inputLast_i_reg_0                                                                                                                                                                                     | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                             | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                             | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                          |               14 |             32 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                               | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                             | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                          |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                               | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                               | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                            | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                             | system_i/RS_0/encoder_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                          |               21 |             32 |         1.52 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                          |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                              |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                7 |             35 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |                7 |             35 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                  |               10 |             35 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |               10 |             35 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |               13 |             36 |         2.77 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                        | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                      |                7 |             36 |         5.14 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                      | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |               11 |             36 |         3.27 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                      |               13 |             36 |         2.77 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |               14 |             36 |         2.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                        | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                      |                7 |             36 |         5.14 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |               15 |             36 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                         |               10 |             36 |         3.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg  |               11 |             40 |         3.64 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                   |                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                           |                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                     |               10 |             40 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | system_i/RS_0/axi_protocol_converter_5/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               10 |             41 |         4.10 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                         | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               10 |             41 |         4.10 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                     | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               13 |             41 |         3.15 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                             | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                          |                7 |             41 |         5.86 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                             | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                          |               10 |             41 |         4.10 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                6 |             41 |         6.83 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                     | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               14 |             41 |         2.93 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                         | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               10 |             41 |         4.10 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                     | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                          |                6 |             42 |         7.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                           | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                          |                6 |             42 |         7.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                               | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                       |                7 |             43 |         6.14 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                               | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                       |                8 |             43 |         5.38 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             45 |         5.62 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                     |                8 |             45 |         5.62 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |               20 |             49 |         2.45 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                      | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |                8 |             53 |         6.62 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                   | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |               14 |             53 |         3.79 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                      | system_i/RS_0/encoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |               11 |             53 |         4.82 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                   | system_i/RS_0/decoder_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                             |               11 |             53 |         4.82 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                          | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               11 |             54 |         4.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                      | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |               10 |             54 |         5.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                          | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               10 |             54 |         5.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                      | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                      |               11 |             54 |         4.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_i/RS_0/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |               14 |             59 |         4.21 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                             |               16 |             59 |         3.69 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               29 |             69 |         2.38 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               27 |             69 |         2.56 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/SR[0]                                                                                                                                                                                                        |              107 |            371 |         3.47 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/outValid_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |              138 |            408 |         2.96 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    | system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/syndromes_i/syndromesStart                                                                                                                                                                                            |              333 |           1212 |         3.64 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |             1201 |           4734 |         3.94 |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


