{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722677749506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722677749506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 16:35:49 2024 " "Processing started: Sat Aug  3 16:35:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722677749506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677749506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_i2c -c top_i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_i2c -c top_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677749506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722677749681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722677749682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file top_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_i2c " "Found entity 1: top_i2c" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_I2C " "Found entity 1: PLL_I2C" {  } { { "PLL_I2C.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/camera_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/camera_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read_data " "Found entity 1: camera_read_data" {  } { { "output_files/camera_read_data.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 topSRAM " "Found entity 1: topSRAM" {  } { { "sram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_i2c " "Elaborating entity \"top_i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722677755847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top_i2c.v(231) " "Verilog HDL assignment warning at top_i2c.v(231): truncated value with size 32 to match size of target (7)" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_i2c.v(222) " "Verilog HDL Case Statement information at top_i2c.v(222): all case item expressions in this case statement are onehot" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_WR top_i2c.v(206) " "Verilog HDL Always Construct warning at top_i2c.v(206): inferring latch(es) for variable \"i_WR\", which holds its previous value in one or more paths through the always construct" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_i2c.v(248) " "Verilog HDL assignment warning at top_i2c.v(248): truncated value with size 32 to match size of target (20)" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 20 top_i2c.v(259) " "Verilog HDL assignment warning at top_i2c.v(259): truncated value with size 22 to match size of target (20)" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_i2c.v(355) " "Verilog HDL assignment warning at top_i2c.v(355): truncated value with size 32 to match size of target (1)" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 top_i2c.v(108) " "Net \"message.data_a\" at top_i2c.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 top_i2c.v(108) " "Net \"message.waddr_a\" at top_i2c.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 top_i2c.v(108) " "Net \"message.we_a\" at top_i2c.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_WR top_i2c.v(206) " "Inferred latch for \"i_WR\" at top_i2c.v(206)" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755849 "|top_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:u1 " "Elaborating entity \"i2c\" for hierarchy \"i2c:u1\"" {  } { { "top_i2c.v" "u1" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_de2.v(85) " "Verilog HDL assignment warning at i2c_de2.v(85): truncated value with size 32 to match size of target (1)" {  } { { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755851 "|top_i2c|i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_de2.v(84) " "Verilog HDL assignment warning at i2c_de2.v(84): truncated value with size 32 to match size of target (1)" {  } { { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755851 "|top_i2c|i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_de2.v(109) " "Verilog HDL assignment warning at i2c_de2.v(109): truncated value with size 32 to match size of target (6)" {  } { { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755851 "|top_i2c|i2c:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_I2C PLL_I2C:u2 " "Elaborating entity \"PLL_I2C\" for hierarchy \"PLL_I2C:u2\"" {  } { { "top_i2c.v" "u2" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_I2C:u2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_I2C:u2\|altpll:altpll_component\"" {  } { { "PLL_I2C.v" "altpll_component" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_I2C:u2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_I2C:u2\|altpll:altpll_component\"" {  } { { "PLL_I2C.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_I2C:u2\|altpll:altpll_component " "Instantiated megafunction \"PLL_I2C:u2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_I2C " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_I2C\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722677755873 ""}  } { { "PLL_I2C.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722677755873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_i2c_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_i2c_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_I2C_altpll " "Found entity 1: PLL_I2C_altpll" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722677755906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677755906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_I2C_altpll PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated " "Elaborating entity \"PLL_I2C_altpll\" for hierarchy \"PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_read_data camera_read_data:u3 " "Elaborating entity \"camera_read_data\" for hierarchy \"camera_read_data:u3\"" {  } { { "top_i2c.v" "u3" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 camera_read_data.v(60) " "Verilog HDL assignment warning at camera_read_data.v(60): truncated value with size 32 to match size of target (10)" {  } { { "output_files/camera_read_data.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755908 "|top_i2c|camera_read_data:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 camera_read_data.v(67) " "Verilog HDL assignment warning at camera_read_data.v(67): truncated value with size 32 to match size of target (9)" {  } { { "output_files/camera_read_data.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755908 "|top_i2c|camera_read_data:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topSRAM topSRAM:u4 " "Elaborating entity \"topSRAM\" for hierarchy \"topSRAM:u4\"" {  } { { "top_i2c.v" "u4" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755909 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram.v(54) " "Verilog HDL Case Statement information at sram.v(54): all case item expressions in this case statement are onehot" {  } { { "sram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722677755909 "|top_i2c|topSRAM:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram.v(64) " "Verilog HDL Case Statement information at sram.v(64): all case item expressions in this case statement are onehot" {  } { { "sram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722677755909 "|top_i2c|topSRAM:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u5 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u5\"" {  } { { "top_i2c.v" "u5" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677755910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.v(71) " "Verilog HDL assignment warning at vga.v(71): truncated value with size 32 to match size of target (22)" {  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755910 "|top_i2c|VGA_Ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(74) " "Verilog HDL assignment warning at vga.v(74): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755910 "|top_i2c|VGA_Ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(75) " "Verilog HDL assignment warning at vga.v(75): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722677755911 "|top_i2c|VGA_Ctrl:u5"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "message " "RAM logic \"message\" is uninferred due to asynchronous read logic" {  } { { "top_i2c.v" "message" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 108 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1722677756079 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1722677756079 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 251 D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif " "Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File \"D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1722677756081 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1722677756082 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1722677756262 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 79 -1 0 } } { "sram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v" 53 -1 0 } } { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 35 -1 0 } } { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 36 -1 0 } } { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 70 -1 0 } } { "i2c_de2.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v" 75 -1 0 } } { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 216 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722677756271 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722677756271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_oVGA_SYNC VCC " "Pin \"pin_oVGA_SYNC\" is stuck at VCC" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722677756338 "|top_i2c|pin_oVGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722677756338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722677756397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722677757244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722677757368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722677757368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722677757416 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722677757416 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1722677757416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722677757416 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1722677757416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722677757416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722677757442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 16:35:57 2024 " "Processing ended: Sat Aug  3 16:35:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722677757442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722677757442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722677757442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722677757442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1722677758369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722677758369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 16:35:58 2024 " "Processing started: Sat Aug  3 16:35:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722677758369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722677758369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722677758369 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722677758418 ""}
{ "Info" "0" "" "Project  = top_i2c" {  } {  } 0 0 "Project  = top_i2c" 0 0 "Fitter" 0 0 1722677758418 ""}
{ "Info" "0" "" "Revision = top_i2c" {  } {  } 0 0 "Revision = top_i2c" 0 0 "Fitter" 0 0 1722677758418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1722677758487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1722677758487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_i2c EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_i2c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722677758495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722677758534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722677758534 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[0\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722677758574 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[1\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722677758574 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722677758574 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722677758574 ""}  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1722677758574 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722677758766 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1722677758769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722677758818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722677758818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722677758820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722677758820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722677758820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722677758820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722677758820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1722677758820 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722677758822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 90 " "No exact pin location assignment(s) for 1 pins of 90 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1722677759401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_i2c.sdc " "Synopsys Design Constraints File file not found: 'top_i2c.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1722677759614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722677759615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722677759616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1722677759620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1722677759620 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1722677759621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722677759657 ""}  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722677759657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722677759657 ""}  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722677759657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722677759657 ""}  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722677759657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722677759657 ""}  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722677759657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u5\|oVGA_HS  " "Automatically promoted node VGA_Ctrl:u5\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722677759657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u5\|oVGA_HS~0 " "Destination node VGA_Ctrl:u5\|oVGA_HS~0" {  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722677759657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_oVGA_HS~output " "Destination node pin_oVGA_HS~output" {  } { { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722677759657 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1722677759657 ""}  } { { "vga.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722677759657 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722677759868 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722677759869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722677759869 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722677759870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722677759871 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1722677759872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1722677759872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722677759873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722677759909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1722677759910 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722677759910 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1 clk\[1\] pin_xclk_camera~output " "PLL \"PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"pin_xclk_camera~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_I2C.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 103 0 0 } } { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 300 0 0 } } { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1722677759957 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1 clk\[3\] pin_oVGA_CLOCK~output " "PLL \"PLL_I2C:u2\|altpll:altpll_component\|PLL_I2C_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"pin_oVGA_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_i2c_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_I2C.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v" 103 0 0 } } { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 300 0 0 } } { "top_i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1722677759958 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722677760034 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1722677760041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722677761749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722677761899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722677761929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722677765075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722677765075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722677765306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1722677767525 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722677767525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1722677768370 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722677768370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722677768375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1722677768469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722677768484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722677768693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722677768694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722677768882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722677769238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/top_i2c.fit.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/top_i2c.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722677769655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5719 " "Peak virtual memory: 5719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722677769894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 16:36:09 2024 " "Processing ended: Sat Aug  3 16:36:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722677769894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722677769894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722677769894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722677769894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722677770782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722677770782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 16:36:10 2024 " "Processing started: Sat Aug  3 16:36:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722677770782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722677770782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722677770782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1722677770948 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722677772627 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722677772699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722677773979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 16:36:13 2024 " "Processing ended: Sat Aug  3 16:36:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722677773979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722677773979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722677773979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722677773979 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722677774560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722677774905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722677774905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 16:36:14 2024 " "Processing started: Sat Aug  3 16:36:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722677774905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1722677774905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_i2c -c top_i2c " "Command: quartus_sta top_i2c -c top_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1722677774905 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1722677774956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1722677775036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1722677775036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_i2c.sdc " "Synopsys Design Constraints File file not found: 'top_i2c.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1722677775383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775383 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722677775385 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722677775385 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722677775385 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722677775385 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722677775385 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775385 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u5\|oVGA_HS VGA_Ctrl:u5\|oVGA_HS " "create_clock -period 1.000 -name VGA_Ctrl:u5\|oVGA_HS VGA_Ctrl:u5\|oVGA_HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1722677775386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin_clock_pclk pin_clock_pclk " "create_clock -period 1.000 -name pin_clock_pclk pin_clock_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1722677775386 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775389 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1722677775389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1722677775395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722677775420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722677775420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.451 " "Worst-case setup slack is -9.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.451            -193.357 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -9.451            -193.357 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -76.552 pin_clock_pclk  " "   -2.622             -76.552 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -17.239 VGA_Ctrl:u5\|oVGA_HS  " "   -1.476             -17.239 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -0.204 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.204              -0.204 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9994.713               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9994.713               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.176 " "Worst-case hold slack is -0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.176 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.176              -0.176 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.390               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.403               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 pin_clock_pclk  " "    0.440               0.000 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677775431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677775434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 pin_clock_pclk  " "   -3.000             -49.260 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.206               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.206               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clock_50mhz  " "    9.891               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.709               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.706               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.706               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722677775514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1722677775529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1722677775748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722677775805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722677775805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.357 " "Worst-case setup slack is -8.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.357            -169.219 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -8.357            -169.219 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328             -66.982 pin_clock_pclk  " "   -2.328             -66.982 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252             -14.628 VGA_Ctrl:u5\|oVGA_HS  " "   -1.252             -14.628 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.022              -0.022 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.211               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9995.211               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.271 " "Worst-case hold slack is -0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -0.271 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.271              -0.271 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.342               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.355               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 pin_clock_pclk  " "    0.387               0.000 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677775820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677775825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 pin_clock_pclk  " "   -3.000             -49.260 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.192               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.192               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 clock_50mhz  " "    9.887               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.708               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.708               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775829 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722677775924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722677775983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722677775986 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722677775986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.595 " "Worst-case setup slack is -4.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.595            -100.169 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.595            -100.169 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720             -17.293 pin_clock_pclk  " "   -0.720             -17.293 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -1.861 VGA_Ctrl:u5\|oVGA_HS  " "   -0.172              -1.861 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.049               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9997.370               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9997.370               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677775993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677775993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.095 " "Worst-case hold slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.095 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.095              -0.095 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.173               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.183               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.183               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 pin_clock_pclk  " "    0.199               0.000 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677776004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677776010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722677776016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.402 pin_clock_pclk  " "   -3.000             -45.402 pin_clock_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 VGA_Ctrl:u5\|oVGA_HS  " "   -1.000             -12.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.279               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.279               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 clock_50mhz  " "    9.574               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.780               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.780               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.779               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.779               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722677776021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722677776021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722677776431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722677776432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722677776513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 16:36:16 2024 " "Processing ended: Sat Aug  3 16:36:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722677776513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722677776513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722677776513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722677776513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1722677777427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722677777427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 16:36:17 2024 " "Processing started: Sat Aug  3 16:36:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722677777427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1722677777427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_i2c -c top_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1722677777427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1722677777652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_i2c.vo D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/simulation/questa/ simulation " "Generated file top_i2c.vo in folder \"D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1722677777722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722677777749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 16:36:17 2024 " "Processing ended: Sat Aug  3 16:36:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722677777749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722677777749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722677777749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1722677777749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1722677778377 ""}
