/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p99v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffgnp0p99v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p99v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 57699.200000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.442732, 0.444622, 0.448970, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.442732, 0.444622, 0.448970, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024343" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027754" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.442732, 0.444622, 0.448970, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.442732, 0.444622, 0.448970, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024343" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027754" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006149, 0.006149, 0.006149, 0.006149, 0.006149" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006149, 0.006149, 0.006149, 0.006149, 0.006149" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.259120, 0.271620, 0.284710, 0.309920, 0.358020",\
              "0.263980, 0.276480, 0.289570, 0.314780, 0.362880",\
              "0.266670, 0.279170, 0.292260, 0.317470, 0.365570",\
              "0.268660, 0.281160, 0.294250, 0.319460, 0.367560",\
              "0.269070, 0.281570, 0.294660, 0.319870, 0.367970"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.259120, 0.271620, 0.284710, 0.309920, 0.358020",\
              "0.263980, 0.276480, 0.289570, 0.314780, 0.362880",\
              "0.266670, 0.279170, 0.292260, 0.317470, 0.365570",\
              "0.268660, 0.281160, 0.294250, 0.319460, 0.367560",\
              "0.269070, 0.281570, 0.294660, 0.319870, 0.367970"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644",\
              "0.009349, 0.031114, 0.058087, 0.113206, 0.199644"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.318108, 0.331968, 0.345198, 0.370818, 0.423843",\
              "0.323988, 0.337848, 0.351078, 0.376698, 0.429723",\
              "0.327768, 0.341628, 0.354858, 0.380478, 0.433503",\
              "0.329763, 0.343623, 0.356853, 0.382473, 0.435498",\
              "0.329773, 0.343633, 0.356864, 0.382483, 0.435509"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.318108, 0.331968, 0.345198, 0.370818, 0.423843",\
              "0.323988, 0.337848, 0.351078, 0.376698, 0.429723",\
              "0.327768, 0.341628, 0.354858, 0.380478, 0.433503",\
              "0.329763, 0.343623, 0.356853, 0.382473, 0.435498",\
              "0.329773, 0.343633, 0.356864, 0.382483, 0.435509"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318",\
              "0.008719, 0.029114, 0.053054, 0.113096, 0.224318"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032403 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.092463, 0.098553, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.173733, 0.182868, 0.190533, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.491925, 0.494025, 0.498855, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.168642" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104605" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.410726" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106542" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.553248" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106556" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.981987" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106549" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.062442" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001585 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033956" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.035609" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122736, 0.130952, 0.139376, 0.153520, 0.178064",\
              "0.122840, 0.131056, 0.139480, 0.153624, 0.178168",\
              "0.122424, 0.130640, 0.139064, 0.153208, 0.177752",\
              "0.121592, 0.129808, 0.138232, 0.152376, 0.176920",\
              "0.121176, 0.129392, 0.137816, 0.151960, 0.176504"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122736, 0.130952, 0.139376, 0.153520, 0.178064",\
              "0.122840, 0.131056, 0.139480, 0.153624, 0.178168",\
              "0.122424, 0.130640, 0.139064, 0.153208, 0.177752",\
              "0.121592, 0.129808, 0.138232, 0.152376, 0.176920",\
              "0.121176, 0.129392, 0.137816, 0.151960, 0.176504"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080080, 0.075780, 0.072480, 0.069080, 0.066380",\
              "0.087980, 0.083680, 0.080380, 0.076980, 0.074280",\
              "0.093680, 0.089380, 0.086080, 0.082680, 0.079980",\
              "0.100780, 0.096480, 0.093180, 0.089780, 0.087080",\
              "0.108480, 0.104180, 0.100880, 0.097480, 0.094780"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080080, 0.075780, 0.072480, 0.069080, 0.066380",\
              "0.087980, 0.083680, 0.080380, 0.076980, 0.074280",\
              "0.093680, 0.089380, 0.086080, 0.082680, 0.079980",\
              "0.100780, 0.096480, 0.093180, 0.089780, 0.087080",\
              "0.108480, 0.104180, 0.100880, 0.097480, 0.094780"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001357 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.024343" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027754" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100688, 0.107344, 0.113896, 0.122736, 0.133136",\
              "0.100688, 0.107344, 0.113896, 0.122736, 0.133136",\
              "0.100064, 0.106720, 0.113272, 0.122112, 0.132512",\
              "0.099024, 0.105680, 0.112232, 0.121072, 0.131472",\
              "0.099648, 0.106304, 0.112856, 0.121696, 0.132096"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100688, 0.107344, 0.113896, 0.122736, 0.133136",\
              "0.100688, 0.107344, 0.113896, 0.122736, 0.133136",\
              "0.100064, 0.106720, 0.113272, 0.122112, 0.132512",\
              "0.099024, 0.105680, 0.112232, 0.121072, 0.131472",\
              "0.099648, 0.106304, 0.112856, 0.121696, 0.132096"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084120, 0.079220, 0.075120, 0.070120, 0.065020",\
              "0.092020, 0.087120, 0.083020, 0.078020, 0.072920",\
              "0.097020, 0.092120, 0.088020, 0.083020, 0.077920",\
              "0.099620, 0.094720, 0.090620, 0.085620, 0.080520",\
              "0.093620, 0.088720, 0.084620, 0.079620, 0.074520"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084120, 0.079220, 0.075120, 0.070120, 0.065020",\
              "0.092020, 0.087120, 0.083020, 0.078020, 0.072920",\
              "0.097020, 0.092120, 0.088020, 0.083020, 0.077920",\
              "0.099620, 0.094720, 0.090620, 0.085620, 0.080520",\
              "0.093620, 0.088720, 0.084620, 0.079620, 0.074520"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001368 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010277" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010252" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087251, 0.094531, 0.102331, 0.115123, 0.135299",\
              "0.087251, 0.094531, 0.102331, 0.115123, 0.135299",\
              "0.086627, 0.093907, 0.101707, 0.114499, 0.134675",\
              "0.085691, 0.092971, 0.100771, 0.113563, 0.133739",\
              "0.086419, 0.093699, 0.101499, 0.114291, 0.134467"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087251, 0.094531, 0.102331, 0.115123, 0.135299",\
              "0.087251, 0.094531, 0.102331, 0.115123, 0.135299",\
              "0.086627, 0.093907, 0.101707, 0.114499, 0.134675",\
              "0.085691, 0.092971, 0.100771, 0.113563, 0.133739",\
              "0.086419, 0.093699, 0.101499, 0.114291, 0.134467"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096080, 0.091980, 0.088980, 0.085780, 0.083780",\
              "0.103880, 0.099780, 0.096780, 0.093580, 0.091580",\
              "0.108980, 0.104880, 0.101880, 0.098680, 0.096680",\
              "0.111780, 0.107680, 0.104680, 0.101480, 0.099480",\
              "0.106280, 0.102180, 0.099180, 0.095980, 0.093980"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096080, 0.091980, 0.088980, 0.085780, 0.083780",\
              "0.103880, 0.099780, 0.096780, 0.093580, 0.091580",\
              "0.108980, 0.104880, 0.101880, 0.098680, 0.096680",\
              "0.111780, 0.107680, 0.104680, 0.101480, 0.099480",\
              "0.106280, 0.102180, 0.099180, 0.095980, 0.093980"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000761 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004607" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005231" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056363, 0.063123, 0.069571, 0.078619, 0.090787",\
              "0.054699, 0.061459, 0.067907, 0.076955, 0.089123",\
              "0.057819, 0.064579, 0.071027, 0.080075, 0.092243",\
              "0.070715, 0.077475, 0.083923, 0.092971, 0.105139",\
              "0.107323, 0.114083, 0.120531, 0.129579, 0.141747"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056363, 0.063123, 0.069571, 0.078619, 0.090787",\
              "0.054699, 0.061459, 0.067907, 0.076955, 0.089123",\
              "0.057819, 0.064579, 0.071027, 0.080075, 0.092243",\
              "0.070715, 0.077475, 0.083923, 0.092971, 0.105139",\
              "0.107323, 0.114083, 0.120531, 0.129579, 0.141747"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.088900, 0.092700, 0.099900, 0.117100, 0.156300",\
              "0.102100, 0.105900, 0.113100, 0.130300, 0.169500",\
              "0.113600, 0.117400, 0.124600, 0.141800, 0.181000",\
              "0.129100, 0.132900, 0.140100, 0.157300, 0.196500",\
              "0.146900, 0.150700, 0.157900, 0.175100, 0.214300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088900, 0.092700, 0.099900, 0.117100, 0.156300",\
              "0.102100, 0.105900, 0.113100, 0.130300, 0.169500",\
              "0.113600, 0.117400, 0.124600, 0.141800, 0.181000",\
              "0.129100, 0.132900, 0.140100, 0.157300, 0.196500",\
              "0.146900, 0.150700, 0.157900, 0.175100, 0.214300"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000762 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004938" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005971" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056363, 0.063123, 0.069571, 0.078619, 0.090787",\
              "0.054699, 0.061459, 0.067907, 0.076955, 0.089123",\
              "0.057819, 0.064579, 0.071027, 0.080075, 0.092243",\
              "0.070715, 0.077475, 0.083923, 0.092971, 0.105139",\
              "0.107323, 0.114083, 0.120531, 0.129579, 0.141747"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056363, 0.063123, 0.069571, 0.078619, 0.090787",\
              "0.054699, 0.061459, 0.067907, 0.076955, 0.089123",\
              "0.057819, 0.064579, 0.071027, 0.080075, 0.092243",\
              "0.070715, 0.077475, 0.083923, 0.092971, 0.105139",\
              "0.107323, 0.114083, 0.120531, 0.129579, 0.141747"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.088800, 0.092600, 0.099800, 0.117000, 0.156200",\
              "0.102000, 0.105800, 0.113000, 0.130200, 0.169400",\
              "0.113500, 0.117300, 0.124500, 0.141700, 0.180900",\
              "0.129000, 0.132800, 0.140000, 0.157200, 0.196400",\
              "0.146800, 0.150600, 0.157800, 0.175000, 0.214200"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088800, 0.092600, 0.099800, 0.117000, 0.156200",\
              "0.102000, 0.105800, 0.113000, 0.130200, 0.169400",\
              "0.113500, 0.117300, 0.124500, 0.141700, 0.180900",\
              "0.129000, 0.132800, 0.140000, 0.157200, 0.196400",\
              "0.146800, 0.150600, 0.157800, 0.175000, 0.214200"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 173.753910 ;
    }
}
}
