// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE40U19A7 Package UFBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE40U19A7,
// with speed grade 7, core voltage 1.2V, and temperature 125 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "05/06/2025 11:36:26")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1610:1610:1610) (1603:1603:1603))
        (IOPATH i o (3105:3105:3105) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2654:2654:2654) (2722:2722:2722))
        (IOPATH i o (4525:4525:4525) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1908:1908:1908) (1922:1922:1922))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2675:2675:2675) (2622:2622:2622))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1733:1733:1733) (1812:1812:1812))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2662:2662:2662) (2602:2602:2602))
        (IOPATH i o (3256:3256:3256) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2113:2113:2113) (2135:2135:2135))
        (IOPATH i o (3256:3256:3256) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2554:2554:2554) (2618:2618:2618))
        (IOPATH i o (3119:3119:3119) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3501:3501:3501) (3456:3456:3456))
        (IOPATH i o (3115:3115:3115) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2568:2568:2568) (2572:2572:2572))
        (IOPATH i o (3139:3139:3139) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2365:2365:2365) (2328:2328:2328))
        (IOPATH i o (4553:4553:4553) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2393:2393:2393) (2484:2484:2484))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2693:2693:2693) (2637:2637:2637))
        (IOPATH i o (3206:3206:3206) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2213:2213:2213) (2136:2136:2136))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2675:2675:2675) (2580:2580:2580))
        (IOPATH i o (4583:4583:4583) (4685:4685:4685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1533:1533:1533) (1572:1572:1572))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1849:1849:1849) (1876:1876:1876))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2301:2301:2301) (2221:2221:2221))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2268:2268:2268) (2209:2209:2209))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (1015:1015:1015))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2738:2738:2738) (2778:2778:2778))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1897:1897:1897) (1830:1830:1830))
        (IOPATH i o (4573:4573:4573) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2049:2049:2049) (2007:2007:2007))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (1930:1930:1930))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2029:2029:2029) (1976:1976:1976))
        (IOPATH i o (4543:4543:4543) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2166:2166:2166) (2109:2109:2109))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (789:789:789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (4560:4560:4560) (4560:4560:4560))
        (PORT inclk[0] (2249:2249:2249) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2279:2279:2279) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (425:425:425))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (451:451:451))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (445:445:445))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (440:440:440))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (427:427:427))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (599:599:599))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (432:432:432))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (423:423:423))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (810:810:810))
        (PORT datab (1465:1465:1465) (1489:1489:1489))
        (PORT datac (497:497:497) (569:569:569))
        (PORT datad (512:512:512) (578:578:578))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (437:437:437))
        (PORT datac (217:217:217) (263:263:263))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (418:418:418))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (279:279:279))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5118:5118:5118) (5538:5538:5538))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (450:450:450))
        (PORT datab (317:317:317) (413:413:413))
        (PORT datac (300:300:300) (401:401:401))
        (PORT datad (306:306:306) (392:392:392))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (502:502:502))
        (PORT datab (233:233:233) (277:277:277))
        (PORT datac (292:292:292) (389:389:389))
        (PORT datad (298:298:298) (381:381:381))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (426:426:426))
        (PORT datac (405:405:405) (415:415:415))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5374:5374:5374) (5774:5774:5774))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (449:449:449))
        (PORT datab (328:328:328) (428:428:428))
        (PORT datac (300:300:300) (401:401:401))
        (PORT datad (306:306:306) (393:393:393))
        (IOPATH dataa combout (366:366:366) (367:367:367))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (438:438:438))
        (PORT datab (1470:1470:1470) (1496:1496:1496))
        (PORT datac (726:726:726) (766:766:766))
        (PORT datad (395:395:395) (413:413:413))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (556:556:556))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (886:886:886))
        (PORT datab (301:301:301) (359:359:359))
        (PORT datad (401:401:401) (425:425:425))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (410:410:410))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (564:564:564))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (890:890:890))
        (PORT datab (446:446:446) (469:469:469))
        (PORT datad (271:271:271) (316:316:316))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (561:561:561))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (886:886:886))
        (PORT datab (404:404:404) (439:439:439))
        (PORT datad (271:271:271) (315:315:315))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1061:1061:1061))
        (PORT datab (505:505:505) (537:537:537))
        (PORT datad (207:207:207) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1906:1906:1906))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5096:5096:5096) (5504:5504:5504))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (429:429:429))
        (PORT datac (508:508:508) (585:585:585))
        (PORT datad (298:298:298) (381:381:381))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (552:552:552))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (884:884:884))
        (PORT datab (445:445:445) (466:466:466))
        (PORT datad (266:266:266) (313:313:313))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (433:433:433))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1054:1054:1054))
        (PORT datab (499:499:499) (531:531:531))
        (PORT datad (207:207:207) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1906:1906:1906))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5096:5096:5096) (5504:5504:5504))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (593:593:593))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (886:886:886))
        (PORT datab (303:303:303) (363:363:363))
        (PORT datad (399:399:399) (419:419:419))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (582:582:582))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (884:884:884))
        (PORT datab (297:297:297) (357:357:357))
        (PORT datad (579:579:579) (574:574:574))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5105:5105:5105) (5532:5532:5532))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (426:426:426))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (288:288:288))
        (PORT datab (504:504:504) (536:536:536))
        (PORT datad (1011:1011:1011) (994:994:994))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1906:1906:1906))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5096:5096:5096) (5504:5504:5504))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[10\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (499:499:499) (530:530:530))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1906:1906:1906))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5096:5096:5096) (5504:5504:5504))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (598:598:598))
        (PORT datab (319:319:319) (414:414:414))
        (PORT datac (733:733:733) (778:778:778))
        (PORT datad (467:467:467) (530:530:530))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (427:427:427))
        (PORT datab (316:316:316) (412:412:412))
        (PORT datac (519:519:519) (588:588:588))
        (PORT datad (688:688:688) (743:743:743))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (287:287:287))
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (803:803:803) (834:834:834))
        (PORT datad (227:227:227) (260:260:260))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1053:1053:1053))
        (PORT datab (500:500:500) (530:530:530))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1906:1906:1906))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5096:5096:5096) (5504:5504:5504))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (824:824:824))
        (PORT datab (326:326:326) (429:429:429))
        (PORT datac (508:508:508) (586:586:586))
        (PORT datad (298:298:298) (381:381:381))
        (IOPATH dataa combout (366:366:366) (367:367:367))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (934:934:934))
        (PORT datab (467:467:467) (540:540:540))
        (PORT datac (226:226:226) (266:266:266))
        (PORT datad (812:812:812) (855:855:855))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (301:301:301))
        (PORT datac (210:210:210) (252:252:252))
        (PORT datad (391:391:391) (408:408:408))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (424:424:424))
        (PORT datab (317:317:317) (414:414:414))
        (PORT datac (518:518:518) (586:586:586))
        (PORT datad (687:687:687) (740:740:740))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (288:288:288))
        (PORT datab (396:396:396) (427:427:427))
        (PORT datac (212:212:212) (257:257:257))
        (PORT datad (227:227:227) (260:260:260))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (287:287:287))
        (PORT datab (559:559:559) (626:626:626))
        (PORT datac (498:498:498) (572:572:572))
        (PORT datad (683:683:683) (694:694:694))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|rgb_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5374:5374:5374) (5774:5774:5774))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3993:3993:3993) (4380:4380:4380))
        (PORT datab (3842:3842:3842) (4175:4175:4175))
        (PORT datac (4126:4126:4126) (4477:4477:4477))
        (PORT datad (1309:1309:1309) (1346:1346:1346))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (453:453:453))
        (PORT datab (334:334:334) (440:440:440))
        (PORT datac (295:295:295) (393:393:393))
        (PORT datad (306:306:306) (395:395:395))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (548:548:548))
        (PORT datad (360:360:360) (371:371:371))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (821:821:821))
        (PORT datab (318:318:318) (414:414:414))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (299:299:299) (378:378:378))
        (IOPATH dataa combout (365:365:365) (375:375:375))
        (IOPATH datab combout (365:365:365) (379:379:379))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (286:286:286))
        (PORT datab (243:243:243) (293:293:293))
        (PORT datac (510:510:510) (588:588:588))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (440:440:440))
        (PORT datab (1469:1469:1469) (1495:1495:1495))
        (PORT datac (211:211:211) (256:256:256))
        (PORT datad (464:464:464) (515:515:515))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (743:743:743))
        (PORT datab (559:559:559) (627:627:627))
        (PORT datac (498:498:498) (574:574:574))
        (PORT datad (207:207:207) (234:234:234))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (297:297:297))
        (PORT datab (244:244:244) (291:291:291))
        (PORT datac (220:220:220) (268:268:268))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|pix_data_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1908:1908:1908))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5374:5374:5374) (5774:5774:5774))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (849:849:849))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (905:905:905))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (877:877:877))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (847:847:847))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (888:888:888))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (497:497:497))
        (PORT datab (684:684:684) (682:682:682))
        (PORT datac (648:648:648) (650:650:650))
        (PORT datad (797:797:797) (884:884:884))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (898:898:898))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1172:1172:1172))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (922:922:922))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (869:869:869))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (790:790:790) (851:851:851))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (663:663:663))
        (PORT datab (422:422:422) (460:460:460))
        (PORT datac (401:401:401) (424:424:424))
        (PORT datad (413:413:413) (444:444:444))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (298:298:298))
        (PORT datab (464:464:464) (488:488:488))
        (PORT datac (975:975:975) (1035:1035:1035))
        (PORT datad (207:207:207) (232:232:232))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (837:837:837))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (866:866:866) (909:909:909))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (878:878:878))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (874:874:874))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (559:559:559))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (883:883:883))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (876:876:876))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (331:331:331))
        (PORT datab (795:795:795) (863:863:863))
        (PORT datac (227:227:227) (281:281:281))
        (PORT datad (241:241:241) (271:271:271))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (877:877:877))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (836:836:836))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (327:327:327))
        (PORT datab (232:232:232) (275:275:275))
        (PORT datac (243:243:243) (291:291:291))
        (PORT datad (248:248:248) (280:280:280))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (817:817:817) (853:853:853))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (944:944:944))
        (PORT datab (235:235:235) (279:279:279))
        (PORT datac (404:404:404) (426:426:426))
        (PORT datad (404:404:404) (427:427:427))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (297:297:297))
        (PORT datab (426:426:426) (458:458:458))
        (PORT datac (403:403:403) (422:422:422))
        (PORT datad (418:418:418) (443:443:443))
        (IOPATH dataa combout (365:365:365) (375:375:375))
        (IOPATH datab combout (365:365:365) (379:379:379))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (298:298:298))
        (PORT datab (436:436:436) (468:468:468))
        (PORT datac (203:203:203) (241:241:241))
        (PORT datad (413:413:413) (443:443:443))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (330:330:330))
        (PORT datab (795:795:795) (863:863:863))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (241:241:241) (269:269:269))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (325:325:325))
        (PORT datab (232:232:232) (277:277:277))
        (PORT datac (241:241:241) (290:290:290))
        (PORT datad (246:246:246) (279:279:279))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3988:3988:3988) (4374:4374:4374))
        (PORT datab (3842:3842:3842) (4179:4179:4179))
        (PORT datac (4123:4123:4123) (4475:4475:4475))
        (PORT datad (1309:1309:1309) (1348:1348:1348))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (766:766:766))
        (PORT datab (741:741:741) (762:762:762))
        (PORT datad (989:989:989) (988:988:988))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5541:5541:5541) (5916:5916:5916))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1365:1365:1365))
        (PORT datad (234:234:234) (260:260:260))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (939:939:939))
        (PORT datab (423:423:423) (461:461:461))
        (PORT datac (402:402:402) (425:425:425))
        (PORT datad (404:404:404) (429:429:429))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (494:494:494))
        (PORT datab (464:464:464) (491:491:491))
        (PORT datac (650:650:650) (650:650:650))
        (PORT datad (409:409:409) (428:428:428))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (435:435:435))
        (PORT datab (477:477:477) (501:501:501))
        (PORT datac (404:404:404) (436:436:436))
        (PORT datad (800:800:800) (888:888:888))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (331:331:331))
        (PORT datab (261:261:261) (317:317:317))
        (PORT datac (242:242:242) (290:290:290))
        (PORT datad (247:247:247) (279:279:279))
        (IOPATH dataa combout (371:371:371) (367:367:367))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (285:285:285))
        (PORT datab (233:233:233) (276:276:276))
        (PORT datac (204:204:204) (243:243:243))
        (PORT datad (402:402:402) (424:424:424))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (436:436:436))
        (PORT datab (464:464:464) (488:488:488))
        (PORT datac (614:614:614) (599:599:599))
        (PORT datad (401:401:401) (416:416:416))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (416:416:416))
        (PORT datac (410:410:410) (436:436:436))
        (PORT datad (208:208:208) (233:233:233))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3986:3986:3986) (4372:4372:4372))
        (PORT datab (3844:3844:3844) (4180:4180:4180))
        (PORT datac (4122:4122:4122) (4472:4472:4472))
        (PORT datad (1308:1308:1308) (1342:1342:1342))
        (IOPATH dataa combout (371:371:371) (367:367:367))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3987:3987:3987) (4373:4373:4373))
        (PORT datab (1369:1369:1369) (1362:1362:1362))
        (PORT datad (1307:1307:1307) (1342:1342:1342))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (877:877:877))
        (PORT datab (1225:1225:1225) (1186:1186:1186))
        (PORT datac (375:375:375) (381:381:381))
        (PORT datad (362:362:362) (370:370:370))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (411:411:411))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (410:410:410))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (410:410:410))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (409:409:409))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (412:412:412))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2333:2333:2333))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5074:5074:5074) (5483:5483:5483))
        (PORT sclr (981:981:981) (1023:1023:1023))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1886:1886:1886))
        (PORT asdata (1835:1835:1835) (1870:1870:1870))
        (PORT ena (3356:3356:3356) (3289:3289:3289))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1886:1886:1886))
        (PORT asdata (673:673:673) (756:756:756))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1413:1413:1413) (1448:1448:1448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT ena (3356:3356:3356) (3289:3289:3289))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1886:1886:1886))
        (PORT asdata (674:674:674) (759:759:759))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1886:1886:1886))
        (PORT asdata (3006:3006:3006) (2961:2961:2961))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1504:1504:1504))
        (PORT datab (2625:2625:2625) (2581:2581:2581))
        (PORT datad (1412:1412:1412) (1443:1443:1443))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3466:3466:3466))
        (PORT d[1] (4552:4552:4552) (4698:4698:4698))
        (PORT d[2] (4433:4433:4433) (4675:4675:4675))
        (PORT d[3] (3062:3062:3062) (3126:3126:3126))
        (PORT d[4] (4414:4414:4414) (4643:4643:4643))
        (PORT d[5] (3404:3404:3404) (3472:3472:3472))
        (PORT d[6] (3157:3157:3157) (3266:3266:3266))
        (PORT d[7] (5467:5467:5467) (5554:5554:5554))
        (PORT d[8] (3384:3384:3384) (3581:3581:3581))
        (PORT d[9] (2627:2627:2627) (2711:2711:2711))
        (PORT d[10] (3327:3327:3327) (3378:3378:3378))
        (PORT d[11] (3413:3413:3413) (3485:3485:3485))
        (PORT d[12] (2239:2239:2239) (2386:2386:2386))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3168:3168:3168))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (3513:3513:3513) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1504:1504:1504))
        (PORT datab (2624:2624:2624) (2580:2580:2580))
        (PORT datac (267:267:267) (362:362:362))
        (PORT datad (1412:1412:1412) (1444:1444:1444))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (5014:5014:5014))
        (PORT d[1] (5331:5331:5331) (5402:5402:5402))
        (PORT d[2] (5044:5044:5044) (5266:5266:5266))
        (PORT d[3] (4154:4154:4154) (4355:4355:4355))
        (PORT d[4] (5194:5194:5194) (5423:5423:5423))
        (PORT d[5] (5357:5357:5357) (5416:5416:5416))
        (PORT d[6] (3264:3264:3264) (3399:3399:3399))
        (PORT d[7] (3395:3395:3395) (3439:3439:3439))
        (PORT d[8] (3637:3637:3637) (3798:3798:3798))
        (PORT d[9] (2199:2199:2199) (2352:2352:2352))
        (PORT d[10] (5024:5024:5024) (5072:5072:5072))
        (PORT d[11] (4768:4768:4768) (4891:4891:4891))
        (PORT d[12] (2559:2559:2559) (2693:2693:2693))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3105:3105:3105))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (4682:4682:4682) (4770:4770:4770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2232:2232:2232))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2611:2611:2611) (2751:2751:2751))
        (PORT datab (2592:2592:2592) (2696:2696:2696))
        (PORT datac (2418:2418:2418) (2471:2471:2471))
        (PORT datad (2407:2407:2407) (2371:2371:2371))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1500:1500:1500))
        (PORT datab (2630:2630:2630) (2587:2587:2587))
        (PORT datac (271:271:271) (367:367:367))
        (PORT datad (1412:1412:1412) (1447:1447:1447))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4391:4391:4391))
        (PORT d[1] (3397:3397:3397) (3403:3403:3403))
        (PORT d[2] (4312:4312:4312) (4488:4488:4488))
        (PORT d[3] (3397:3397:3397) (3506:3506:3506))
        (PORT d[4] (4531:4531:4531) (4775:4775:4775))
        (PORT d[5] (3039:3039:3039) (3176:3176:3176))
        (PORT d[6] (3381:3381:3381) (3598:3598:3598))
        (PORT d[7] (3948:3948:3948) (3991:3991:3991))
        (PORT d[8] (2913:2913:2913) (3036:3036:3036))
        (PORT d[9] (2945:2945:2945) (3119:3119:3119))
        (PORT d[10] (3392:3392:3392) (3523:3523:3523))
        (PORT d[11] (5553:5553:5553) (5728:5728:5728))
        (PORT d[12] (3488:3488:3488) (3653:3653:3653))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4224:4224:4224))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (3726:3726:3726) (3706:3706:3706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1505:1505:1505))
        (PORT datab (2626:2626:2626) (2582:2582:2582))
        (PORT datac (267:267:267) (363:363:363))
        (PORT datad (1412:1412:1412) (1443:1443:1443))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1806:1806:1806))
        (PORT d[1] (1830:1830:1830) (1870:1870:1870))
        (PORT d[2] (4221:4221:4221) (4421:4421:4421))
        (PORT d[3] (6175:6175:6175) (6147:6147:6147))
        (PORT d[4] (4012:4012:4012) (4150:4150:4150))
        (PORT d[5] (2921:2921:2921) (3037:3037:3037))
        (PORT d[6] (3518:3518:3518) (3653:3653:3653))
        (PORT d[7] (6744:6744:6744) (6817:6817:6817))
        (PORT d[8] (5494:5494:5494) (5771:5771:5771))
        (PORT d[9] (3534:3534:3534) (3719:3719:3719))
        (PORT d[10] (5773:5773:5773) (5870:5870:5870))
        (PORT d[11] (5292:5292:5292) (5468:5468:5468))
        (PORT d[12] (2790:2790:2790) (2899:2899:2899))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4114:4114:4114))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (5192:5192:5192) (5240:5240:5240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (644:644:644))
        (PORT datab (3201:3201:3201) (3227:3227:3227))
        (PORT datac (3856:3856:3856) (4024:4024:4024))
        (PORT datad (3469:3469:3469) (3423:3423:3423))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4106:4106:4106) (4412:4412:4412))
        (PORT datab (3610:3610:3610) (3951:3951:3951))
        (PORT datac (4378:4378:4378) (4706:4706:4706))
        (PORT datad (2095:2095:2095) (2203:2203:2203))
        (IOPATH dataa combout (365:365:365) (375:375:375))
        (IOPATH datab combout (365:365:365) (379:379:379))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4106:4106:4106) (4413:4413:4413))
        (PORT datab (3610:3610:3610) (3951:3951:3951))
        (PORT datac (4378:4378:4378) (4706:4706:4706))
        (PORT datad (2095:2095:2095) (2205:2205:2205))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4652:4652:4652))
        (PORT d[1] (3750:3750:3750) (3799:3799:3799))
        (PORT d[2] (4490:4490:4490) (4620:4620:4620))
        (PORT d[3] (3413:3413:3413) (3525:3525:3525))
        (PORT d[4] (4063:4063:4063) (4247:4247:4247))
        (PORT d[5] (3023:3023:3023) (3121:3121:3121))
        (PORT d[6] (3572:3572:3572) (3755:3755:3755))
        (PORT d[7] (6591:6591:6591) (6787:6787:6787))
        (PORT d[8] (3389:3389:3389) (3622:3622:3622))
        (PORT d[9] (3903:3903:3903) (4110:4110:4110))
        (PORT d[10] (3741:3741:3741) (3862:3862:3862))
        (PORT d[11] (4920:4920:4920) (5116:5116:5116))
        (PORT d[12] (3519:3519:3519) (3769:3769:3769))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2481:2481:2481))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (3809:3809:3809) (3830:3830:3830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4650:4650:4650))
        (PORT d[1] (4023:4023:4023) (4047:4047:4047))
        (PORT d[2] (4192:4192:4192) (4331:4331:4331))
        (PORT d[3] (2988:2988:2988) (3078:3078:3078))
        (PORT d[4] (4358:4358:4358) (4544:4544:4544))
        (PORT d[5] (2978:2978:2978) (3077:3077:3077))
        (PORT d[6] (3266:3266:3266) (3443:3443:3443))
        (PORT d[7] (6636:6636:6636) (6819:6819:6819))
        (PORT d[8] (3392:3392:3392) (3620:3620:3620))
        (PORT d[9] (3573:3573:3573) (3771:3771:3771))
        (PORT d[10] (3401:3401:3401) (3523:3523:3523))
        (PORT d[11] (4949:4949:4949) (5156:5156:5156))
        (PORT d[12] (3460:3460:3460) (3735:3735:3735))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2805:2805:2805))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (3826:3826:3826) (3849:3849:3849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1416:1416:1416))
        (PORT d[1] (4977:4977:4977) (4995:4995:4995))
        (PORT d[2] (4216:4216:4216) (4414:4414:4414))
        (PORT d[3] (3757:3757:3757) (3872:3872:3872))
        (PORT d[4] (4050:4050:4050) (4235:4235:4235))
        (PORT d[5] (3397:3397:3397) (3499:3499:3499))
        (PORT d[6] (3655:3655:3655) (3848:3848:3848))
        (PORT d[7] (6251:6251:6251) (6435:6435:6435))
        (PORT d[8] (4099:4099:4099) (4341:4341:4341))
        (PORT d[9] (4575:4575:4575) (4784:4784:4784))
        (PORT d[10] (4376:4376:4376) (4504:4504:4504))
        (PORT d[11] (5276:5276:5276) (5471:5471:5471))
        (PORT d[12] (3524:3524:3524) (3645:3645:3645))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1540:1540:1540))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (1739:1739:1739) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4541:4541:4541))
        (PORT d[1] (5728:5728:5728) (5907:5907:5907))
        (PORT d[2] (4880:4880:4880) (5153:5153:5153))
        (PORT d[3] (5406:5406:5406) (5358:5358:5358))
        (PORT d[4] (3956:3956:3956) (4115:4115:4115))
        (PORT d[5] (2175:2175:2175) (2254:2254:2254))
        (PORT d[6] (2790:2790:2790) (2880:2880:2880))
        (PORT d[7] (6042:6042:6042) (6109:6109:6109))
        (PORT d[8] (4407:4407:4407) (4668:4668:4668))
        (PORT d[9] (2869:2869:2869) (3047:3047:3047))
        (PORT d[10] (4656:4656:4656) (4745:4745:4745))
        (PORT d[11] (5349:5349:5349) (5530:5530:5530))
        (PORT d[12] (2051:2051:2051) (2151:2151:2151))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3394:3394:3394))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (2670:2670:2670) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2226:2226:2226))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2363:2363:2363))
        (PORT datab (2010:2010:2010) (2008:2008:2008))
        (PORT datac (2393:2393:2393) (2447:2447:2447))
        (PORT datad (2102:2102:2102) (2113:2113:2113))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2788:2788:2788) (2824:2824:2824))
        (PORT datab (2762:2762:2762) (2766:2766:2766))
        (PORT datac (3218:3218:3218) (3211:3211:3211))
        (PORT datad (640:640:640) (643:643:643))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4716:4716:4716))
        (PORT d[1] (3993:3993:3993) (4017:4017:4017))
        (PORT d[2] (4161:4161:4161) (4292:4292:4292))
        (PORT d[3] (2988:2988:2988) (3087:3087:3087))
        (PORT d[4] (4011:4011:4011) (4205:4205:4205))
        (PORT d[5] (2989:2989:2989) (3085:3085:3085))
        (PORT d[6] (3236:3236:3236) (3416:3416:3416))
        (PORT d[7] (6279:6279:6279) (6468:6468:6468))
        (PORT d[8] (3342:3342:3342) (3539:3539:3539))
        (PORT d[9] (3536:3536:3536) (3733:3733:3733))
        (PORT d[10] (3368:3368:3368) (3486:3486:3486))
        (PORT d[11] (4983:4983:4983) (5193:5193:5193))
        (PORT d[12] (3190:3190:3190) (3459:3459:3459))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2820:2820:2820))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (3871:3871:3871) (3906:3906:3906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1423:1423:1423))
        (PORT d[1] (1472:1472:1472) (1502:1502:1502))
        (PORT d[2] (4157:4157:4157) (4344:4344:4344))
        (PORT d[3] (3783:3783:3783) (3886:3886:3886))
        (PORT d[4] (4044:4044:4044) (4225:4225:4225))
        (PORT d[5] (3350:3350:3350) (3451:3451:3451))
        (PORT d[6] (3236:3236:3236) (3408:3408:3408))
        (PORT d[7] (6548:6548:6548) (6746:6746:6746))
        (PORT d[8] (3729:3729:3729) (3961:3961:3961))
        (PORT d[9] (4245:4245:4245) (4451:4451:4451))
        (PORT d[10] (4086:4086:4086) (4211:4211:4211))
        (PORT d[11] (4975:4975:4975) (5185:5185:5185))
        (PORT d[12] (3814:3814:3814) (3928:3928:3928))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2130:2130:2130))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (2046:2046:2046) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1117:1117:1117))
        (PORT d[1] (1080:1080:1080) (1086:1086:1086))
        (PORT d[2] (4201:4201:4201) (4392:4392:4392))
        (PORT d[3] (4128:4128:4128) (4249:4249:4249))
        (PORT d[4] (4378:4378:4378) (4520:4520:4520))
        (PORT d[5] (3628:3628:3628) (3754:3754:3754))
        (PORT d[6] (3989:3989:3989) (4187:4187:4187))
        (PORT d[7] (6543:6543:6543) (6729:6729:6729))
        (PORT d[8] (4461:4461:4461) (4693:4693:4693))
        (PORT d[9] (4266:4266:4266) (4467:4467:4467))
        (PORT d[10] (4422:4422:4422) (4549:4549:4549))
        (PORT d[11] (1130:1130:1130) (1161:1161:1161))
        (PORT d[12] (3515:3515:3515) (3627:3627:3627))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2157:2157:2157))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (1770:1770:1770) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2156:2156:2156))
        (PORT datab (1421:1421:1421) (1398:1398:1398))
        (PORT datad (1726:1726:1726) (1718:1718:1718))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4565:4565:4565))
        (PORT d[1] (4916:4916:4916) (4916:4916:4916))
        (PORT d[2] (4214:4214:4214) (4373:4373:4373))
        (PORT d[3] (3392:3392:3392) (3506:3506:3506))
        (PORT d[4] (4049:4049:4049) (4218:4218:4218))
        (PORT d[5] (3010:3010:3010) (3102:3102:3102))
        (PORT d[6] (3633:3633:3633) (3824:3824:3824))
        (PORT d[7] (6241:6241:6241) (6437:6437:6437))
        (PORT d[8] (3743:3743:3743) (3982:3982:3982))
        (PORT d[9] (4229:4229:4229) (4434:4434:4434))
        (PORT d[10] (3746:3746:3746) (3872:3872:3872))
        (PORT d[11] (4658:4658:4658) (4860:4860:4860))
        (PORT d[12] (3521:3521:3521) (3792:3792:3792))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2403:2403:2403))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (4125:4125:4125) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3065:3065:3065) (3149:3149:3149))
        (PORT datab (2618:2618:2618) (2594:2594:2594))
        (PORT datac (969:969:969) (950:950:950))
        (PORT datad (2883:2883:2883) (2851:2851:2851))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4554:4554:4554))
        (PORT d[1] (5735:5735:5735) (5938:5938:5938))
        (PORT d[2] (5201:5201:5201) (5463:5463:5463))
        (PORT d[3] (5477:5477:5477) (5447:5447:5447))
        (PORT d[4] (4003:4003:4003) (4175:4175:4175))
        (PORT d[5] (2195:2195:2195) (2287:2287:2287))
        (PORT d[6] (2769:2769:2769) (2871:2871:2871))
        (PORT d[7] (6405:6405:6405) (6474:6474:6474))
        (PORT d[8] (4736:4736:4736) (4984:4984:4984))
        (PORT d[9] (2846:2846:2846) (3025:3025:3025))
        (PORT d[10] (4683:4683:4683) (4771:4771:4771))
        (PORT d[11] (5658:5658:5658) (5843:5843:5843))
        (PORT d[12] (2101:2101:2101) (2209:2209:2209))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3738:3738:3738))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (4543:4543:4543) (4579:4579:4579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4161:4161:4161))
        (PORT d[1] (5404:5404:5404) (5589:5589:5589))
        (PORT d[2] (5487:5487:5487) (5737:5737:5737))
        (PORT d[3] (5047:5047:5047) (4998:4998:4998))
        (PORT d[4] (3705:3705:3705) (3890:3890:3890))
        (PORT d[5] (2197:2197:2197) (2291:2291:2291))
        (PORT d[6] (2502:2502:2502) (2630:2630:2630))
        (PORT d[7] (5742:5742:5742) (5835:5835:5835))
        (PORT d[8] (4038:4038:4038) (4288:4288:4288))
        (PORT d[9] (2852:2852:2852) (2984:2984:2984))
        (PORT d[10] (4309:4309:4309) (4393:4393:4393))
        (PORT d[11] (5011:5011:5011) (5195:5195:5195))
        (PORT d[12] (1880:1880:1880) (1995:1995:1995))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3027:3027:3027))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (3007:3007:3007) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4682:4682:4682))
        (PORT d[1] (4957:4957:4957) (4961:4961:4961))
        (PORT d[2] (4163:4163:4163) (4352:4352:4352))
        (PORT d[3] (3379:3379:3379) (3479:3479:3479))
        (PORT d[4] (4064:4064:4064) (4233:4233:4233))
        (PORT d[5] (3051:3051:3051) (3155:3155:3155))
        (PORT d[6] (3608:3608:3608) (3780:3780:3780))
        (PORT d[7] (6931:6931:6931) (7125:7125:7125))
        (PORT d[8] (3748:3748:3748) (3991:3991:3991))
        (PORT d[9] (4267:4267:4267) (4479:4479:4479))
        (PORT d[10] (4053:4053:4053) (4174:4174:4174))
        (PORT d[11] (4937:4937:4937) (5130:5130:5130))
        (PORT d[12] (3818:3818:3818) (3932:3932:3932))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2139:2139:2139))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (2094:2094:2094) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4659:4659:4659))
        (PORT d[1] (4009:4009:4009) (4036:4036:4036))
        (PORT d[2] (3868:3868:3868) (4023:4023:4023))
        (PORT d[3] (3025:3025:3025) (3126:3126:3126))
        (PORT d[4] (4094:4094:4094) (4284:4284:4284))
        (PORT d[5] (2939:2939:2939) (3066:3066:3066))
        (PORT d[6] (3590:3590:3590) (3778:3778:3778))
        (PORT d[7] (6616:6616:6616) (6810:6810:6810))
        (PORT d[8] (3379:3379:3379) (3604:3604:3604))
        (PORT d[9] (3893:3893:3893) (4090:4090:4090))
        (PORT d[10] (3694:3694:3694) (3813:3813:3813))
        (PORT d[11] (4996:4996:4996) (5208:5208:5208))
        (PORT d[12] (3173:3173:3173) (3439:3439:3439))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2818:2818:2818))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3439:3439:3439) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2156:2156:2156))
        (PORT datab (1630:1630:1630) (1619:1619:1619))
        (PORT datac (2308:2308:2308) (2318:2318:2318))
        (PORT datad (1886:1886:1886) (1852:1852:1852))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2815:2815:2815) (2901:2901:2901))
        (PORT datab (2696:2696:2696) (2722:2722:2722))
        (PORT datac (1080:1080:1080) (1087:1087:1087))
        (PORT datad (3495:3495:3495) (3667:3667:3667))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4357:4357:4357))
        (PORT d[1] (4603:4603:4603) (4603:4603:4603))
        (PORT d[2] (4490:4490:4490) (4619:4619:4619))
        (PORT d[3] (3026:3026:3026) (3127:3127:3127))
        (PORT d[4] (4045:4045:4045) (4222:4222:4222))
        (PORT d[5] (2681:2681:2681) (2826:2826:2826))
        (PORT d[6] (3598:3598:3598) (3783:3783:3783))
        (PORT d[7] (6590:6590:6590) (6786:6786:6786))
        (PORT d[8] (3388:3388:3388) (3621:3621:3621))
        (PORT d[9] (3870:3870:3870) (4073:4073:4073))
        (PORT d[10] (3708:3708:3708) (3825:3825:3825))
        (PORT d[11] (4952:4952:4952) (5163:5163:5163))
        (PORT d[12] (3548:3548:3548) (3821:3821:3821))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2461:2461:2461))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (4145:4145:4145) (4178:4178:4178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1415:1415:1415))
        (PORT d[1] (5303:5303:5303) (5316:5316:5316))
        (PORT d[2] (4198:4198:4198) (4388:4388:4388))
        (PORT d[3] (4116:4116:4116) (4232:4232:4232))
        (PORT d[4] (4378:4378:4378) (4517:4517:4517))
        (PORT d[5] (3629:3629:3629) (3751:3751:3751))
        (PORT d[6] (4022:4022:4022) (4224:4224:4224))
        (PORT d[7] (6573:6573:6573) (6764:6764:6764))
        (PORT d[8] (4434:4434:4434) (4676:4676:4676))
        (PORT d[9] (3875:3875:3875) (4059:4059:4059))
        (PORT d[10] (4427:4427:4427) (4555:4555:4555))
        (PORT d[11] (5662:5662:5662) (5833:5833:5833))
        (PORT d[12] (3496:3496:3496) (3610:3610:3610))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2199:2199:2199))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (3870:3870:3870) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1608:1608:1608))
        (PORT datab (1997:1997:1997) (2032:2032:2032))
        (PORT datac (2046:2046:2046) (2107:2107:2107))
        (PORT datad (1715:1715:1715) (1731:1731:1731))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (394:394:394))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4601:4601:4601))
        (PORT d[1] (6029:6029:6029) (6202:6202:6202))
        (PORT d[2] (5804:5804:5804) (6042:6042:6042))
        (PORT d[3] (5412:5412:5412) (5379:5379:5379))
        (PORT d[4] (4032:4032:4032) (4215:4215:4215))
        (PORT d[5] (2148:2148:2148) (2236:2236:2236))
        (PORT d[6] (2823:2823:2823) (2928:2928:2928))
        (PORT d[7] (6043:6043:6043) (6110:6110:6110))
        (PORT d[8] (4408:4408:4408) (4669:4669:4669))
        (PORT d[9] (2825:2825:2825) (2999:2999:2999))
        (PORT d[10] (4395:4395:4395) (4488:4488:4488))
        (PORT d[11] (5342:5342:5342) (5526:5526:5526))
        (PORT d[12] (2460:2460:2460) (2560:2560:2560))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3397:3397:3397))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (4577:4577:4577) (4615:4615:4615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4562:4562:4562))
        (PORT d[1] (5400:5400:5400) (5589:5589:5589))
        (PORT d[2] (4840:4840:4840) (5112:5112:5112))
        (PORT d[3] (5120:5120:5120) (5090:5090:5090))
        (PORT d[4] (3702:3702:3702) (3875:3875:3875))
        (PORT d[5] (1823:1823:1823) (1917:1917:1917))
        (PORT d[6] (2520:2520:2520) (2617:2617:2617))
        (PORT d[7] (6033:6033:6033) (6092:6092:6092))
        (PORT d[8] (4368:4368:4368) (4620:4620:4620))
        (PORT d[9] (2500:2500:2500) (2672:2672:2672))
        (PORT d[10] (4346:4346:4346) (4428:4428:4428))
        (PORT d[11] (5316:5316:5316) (5494:5494:5494))
        (PORT d[12] (1817:1817:1817) (1930:1930:1930))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3412:3412:3412))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (3017:3017:3017) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3046:3046:3046) (3029:3029:3029))
        (PORT datab (611:611:611) (624:624:624))
        (PORT datac (2590:2590:2590) (2602:2602:2602))
        (PORT datad (2775:2775:2775) (2857:2857:2857))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1815:1815:1815))
        (PORT datab (1983:1983:1983) (2012:2012:2012))
        (PORT datac (1791:1791:1791) (1855:1855:1855))
        (PORT datad (2040:2040:2040) (2032:2032:2032))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4340:4340:4340))
        (PORT d[1] (4135:4135:4135) (4215:4215:4215))
        (PORT d[2] (4157:4157:4157) (4261:4261:4261))
        (PORT d[3] (3525:3525:3525) (3579:3579:3579))
        (PORT d[4] (4133:4133:4133) (4367:4367:4367))
        (PORT d[5] (2967:2967:2967) (3052:3052:3052))
        (PORT d[6] (4285:4285:4285) (4412:4412:4412))
        (PORT d[7] (2979:2979:2979) (3069:3069:3069))
        (PORT d[8] (3347:3347:3347) (3552:3552:3552))
        (PORT d[9] (4061:4061:4061) (4317:4317:4317))
        (PORT d[10] (3641:3641:3641) (3717:3717:3717))
        (PORT d[11] (3440:3440:3440) (3505:3505:3505))
        (PORT d[12] (3683:3683:3683) (3908:3908:3908))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4725:4725:4725))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (3029:3029:3029) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4340:4340:4340))
        (PORT d[1] (3822:3822:3822) (3912:3912:3912))
        (PORT d[2] (4512:4512:4512) (4605:4605:4605))
        (PORT d[3] (3876:3876:3876) (3921:3921:3921))
        (PORT d[4] (4459:4459:4459) (4684:4684:4684))
        (PORT d[5] (3323:3323:3323) (3431:3431:3431))
        (PORT d[6] (4344:4344:4344) (4478:4478:4478))
        (PORT d[7] (3298:3298:3298) (3383:3383:3383))
        (PORT d[8] (3390:3390:3390) (3594:3594:3594))
        (PORT d[9] (4405:4405:4405) (4643:4643:4643))
        (PORT d[10] (3674:3674:3674) (3754:3754:3754))
        (PORT d[11] (3134:3134:3134) (3214:3214:3214))
        (PORT d[12] (4019:4019:4019) (4233:4233:4233))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4858:4858:4858) (5055:5055:5055))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (3016:3016:3016) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3479:3479:3479))
        (PORT d[1] (4270:4270:4270) (4432:4432:4432))
        (PORT d[2] (4438:4438:4438) (4671:4671:4671))
        (PORT d[3] (3061:3061:3061) (3122:3122:3122))
        (PORT d[4] (4396:4396:4396) (4604:4604:4604))
        (PORT d[5] (3103:3103:3103) (3175:3175:3175))
        (PORT d[6] (2917:2917:2917) (3027:3027:3027))
        (PORT d[7] (5455:5455:5455) (5527:5527:5527))
        (PORT d[8] (3004:3004:3004) (3193:3193:3193))
        (PORT d[9] (2683:2683:2683) (2785:2785:2785))
        (PORT d[10] (3712:3712:3712) (3764:3764:3764))
        (PORT d[11] (3369:3369:3369) (3421:3421:3421))
        (PORT d[12] (2208:2208:2208) (2354:2354:2354))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3203:3203:3203))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (3851:3851:3851) (3868:3868:3868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2039:2039:2039))
        (PORT datab (2527:2527:2527) (2593:2593:2593))
        (PORT datac (2725:2725:2725) (2935:2935:2935))
        (PORT datad (2313:2313:2313) (2329:2329:2329))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4563:4563:4563))
        (PORT d[1] (4204:4204:4204) (4344:4344:4344))
        (PORT d[2] (2698:2698:2698) (2743:2743:2743))
        (PORT d[3] (2709:2709:2709) (2740:2740:2740))
        (PORT d[4] (5075:5075:5075) (5306:5306:5306))
        (PORT d[5] (2700:2700:2700) (2762:2762:2762))
        (PORT d[6] (3229:3229:3229) (3342:3342:3342))
        (PORT d[7] (5735:5735:5735) (5818:5818:5818))
        (PORT d[8] (3019:3019:3019) (3212:3212:3212))
        (PORT d[9] (3344:3344:3344) (3454:3454:3454))
        (PORT d[10] (2944:2944:2944) (3000:3000:3000))
        (PORT d[11] (3025:3025:3025) (3064:3064:3064))
        (PORT d[12] (1895:1895:1895) (2026:2026:2026))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3557:3557:3557))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (4291:4291:4291) (4374:4374:4374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3004:3004:3004) (2994:2994:2994))
        (PORT datab (3485:3485:3485) (3580:3580:3580))
        (PORT datac (632:632:632) (639:639:639))
        (PORT datad (3088:3088:3088) (3123:3123:3123))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1988:1988:1988))
        (PORT d[1] (6154:6154:6154) (6360:6360:6360))
        (PORT d[2] (5591:5591:5591) (5864:5864:5864))
        (PORT d[3] (6488:6488:6488) (6431:6431:6431))
        (PORT d[4] (3660:3660:3660) (3789:3789:3789))
        (PORT d[5] (1794:1794:1794) (1898:1898:1898))
        (PORT d[6] (2867:2867:2867) (3008:3008:3008))
        (PORT d[7] (6762:6762:6762) (6838:6838:6838))
        (PORT d[8] (5130:5130:5130) (5401:5401:5401))
        (PORT d[9] (3488:3488:3488) (3657:3657:3657))
        (PORT d[10] (5395:5395:5395) (5503:5503:5503))
        (PORT d[11] (4928:4928:4928) (5098:5098:5098))
        (PORT d[12] (2176:2176:2176) (2293:2293:2293))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4144:4144:4144))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (4471:4471:4471) (4444:4444:4444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1662:1662:1662))
        (PORT d[1] (1491:1491:1491) (1528:1528:1528))
        (PORT d[2] (4255:4255:4255) (4462:4462:4462))
        (PORT d[3] (6495:6495:6495) (6470:6470:6470))
        (PORT d[4] (4019:4019:4019) (4165:4165:4165))
        (PORT d[5] (3291:3291:3291) (3418:3418:3418))
        (PORT d[6] (3834:3834:3834) (3972:3972:3972))
        (PORT d[7] (7080:7080:7080) (7159:7159:7159))
        (PORT d[8] (5499:5499:5499) (5781:5781:5781))
        (PORT d[9] (3882:3882:3882) (4071:4071:4071))
        (PORT d[10] (5753:5753:5753) (5869:5869:5869))
        (PORT d[11] (5309:5309:5309) (5485:5485:5485))
        (PORT d[12] (3144:3144:3144) (3263:3263:3263))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4501:4501:4501))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (3913:3913:3913) (3997:3997:3997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1089:1089:1089))
        (PORT datab (1645:1645:1645) (1663:1663:1663))
        (PORT datac (1406:1406:1406) (1399:1399:1399))
        (PORT datad (1772:1772:1772) (1833:1833:1833))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4902:4902:4902))
        (PORT d[1] (6081:6081:6081) (6271:6271:6271))
        (PORT d[2] (5248:5248:5248) (5527:5527:5527))
        (PORT d[3] (5809:5809:5809) (5781:5781:5781))
        (PORT d[4] (4284:4284:4284) (4453:4453:4453))
        (PORT d[5] (2119:2119:2119) (2215:2215:2215))
        (PORT d[6] (3131:3131:3131) (3239:3239:3239))
        (PORT d[7] (6411:6411:6411) (6484:6484:6484))
        (PORT d[8] (4761:4761:4761) (5023:5023:5023))
        (PORT d[9] (3215:3215:3215) (3394:3394:3394))
        (PORT d[10] (5029:5029:5029) (5131:5131:5131))
        (PORT d[11] (5672:5672:5672) (5852:5852:5852))
        (PORT d[12] (2431:2431:2431) (2528:2528:2528))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3772:3772:3772))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (4825:4825:4825) (4867:4867:4867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4922:4922:4922))
        (PORT d[1] (5804:5804:5804) (6012:6012:6012))
        (PORT d[2] (5217:5217:5217) (5482:5482:5482))
        (PORT d[3] (5458:5458:5458) (5427:5427:5427))
        (PORT d[4] (4030:4030:4030) (4207:4207:4207))
        (PORT d[5] (2190:2190:2190) (2281:2281:2281))
        (PORT d[6] (2813:2813:2813) (2911:2911:2911))
        (PORT d[7] (6410:6410:6410) (6483:6483:6483))
        (PORT d[8] (4714:4714:4714) (4973:4973:4973))
        (PORT d[9] (2839:2839:2839) (3011:3011:3011))
        (PORT d[10] (5060:5060:5060) (5150:5150:5150))
        (PORT d[11] (4566:4566:4566) (4737:4737:4737))
        (PORT d[12] (1851:1851:1851) (1971:1971:1971))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3789:3789:3789))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (2323:2323:2323) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (631:631:631))
        (PORT datab (2189:2189:2189) (2294:2294:2294))
        (PORT datac (2735:2735:2735) (2959:2959:2959))
        (PORT datad (2440:2440:2440) (2470:2470:2470))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1422:1422:1422))
        (PORT d[1] (5296:5296:5296) (5301:5301:5301))
        (PORT d[2] (4174:4174:4174) (4358:4358:4358))
        (PORT d[3] (4096:4096:4096) (4200:4200:4200))
        (PORT d[4] (3705:3705:3705) (3891:3891:3891))
        (PORT d[5] (3629:3629:3629) (3754:3754:3754))
        (PORT d[6] (3983:3983:3983) (4176:4176:4176))
        (PORT d[7] (6537:6537:6537) (6709:6709:6709))
        (PORT d[8] (4100:4100:4100) (4342:4342:4342))
        (PORT d[9] (4608:4608:4608) (4820:4820:4820))
        (PORT d[10] (4412:4412:4412) (4545:4545:4545))
        (PORT d[11] (5244:5244:5244) (5436:5436:5436))
        (PORT d[12] (3491:3491:3491) (3609:3609:3609))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2139:2139:2139))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (3900:3900:3900) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4998:4998:4998))
        (PORT d[1] (4623:4623:4623) (4636:4636:4636))
        (PORT d[2] (4195:4195:4195) (4377:4377:4377))
        (PORT d[3] (3393:3393:3393) (3507:3507:3507))
        (PORT d[4] (3757:3757:3757) (3945:3945:3945))
        (PORT d[5] (3018:3018:3018) (3119:3119:3119))
        (PORT d[6] (3220:3220:3220) (3400:3400:3400))
        (PORT d[7] (6963:6963:6963) (7160:7160:7160))
        (PORT d[8] (3748:3748:3748) (3991:3991:3991))
        (PORT d[9] (4234:4234:4234) (4443:4443:4443))
        (PORT d[10] (4039:4039:4039) (4163:4163:4163))
        (PORT d[11] (4940:4940:4940) (5143:5143:5143))
        (PORT d[12] (3819:3819:3819) (4093:4093:4093))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2476:2476:2476))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (4461:4461:4461) (4483:4483:4483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2226:2226:2226))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1310:1310:1310))
        (PORT datab (1898:1898:1898) (1994:1994:1994))
        (PORT datad (1608:1608:1608) (1599:1599:1599))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4196:4196:4196))
        (PORT d[1] (5385:5385:5385) (5579:5579:5579))
        (PORT d[2] (4835:4835:4835) (5093:5093:5093))
        (PORT d[3] (5078:5078:5078) (5045:5045:5045))
        (PORT d[4] (3981:3981:3981) (4148:4148:4148))
        (PORT d[5] (2185:2185:2185) (2265:2265:2265))
        (PORT d[6] (2529:2529:2529) (2648:2648:2648))
        (PORT d[7] (6014:6014:6014) (6072:6072:6072))
        (PORT d[8] (4388:4388:4388) (4630:4630:4630))
        (PORT d[9] (2499:2499:2499) (2671:2671:2671))
        (PORT d[10] (4374:4374:4374) (4449:4449:4449))
        (PORT d[11] (5335:5335:5335) (5518:5518:5518))
        (PORT d[12] (1861:1861:1861) (1977:1977:1977))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3362:3362:3362))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (2658:2658:2658) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1424:1424:1424))
        (PORT d[1] (1744:1744:1744) (1747:1747:1747))
        (PORT d[2] (4164:4164:4164) (4358:4358:4358))
        (PORT d[3] (3756:3756:3756) (3871:3871:3871))
        (PORT d[4] (4049:4049:4049) (4234:4234:4234))
        (PORT d[5] (3364:3364:3364) (3462:3462:3462))
        (PORT d[6] (3627:3627:3627) (3819:3819:3819))
        (PORT d[7] (6549:6549:6549) (6747:6747:6747))
        (PORT d[8] (4093:4093:4093) (4329:4329:4329))
        (PORT d[9] (4570:4570:4570) (4775:4775:4775))
        (PORT d[10] (4091:4091:4091) (4221:4221:4221))
        (PORT d[11] (5229:5229:5229) (5423:5423:5423))
        (PORT d[12] (3837:3837:3837) (3934:3934:3934))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2073:2073:2073))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (3472:3472:3472) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (962:962:962))
        (PORT datab (2740:2740:2740) (2743:2743:2743))
        (PORT datac (3230:3230:3230) (3411:3411:3411))
        (PORT datad (2998:2998:2998) (2967:2967:2967))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4318:4318:4318))
        (PORT d[1] (3069:3069:3069) (3092:3092:3092))
        (PORT d[2] (4291:4291:4291) (4480:4480:4480))
        (PORT d[3] (3377:3377:3377) (3468:3468:3468))
        (PORT d[4] (4512:4512:4512) (4756:4756:4756))
        (PORT d[5] (2708:2708:2708) (2851:2851:2851))
        (PORT d[6] (3380:3380:3380) (3597:3597:3597))
        (PORT d[7] (3962:3962:3962) (3993:3993:3993))
        (PORT d[8] (2594:2594:2594) (2727:2727:2727))
        (PORT d[9] (2962:2962:2962) (3133:3133:3133))
        (PORT d[10] (3383:3383:3383) (3505:3505:3505))
        (PORT d[11] (5153:5153:5153) (5323:5323:5323))
        (PORT d[12] (3199:3199:3199) (3388:3388:3388))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4195:4195:4195))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (3376:3376:3376) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5342:5342:5342))
        (PORT d[1] (4950:4950:4950) (5020:5020:5020))
        (PORT d[2] (3539:3539:3539) (3706:3706:3706))
        (PORT d[3] (4539:4539:4539) (4745:4745:4745))
        (PORT d[4] (5570:5570:5570) (5797:5797:5797))
        (PORT d[5] (6083:6083:6083) (6161:6161:6161))
        (PORT d[6] (3627:3627:3627) (3764:3764:3764))
        (PORT d[7] (3004:3004:3004) (3045:3045:3045))
        (PORT d[8] (2207:2207:2207) (2334:2334:2334))
        (PORT d[9] (2227:2227:2227) (2390:2390:2390))
        (PORT d[10] (4750:4750:4750) (4883:4883:4883))
        (PORT d[11] (5148:5148:5148) (5278:5278:5278))
        (PORT d[12] (2970:2970:2970) (3131:3131:3131))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3510:3510:3510))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (PORT d[0] (5073:5073:5073) (5181:5181:5181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2237:2237:2237))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4173:4173:4173))
        (PORT d[1] (4260:4260:4260) (4403:4403:4403))
        (PORT d[2] (4692:4692:4692) (4901:4901:4901))
        (PORT d[3] (4016:4016:4016) (4032:4032:4032))
        (PORT d[4] (4706:4706:4706) (4933:4933:4933))
        (PORT d[5] (3065:3065:3065) (3125:3125:3125))
        (PORT d[6] (2805:2805:2805) (2902:2902:2902))
        (PORT d[7] (5410:5410:5410) (5476:5476:5476))
        (PORT d[8] (2985:2985:2985) (3161:3161:3161))
        (PORT d[9] (3036:3036:3036) (3147:3147:3147))
        (PORT d[10] (3694:3694:3694) (3752:3752:3752))
        (PORT d[11] (3085:3085:3085) (3154:3154:3154))
        (PORT d[12] (1956:1956:1956) (2099:2099:2099))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3563:3563:3563))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (3862:3862:3862) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2180:2180:2180))
        (PORT datab (2533:2533:2533) (2595:2595:2595))
        (PORT datac (2724:2724:2724) (2936:2936:2936))
        (PORT datad (2402:2402:2402) (2435:2435:2435))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4835:4835:4835))
        (PORT d[1] (4258:4258:4258) (4409:4409:4409))
        (PORT d[2] (2675:2675:2675) (2715:2715:2715))
        (PORT d[3] (2695:2695:2695) (2746:2746:2746))
        (PORT d[4] (5094:5094:5094) (5329:5329:5329))
        (PORT d[5] (2672:2672:2672) (2729:2729:2729))
        (PORT d[6] (3213:3213:3213) (3340:3340:3340))
        (PORT d[7] (6101:6101:6101) (6188:6188:6188))
        (PORT d[8] (3034:3034:3034) (3226:3226:3226))
        (PORT d[9] (3397:3397:3397) (3514:3514:3514))
        (PORT d[10] (2942:2942:2942) (2985:2985:2985))
        (PORT d[11] (3054:3054:3054) (3114:3114:3114))
        (PORT d[12] (2298:2298:2298) (2445:2445:2445))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3926:3926:3926))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (4599:4599:4599) (4677:4677:4677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3067:3067:3067) (3135:3135:3135))
        (PORT datab (2519:2519:2519) (2583:2583:2583))
        (PORT datac (678:678:678) (677:677:677))
        (PORT datad (3196:3196:3196) (3170:3170:3170))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1816:1816:1816))
        (PORT datab (2539:2539:2539) (2675:2675:2675))
        (PORT datac (1938:1938:1938) (1999:1999:1999))
        (PORT datad (1078:1078:1078) (1105:1105:1105))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1816:1816:1816))
        (PORT datab (2539:2539:2539) (2676:2676:2676))
        (PORT datac (1937:1937:1937) (1998:1998:1998))
        (PORT datad (1081:1081:1081) (1106:1106:1106))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1815:1815:1815))
        (PORT datab (1985:1985:1985) (2013:2013:2013))
        (PORT datac (1790:1790:1790) (1854:1854:1854))
        (PORT datad (2041:2041:2041) (2032:2032:2032))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1815:1815:1815))
        (PORT datad (1937:1937:1937) (1966:1966:1966))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1821:1821:1821))
        (PORT datab (2539:2539:2539) (2680:2680:2680))
        (PORT datac (1934:1934:1934) (1995:1995:1995))
        (PORT datad (1086:1086:1086) (1110:1110:1110))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1748:1748:1748) (1820:1820:1820))
        (PORT datab (2543:2543:2543) (2676:2676:2676))
        (PORT datac (1933:1933:1933) (1991:1991:1991))
        (PORT datad (1087:1087:1087) (1107:1107:1107))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1820:1820:1820))
        (PORT datab (2540:2540:2540) (2678:2678:2678))
        (PORT datac (1937:1937:1937) (1997:1997:1997))
        (PORT datad (1084:1084:1084) (1109:1109:1109))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (761:761:761))
        (PORT datab (1985:1985:1985) (2011:2011:2011))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2080:2080:2080))
        (PORT datab (694:694:694) (707:707:707))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (284:284:284))
        (PORT datab (743:743:743) (742:742:742))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (757:757:757))
        (PORT datab (233:233:233) (275:275:275))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (283:283:283))
        (PORT datab (701:701:701) (715:715:715))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2407:2407:2407))
        (PORT d[1] (4583:4583:4583) (4736:4736:4736))
        (PORT d[2] (2346:2346:2346) (2382:2382:2382))
        (PORT d[3] (2648:2648:2648) (2688:2688:2688))
        (PORT d[4] (2844:2844:2844) (2947:2947:2947))
        (PORT d[5] (2314:2314:2314) (2368:2368:2368))
        (PORT d[6] (3569:3569:3569) (3703:3703:3703))
        (PORT d[7] (6422:6422:6422) (6495:6495:6495))
        (PORT d[8] (3390:3390:3390) (3584:3584:3584))
        (PORT d[9] (3763:3763:3763) (3886:3886:3886))
        (PORT d[10] (2292:2292:2292) (2329:2329:2329))
        (PORT d[11] (3380:3380:3380) (3449:3449:3449))
        (PORT d[12] (2697:2697:2697) (2863:2863:2863))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4278:4278:4278))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (4935:4935:4935) (5029:5029:5029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (5075:5075:5075))
        (PORT d[1] (4178:4178:4178) (4224:4224:4224))
        (PORT d[2] (3963:3963:3963) (4148:4148:4148))
        (PORT d[3] (3447:3447:3447) (3616:3616:3616))
        (PORT d[4] (4175:4175:4175) (4401:4401:4401))
        (PORT d[5] (4100:4100:4100) (4256:4256:4256))
        (PORT d[6] (4401:4401:4401) (4620:4620:4620))
        (PORT d[7] (3283:3283:3283) (3324:3324:3324))
        (PORT d[8] (3636:3636:3636) (3784:3784:3784))
        (PORT d[9] (3342:3342:3342) (3520:3520:3520))
        (PORT d[10] (4088:4088:4088) (4220:4220:4220))
        (PORT d[11] (6217:6217:6217) (6387:6387:6387))
        (PORT d[12] (3708:3708:3708) (3873:3873:3873))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4199:4199:4199))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (3372:3372:3372) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2085:2085:2085))
        (PORT datab (2532:2532:2532) (2592:2592:2592))
        (PORT datac (2725:2725:2725) (2936:2936:2936))
        (PORT datad (2293:2293:2293) (2321:2321:2321))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3810:3810:3810))
        (PORT d[1] (4261:4261:4261) (4415:4415:4415))
        (PORT d[2] (4434:4434:4434) (4676:4676:4676))
        (PORT d[3] (3335:3335:3335) (3388:3388:3388))
        (PORT d[4] (4387:4387:4387) (4599:4599:4599))
        (PORT d[5] (3410:3410:3410) (3475:3475:3475))
        (PORT d[6] (2960:2960:2960) (3090:3090:3090))
        (PORT d[7] (5467:5467:5467) (5555:5555:5555))
        (PORT d[8] (3339:3339:3339) (3525:3525:3525))
        (PORT d[9] (2370:2370:2370) (2461:2461:2461))
        (PORT d[10] (3265:3265:3265) (3315:3315:3315))
        (PORT d[11] (3414:3414:3414) (3485:3485:3485))
        (PORT d[12] (2214:2214:2214) (2362:2362:2362))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2827:2827:2827))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (3205:3205:3205) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4919:4919:4919))
        (PORT d[1] (6089:6089:6089) (6293:6293:6293))
        (PORT d[2] (5552:5552:5552) (5827:5827:5827))
        (PORT d[3] (5795:5795:5795) (5759:5759:5759))
        (PORT d[4] (3346:3346:3346) (3487:3487:3487))
        (PORT d[5] (2530:2530:2530) (2627:2627:2627))
        (PORT d[6] (3139:3139:3139) (3260:3260:3260))
        (PORT d[7] (6756:6756:6756) (6828:6828:6828))
        (PORT d[8] (5091:5091:5091) (5353:5353:5353))
        (PORT d[9] (2115:2115:2115) (2246:2246:2246))
        (PORT d[10] (5390:5390:5390) (5494:5494:5494))
        (PORT d[11] (4927:4927:4927) (5097:5097:5097))
        (PORT d[12] (2448:2448:2448) (2557:2557:2557))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4135:4135:4135))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (4840:4840:4840) (4881:4881:4881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3970:3970:3970) (4130:4130:4130))
        (PORT datab (1023:1023:1023) (1016:1016:1016))
        (PORT datac (3361:3361:3361) (3483:3483:3483))
        (PORT datad (3689:3689:3689) (3694:3694:3694))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4218:4218:4218))
        (PORT d[1] (4492:4492:4492) (4625:4625:4625))
        (PORT d[2] (2650:2650:2650) (2697:2697:2697))
        (PORT d[3] (2725:2725:2725) (2764:2764:2764))
        (PORT d[4] (5076:5076:5076) (5305:5305:5305))
        (PORT d[5] (2697:2697:2697) (2754:2754:2754))
        (PORT d[6] (3236:3236:3236) (3362:3362:3362))
        (PORT d[7] (5762:5762:5762) (5847:5847:5847))
        (PORT d[8] (3001:3001:3001) (3189:3189:3189))
        (PORT d[9] (3395:3395:3395) (3507:3507:3507))
        (PORT d[10] (2638:2638:2638) (2679:2679:2679))
        (PORT d[11] (2729:2729:2729) (2792:2792:2792))
        (PORT d[12] (2297:2297:2297) (2434:2434:2434))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3916:3916:3916))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (4599:4599:4599) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3785:3785:3785))
        (PORT d[1] (5003:5003:5003) (5193:5193:5193))
        (PORT d[2] (5192:5192:5192) (5447:5447:5447))
        (PORT d[3] (4720:4720:4720) (4666:4666:4666))
        (PORT d[4] (3694:3694:3694) (3862:3862:3862))
        (PORT d[5] (2512:2512:2512) (2596:2596:2596))
        (PORT d[6] (2875:2875:2875) (3005:3005:3005))
        (PORT d[7] (6014:6014:6014) (6080:6080:6080))
        (PORT d[8] (3684:3684:3684) (3926:3926:3926))
        (PORT d[9] (2467:2467:2467) (2624:2624:2624))
        (PORT d[10] (3963:3963:3963) (4041:4041:4041))
        (PORT d[11] (4928:4928:4928) (5079:5079:5079))
        (PORT d[12] (2234:2234:2234) (2359:2359:2359))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2993:2993:2993))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (2960:2960:2960) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (5116:5116:5116))
        (PORT d[1] (4178:4178:4178) (4225:4225:4225))
        (PORT d[2] (3915:3915:3915) (4048:4048:4048))
        (PORT d[3] (3463:3463:3463) (3615:3615:3615))
        (PORT d[4] (4527:4527:4527) (4757:4757:4757))
        (PORT d[5] (4111:4111:4111) (4263:4263:4263))
        (PORT d[6] (4703:4703:4703) (4905:4905:4905))
        (PORT d[7] (3297:3297:3297) (3344:3344:3344))
        (PORT d[8] (2407:2407:2407) (2527:2527:2527))
        (PORT d[9] (3313:3313:3313) (3491:3491:3491))
        (PORT d[10] (4433:4433:4433) (4555:4555:4555))
        (PORT d[11] (5501:5501:5501) (5631:5631:5631))
        (PORT d[12] (3644:3644:3644) (3790:3790:3790))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4291:4291:4291))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (5762:5762:5762) (5873:5873:5873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2026:2026:2026))
        (PORT d[1] (4586:4586:4586) (4677:4677:4677))
        (PORT d[2] (1691:1691:1691) (1732:1732:1732))
        (PORT d[3] (3053:3053:3053) (3110:3110:3110))
        (PORT d[4] (4808:4808:4808) (5040:5040:5040))
        (PORT d[5] (1654:1654:1654) (1695:1695:1695))
        (PORT d[6] (4245:4245:4245) (4383:4383:4383))
        (PORT d[7] (1676:1676:1676) (1727:1727:1727))
        (PORT d[8] (4128:4128:4128) (4349:4349:4349))
        (PORT d[9] (4430:4430:4430) (4556:4556:4556))
        (PORT d[10] (1940:1940:1940) (1974:1974:1974))
        (PORT d[11] (2754:2754:2754) (2819:2819:2819))
        (PORT d[12] (3658:3658:3658) (3802:3802:3802))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2054:2054:2054))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2311:2311:2311))
        (PORT d[0] (3048:3048:3048) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2060:2060:2060))
        (PORT datab (2403:2403:2403) (2429:2429:2429))
        (PORT datac (2234:2234:2234) (2182:2182:2182))
        (PORT datad (2803:2803:2803) (2866:2866:2866))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2934:2934:2934) (2916:2916:2916))
        (PORT datab (2843:2843:2843) (2869:2869:2869))
        (PORT datac (609:609:609) (616:616:616))
        (PORT datad (3549:3549:3549) (3499:3499:3499))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4422:4422:4422))
        (PORT d[1] (3468:3468:3468) (3484:3484:3484))
        (PORT d[2] (4226:4226:4226) (4398:4398:4398))
        (PORT d[3] (3738:3738:3738) (3831:3831:3831))
        (PORT d[4] (4513:4513:4513) (4764:4764:4764))
        (PORT d[5] (3078:3078:3078) (3234:3234:3234))
        (PORT d[6] (3974:3974:3974) (4168:4168:4168))
        (PORT d[7] (3633:3633:3633) (3687:3687:3687))
        (PORT d[8] (2927:2927:2927) (3062:3062:3062))
        (PORT d[9] (2585:2585:2585) (2756:2756:2756))
        (PORT d[10] (3691:3691:3691) (3819:3819:3819))
        (PORT d[11] (5534:5534:5534) (5725:5725:5725))
        (PORT d[12] (3113:3113:3113) (3359:3359:3359))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4163:4163:4163))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (3717:3717:3717) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4581:4581:4581))
        (PORT d[1] (5700:5700:5700) (5817:5817:5817))
        (PORT d[2] (4340:4340:4340) (4547:4547:4547))
        (PORT d[3] (4148:4148:4148) (4330:4330:4330))
        (PORT d[4] (4481:4481:4481) (4711:4711:4711))
        (PORT d[5] (5034:5034:5034) (5093:5093:5093))
        (PORT d[6] (2844:2844:2844) (2976:2976:2976))
        (PORT d[7] (3757:3757:3757) (3808:3808:3808))
        (PORT d[8] (2910:2910:2910) (3048:3048:3048))
        (PORT d[9] (2606:2606:2606) (2767:2767:2767))
        (PORT d[10] (4623:4623:4623) (4649:4649:4649))
        (PORT d[11] (4112:4112:4112) (4235:4235:4235))
        (PORT d[12] (1907:1907:1907) (2043:2043:2043))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3090:3090:3090))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (4350:4350:4350) (4449:4449:4449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3510:3510:3510))
        (PORT d[1] (4901:4901:4901) (5042:5042:5042))
        (PORT d[2] (4402:4402:4402) (4619:4619:4619))
        (PORT d[3] (3688:3688:3688) (3731:3731:3731))
        (PORT d[4] (4022:4022:4022) (4233:4233:4233))
        (PORT d[5] (3070:3070:3070) (3138:3138:3138))
        (PORT d[6] (2537:2537:2537) (2653:2653:2653))
        (PORT d[7] (5097:5097:5097) (5178:5178:5178))
        (PORT d[8] (2989:2989:2989) (3179:3179:3179))
        (PORT d[9] (2670:2670:2670) (2772:2772:2772))
        (PORT d[10] (3688:3688:3688) (3744:3744:3744))
        (PORT d[11] (3054:3054:3054) (3119:3119:3119))
        (PORT d[12] (2244:2244:2244) (2394:2394:2394))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3204:3204:3204))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (3887:3887:3887) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2453:2453:2453))
        (PORT d[1] (5153:5153:5153) (5268:5268:5268))
        (PORT d[2] (2750:2750:2750) (2779:2779:2779))
        (PORT d[3] (2649:2649:2649) (2679:2679:2679))
        (PORT d[4] (2842:2842:2842) (2917:2917:2917))
        (PORT d[5] (2015:2015:2015) (2080:2080:2080))
        (PORT d[6] (3560:3560:3560) (3692:3692:3692))
        (PORT d[7] (6427:6427:6427) (6513:6513:6513))
        (PORT d[8] (3762:3762:3762) (3956:3956:3956))
        (PORT d[9] (3796:3796:3796) (3922:3922:3922))
        (PORT d[10] (3359:3359:3359) (3417:3417:3417))
        (PORT d[11] (2007:2007:2007) (2060:2060:2060))
        (PORT d[12] (2671:2671:2671) (2836:2836:2836))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4279:4279:4279))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2311:2311:2311))
        (PORT d[0] (4981:4981:4981) (5090:5090:5090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2160:2160:2160))
        (PORT datab (1768:1768:1768) (1780:1780:1780))
        (PORT datac (1757:1757:1757) (1759:1759:1759))
        (PORT datad (2479:2479:2479) (2544:2544:2544))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3096:3096:3096) (3203:3203:3203))
        (PORT datab (3723:3723:3723) (3807:3807:3807))
        (PORT datac (3403:3403:3403) (3399:3399:3399))
        (PORT datad (1523:1523:1523) (1450:1450:1450))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1768:1768:1768))
        (PORT d[1] (1877:1877:1877) (1923:1923:1923))
        (PORT d[2] (4220:4220:4220) (4420:4420:4420))
        (PORT d[3] (6462:6462:6462) (6417:6417:6417))
        (PORT d[4] (4015:4015:4015) (4156:4156:4156))
        (PORT d[5] (3290:3290:3290) (3412:3412:3412))
        (PORT d[6] (3492:3492:3492) (3626:3626:3626))
        (PORT d[7] (7112:7112:7112) (7189:7189:7189))
        (PORT d[8] (5496:5496:5496) (5777:5777:5777))
        (PORT d[9] (3900:3900:3900) (4074:4074:4074))
        (PORT d[10] (5747:5747:5747) (5855:5855:5855))
        (PORT d[11] (5304:5304:5304) (5479:5479:5479))
        (PORT d[12] (2809:2809:2809) (2922:2922:2922))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4489:4489:4489))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (3849:3849:3849) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (4280:4280:4280))
        (PORT d[1] (5715:5715:5715) (5834:5834:5834))
        (PORT d[2] (4357:4357:4357) (4559:4559:4559))
        (PORT d[3] (4138:4138:4138) (4326:4326:4326))
        (PORT d[4] (4445:4445:4445) (4667:4667:4667))
        (PORT d[5] (5012:5012:5012) (5064:5064:5064))
        (PORT d[6] (2578:2578:2578) (2709:2709:2709))
        (PORT d[7] (4085:4085:4085) (4126:4126:4126))
        (PORT d[8] (2927:2927:2927) (3070:3070:3070))
        (PORT d[9] (2933:2933:2933) (3093:3093:3093))
        (PORT d[10] (4012:4012:4012) (4076:4076:4076))
        (PORT d[11] (4102:4102:4102) (4216:4216:4216))
        (PORT d[12] (2210:2210:2210) (2354:2354:2354))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3106:3106:3106))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (3818:3818:3818) (3836:3836:3836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2723:2723:2723) (2759:2759:2759))
        (PORT datab (2635:2635:2635) (2780:2780:2780))
        (PORT datac (2376:2376:2376) (2422:2422:2422))
        (PORT datad (2551:2551:2551) (2614:2614:2614))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4343:4343:4343))
        (PORT d[1] (4716:4716:4716) (4634:4634:4634))
        (PORT d[2] (3807:3807:3807) (3914:3914:3914))
        (PORT d[3] (3185:3185:3185) (3239:3239:3239))
        (PORT d[4] (4762:4762:4762) (4979:4979:4979))
        (PORT d[5] (2628:2628:2628) (2716:2716:2716))
        (PORT d[6] (3939:3939:3939) (4055:4055:4055))
        (PORT d[7] (2623:2623:2623) (2711:2711:2711))
        (PORT d[8] (2995:2995:2995) (3200:3200:3200))
        (PORT d[9] (3678:3678:3678) (3922:3922:3922))
        (PORT d[10] (3296:3296:3296) (3372:3372:3372))
        (PORT d[11] (5679:5679:5679) (5906:5906:5906))
        (PORT d[12] (3351:3351:3351) (3570:3570:3570))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4383:4383:4383))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (3662:3662:3662) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4356:4356:4356))
        (PORT d[1] (3803:3803:3803) (3882:3882:3882))
        (PORT d[2] (4156:4156:4156) (4260:4260:4260))
        (PORT d[3] (3535:3535:3535) (3585:3585:3585))
        (PORT d[4] (4486:4486:4486) (4715:4715:4715))
        (PORT d[5] (2998:2998:2998) (3103:3103:3103))
        (PORT d[6] (4279:4279:4279) (4402:4402:4402))
        (PORT d[7] (2979:2979:2979) (3068:3068:3068))
        (PORT d[8] (3374:3374:3374) (3568:3568:3568))
        (PORT d[9] (4061:4061:4061) (4316:4316:4316))
        (PORT d[10] (3632:3632:3632) (3710:3710:3710))
        (PORT d[11] (3480:3480:3480) (3564:3564:3564))
        (PORT d[12] (3636:3636:3636) (3839:3839:3839))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4725:4725:4725))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (3394:3394:3394) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (638:638:638))
        (PORT datab (3186:3186:3186) (3145:3145:3145))
        (PORT datac (3406:3406:3406) (3485:3485:3485))
        (PORT datad (3965:3965:3965) (4072:4072:4072))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (369:369:369))
        (PORT datab (315:315:315) (378:378:378))
        (PORT datac (422:422:422) (450:450:450))
        (PORT datad (266:266:266) (303:303:303))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4393:4393:4393))
        (PORT d[1] (4722:4722:4722) (4630:4630:4630))
        (PORT d[2] (3763:3763:3763) (3864:3864:3864))
        (PORT d[3] (3483:3483:3483) (3492:3492:3492))
        (PORT d[4] (4783:4783:4783) (5031:5031:5031))
        (PORT d[5] (2558:2558:2558) (2630:2630:2630))
        (PORT d[6] (3569:3569:3569) (3678:3678:3678))
        (PORT d[7] (2571:2571:2571) (2643:2643:2643))
        (PORT d[8] (3182:3182:3182) (3341:3341:3341))
        (PORT d[9] (3313:3313:3313) (3550:3550:3550))
        (PORT d[10] (3269:3269:3269) (3338:3338:3338))
        (PORT d[11] (5657:5657:5657) (5895:5895:5895))
        (PORT d[12] (3306:3306:3306) (3505:3505:3505))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4389:4389:4389))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (3678:3678:3678) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1684:1684:1684))
        (PORT d[1] (3856:3856:3856) (3966:3966:3966))
        (PORT d[2] (1665:1665:1665) (1700:1700:1700))
        (PORT d[3] (3026:3026:3026) (3081:3081:3081))
        (PORT d[4] (2824:2824:2824) (2919:2919:2919))
        (PORT d[5] (1587:1587:1587) (1637:1637:1637))
        (PORT d[6] (4272:4272:4272) (4400:4400:4400))
        (PORT d[7] (1606:1606:1606) (1646:1646:1646))
        (PORT d[8] (4094:4094:4094) (4312:4312:4312))
        (PORT d[9] (4142:4142:4142) (4270:4270:4270))
        (PORT d[10] (1580:1580:1580) (1618:1618:1618))
        (PORT d[11] (2411:2411:2411) (2488:2488:2488))
        (PORT d[12] (3349:3349:3349) (3507:3507:3507))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2076:2076:2076))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (PORT d[0] (3455:3455:3455) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4152:4152:4152))
        (PORT d[1] (5045:5045:5045) (5253:5253:5253))
        (PORT d[2] (5441:5441:5441) (5683:5683:5683))
        (PORT d[3] (4727:4727:4727) (4686:4686:4686))
        (PORT d[4] (3687:3687:3687) (3861:3861:3861))
        (PORT d[5] (2173:2173:2173) (2269:2269:2269))
        (PORT d[6] (2901:2901:2901) (3021:3021:3021))
        (PORT d[7] (5835:5835:5835) (5913:5913:5913))
        (PORT d[8] (3685:3685:3685) (3927:3927:3927))
        (PORT d[9] (2451:2451:2451) (2588:2588:2588))
        (PORT d[10] (4010:4010:4010) (4091:4091:4091))
        (PORT d[11] (4600:4600:4600) (4772:4772:4772))
        (PORT d[12] (1916:1916:1916) (2041:2041:2041))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3042:3042:3042))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (2678:2678:2678) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2416:2416:2416) (2414:2414:2414))
        (PORT datab (2828:2828:2828) (2892:2892:2892))
        (PORT datac (2406:2406:2406) (2498:2498:2498))
        (PORT datad (2960:2960:2960) (3108:3108:3108))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4950:4950:4950))
        (PORT d[1] (5319:5319:5319) (5385:5385:5385))
        (PORT d[2] (3923:3923:3923) (4118:4118:4118))
        (PORT d[3] (4137:4137:4137) (4337:4337:4337))
        (PORT d[4] (4849:4849:4849) (5080:5080:5080))
        (PORT d[5] (5434:5434:5434) (5510:5510:5510))
        (PORT d[6] (2903:2903:2903) (3032:3032:3032))
        (PORT d[7] (3398:3398:3398) (3448:3448:3448))
        (PORT d[8] (2556:2556:2556) (2690:2690:2690))
        (PORT d[9] (2232:2232:2232) (2390:2390:2390))
        (PORT d[10] (4977:4977:4977) (5022:5022:5022))
        (PORT d[11] (4439:4439:4439) (4561:4561:4561))
        (PORT d[12] (2572:2572:2572) (2709:2709:2709))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3090:3090:3090))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (4346:4346:4346) (4425:4425:4425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3220:3220:3220) (3203:3203:3203))
        (PORT datab (3786:3786:3786) (3870:3870:3870))
        (PORT datac (621:621:621) (610:610:610))
        (PORT datad (3408:3408:3408) (3409:3409:3409))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4261:4261:4261))
        (PORT d[1] (5675:5675:5675) (5791:5791:5791))
        (PORT d[2] (3957:3957:3957) (4159:4159:4159))
        (PORT d[3] (3813:3813:3813) (4007:4007:4007))
        (PORT d[4] (4454:4454:4454) (4678:4678:4678))
        (PORT d[5] (4674:4674:4674) (4724:4724:4724))
        (PORT d[6] (2540:2540:2540) (2655:2655:2655))
        (PORT d[7] (4096:4096:4096) (4151:4151:4151))
        (PORT d[8] (2890:2890:2890) (3016:3016:3016))
        (PORT d[9] (2920:2920:2920) (3075:3075:3075))
        (PORT d[10] (4017:4017:4017) (4085:4085:4085))
        (PORT d[11] (4083:4083:4083) (4198:4198:4198))
        (PORT d[12] (2255:2255:2255) (2400:2400:2400))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3464:3464:3464))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (3840:3840:3840) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1658:1658:1658))
        (PORT d[1] (5314:5314:5314) (5328:5328:5328))
        (PORT d[2] (4192:4192:4192) (4389:4389:4389))
        (PORT d[3] (4117:4117:4117) (4232:4232:4232))
        (PORT d[4] (4364:4364:4364) (4508:4508:4508))
        (PORT d[5] (3273:3273:3273) (3391:3391:3391))
        (PORT d[6] (3874:3874:3874) (4021:4021:4021))
        (PORT d[7] (7095:7095:7095) (7170:7170:7170))
        (PORT d[8] (4445:4445:4445) (4683:4683:4683))
        (PORT d[9] (3922:3922:3922) (4121:4121:4121))
        (PORT d[10] (5745:5745:5745) (5851:5851:5851))
        (PORT d[11] (5650:5650:5650) (5825:5825:5825))
        (PORT d[12] (3161:3161:3161) (3278:3278:3278))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2169:2169:2169))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (1776:1776:1776) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4244:4244:4244))
        (PORT d[1] (4600:4600:4600) (4749:4749:4749))
        (PORT d[2] (2399:2399:2399) (2445:2445:2445))
        (PORT d[3] (2326:2326:2326) (2368:2368:2368))
        (PORT d[4] (2864:2864:2864) (2982:2982:2982))
        (PORT d[5] (2341:2341:2341) (2401:2401:2401))
        (PORT d[6] (3553:3553:3553) (3688:3688:3688))
        (PORT d[7] (6133:6133:6133) (6227:6227:6227))
        (PORT d[8] (3375:3375:3375) (3570:3570:3570))
        (PORT d[9] (3709:3709:3709) (3821:3821:3821))
        (PORT d[10] (2996:2996:2996) (3048:3048:3048))
        (PORT d[11] (3095:3095:3095) (3168:3168:3168))
        (PORT d[12] (2312:2312:2312) (2467:2467:2467))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3912:3912:3912))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (4956:4956:4956) (5038:5038:5038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2540:2540:2540) (2602:2602:2602))
        (PORT datab (2126:2126:2126) (2121:2121:2121))
        (PORT datac (2043:2043:2043) (2088:2088:2088))
        (PORT datad (2562:2562:2562) (2651:2651:2651))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4337:4337:4337))
        (PORT d[1] (3522:3522:3522) (3616:3616:3616))
        (PORT d[2] (4139:4139:4139) (4243:4243:4243))
        (PORT d[3] (3550:3550:3550) (3609:3609:3609))
        (PORT d[4] (4463:4463:4463) (4707:4707:4707))
        (PORT d[5] (2965:2965:2965) (3067:3067:3067))
        (PORT d[6] (3973:3973:3973) (4098:4098:4098))
        (PORT d[7] (2263:2263:2263) (2335:2335:2335))
        (PORT d[8] (3042:3042:3042) (3251:3251:3251))
        (PORT d[9] (4055:4055:4055) (4305:4305:4305))
        (PORT d[10] (2223:2223:2223) (2252:2252:2252))
        (PORT d[11] (3485:3485:3485) (3563:3563:3563))
        (PORT d[12] (3677:3677:3677) (3899:3899:3899))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4707:4707:4707))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (3398:3398:3398) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3172:3172:3172) (3226:3226:3226))
        (PORT datab (655:655:655) (678:678:678))
        (PORT datac (3315:3315:3315) (3283:3283:3283))
        (PORT datad (3746:3746:3746) (4027:4027:4027))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4761:4761:4761))
        (PORT d[1] (3800:3800:3800) (3834:3834:3834))
        (PORT d[2] (4310:4310:4310) (4493:4493:4493))
        (PORT d[3] (3757:3757:3757) (3920:3920:3920))
        (PORT d[4] (4885:4885:4885) (5143:5143:5143))
        (PORT d[5] (3769:3769:3769) (3909:3909:3909))
        (PORT d[6] (4341:4341:4341) (4549:4549:4549))
        (PORT d[7] (3657:3657:3657) (3704:3704:3704))
        (PORT d[8] (3277:3277:3277) (3418:3418:3418))
        (PORT d[9] (2934:2934:2934) (3104:3104:3104))
        (PORT d[10] (3750:3750:3750) (3883:3883:3883))
        (PORT d[11] (5836:5836:5836) (5965:5965:5965))
        (PORT d[12] (3886:3886:3886) (4073:4073:4073))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3841:3841:3841))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (5066:5066:5066) (5188:5188:5188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (4936:4936:4936))
        (PORT d[1] (5346:5346:5346) (5417:5417:5417))
        (PORT d[2] (4725:4725:4725) (4947:4947:4947))
        (PORT d[3] (4126:4126:4126) (4317:4317:4317))
        (PORT d[4] (4857:4857:4857) (5078:5078:5078))
        (PORT d[5] (5375:5375:5375) (5444:5444:5444))
        (PORT d[6] (2903:2903:2903) (3028:3028:3028))
        (PORT d[7] (3431:3431:3431) (3485:3485:3485))
        (PORT d[8] (3283:3283:3283) (3436:3436:3436))
        (PORT d[9] (2545:2545:2545) (2695:2695:2695))
        (PORT d[10] (4640:4640:4640) (4685:4685:4685))
        (PORT d[11] (4446:4446:4446) (4566:4566:4566))
        (PORT d[12] (2214:2214:2214) (2342:2342:2342))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3099:3099:3099))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (4179:4179:4179) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5398:5398:5398))
        (PORT d[1] (4540:4540:4540) (4589:4589:4589))
        (PORT d[2] (3615:3615:3615) (3759:3759:3759))
        (PORT d[3] (4854:4854:4854) (5060:5060:5060))
        (PORT d[4] (5578:5578:5578) (5814:5814:5814))
        (PORT d[5] (6127:6127:6127) (6204:6204:6204))
        (PORT d[6] (3948:3948:3948) (4071:4071:4071))
        (PORT d[7] (3319:3319:3319) (3354:3354:3354))
        (PORT d[8] (2093:2093:2093) (2212:2212:2212))
        (PORT d[9] (2212:2212:2212) (2370:2370:2370))
        (PORT d[10] (4782:4782:4782) (4902:4902:4902))
        (PORT d[11] (5481:5481:5481) (5599:5599:5599))
        (PORT d[12] (3220:3220:3220) (3365:3365:3365))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3929:3929:3929))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2279:2279:2279))
        (PORT d[0] (3100:3100:3100) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2235:2235:2235))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5319:5319:5319))
        (PORT d[1] (4986:4986:4986) (5060:5060:5060))
        (PORT d[2] (5087:5087:5087) (5312:5312:5312))
        (PORT d[3] (3826:3826:3826) (4021:4021:4021))
        (PORT d[4] (5195:5195:5195) (5427:5427:5427))
        (PORT d[5] (5782:5782:5782) (5867:5867:5867))
        (PORT d[6] (3246:3246:3246) (3375:3375:3375))
        (PORT d[7] (3071:3071:3071) (3125:3125:3125))
        (PORT d[8] (3612:3612:3612) (3764:3764:3764))
        (PORT d[9] (2179:2179:2179) (2321:2321:2321))
        (PORT d[10] (4975:4975:4975) (5015:5015:5015))
        (PORT d[11] (4783:4783:4783) (4906:4906:4906))
        (PORT d[12] (2601:2601:2601) (2748:2748:2748))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3480:3480:3480))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2279:2279:2279))
        (PORT d[0] (4688:4688:4688) (4781:4781:4781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2235:2235:2235))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2330:2330:2330))
        (PORT datab (2828:2828:2828) (2892:2892:2892))
        (PORT datac (2963:2963:2963) (3094:3094:3094))
        (PORT datad (2465:2465:2465) (2389:2389:2389))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3133:3133:3133) (3168:3168:3168))
        (PORT datab (3111:3111:3111) (3127:3127:3127))
        (PORT datac (659:659:659) (662:662:662))
        (PORT datad (3867:3867:3867) (4021:4021:4021))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (403:403:403))
        (PORT datab (337:337:337) (409:409:409))
        (PORT datac (281:281:281) (349:349:349))
        (PORT datad (275:275:275) (316:316:316))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (364:364:364))
        (PORT datab (317:317:317) (376:376:376))
        (PORT datac (424:424:424) (447:447:447))
        (PORT datad (263:263:263) (298:298:298))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (410:410:410))
        (PORT datab (342:342:342) (417:417:417))
        (PORT datac (279:279:279) (348:348:348))
        (PORT datad (279:279:279) (322:322:322))
        (IOPATH dataa combout (416:416:416) (389:389:389))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (407:407:407))
        (PORT datab (343:343:343) (417:417:417))
        (PORT datac (276:276:276) (345:345:345))
        (PORT datad (281:281:281) (321:321:321))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (682:682:682) (686:686:686))
        (PORT datad (434:434:434) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (411:411:411))
        (PORT datab (345:345:345) (419:419:419))
        (PORT datac (278:278:278) (344:344:344))
        (PORT datad (283:283:283) (324:324:324))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (405:405:405))
        (PORT datab (338:338:338) (411:411:411))
        (PORT datac (280:280:280) (348:348:348))
        (PORT datad (278:278:278) (318:318:318))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (423:423:423))
        (PORT datab (463:463:463) (504:504:504))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (768:768:768))
        (PORT datab (396:396:396) (426:426:426))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (624:624:624))
        (PORT datab (232:232:232) (275:275:275))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (447:447:447))
        (PORT datab (392:392:392) (423:423:423))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (439:439:439))
        (PORT datab (389:389:389) (415:415:415))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5147:5147:5147))
        (PORT d[1] (2652:2652:2652) (2623:2623:2623))
        (PORT d[2] (3624:3624:3624) (3773:3773:3773))
        (PORT d[3] (4896:4896:4896) (5103:5103:5103))
        (PORT d[4] (4541:4541:4541) (4768:4768:4768))
        (PORT d[5] (4125:4125:4125) (4274:4274:4274))
        (PORT d[6] (4681:4681:4681) (4895:4895:4895))
        (PORT d[7] (2968:2968:2968) (3020:3020:3020))
        (PORT d[8] (2395:2395:2395) (2519:2519:2519))
        (PORT d[9] (2580:2580:2580) (2736:2736:2736))
        (PORT d[10] (4412:4412:4412) (4548:4548:4548))
        (PORT d[11] (5500:5500:5500) (5630:5630:5630))
        (PORT d[12] (3340:3340:3340) (3500:3500:3500))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4259:4259:4259))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (3069:3069:3069) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2232:2232:2232))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2434:2434:2434))
        (PORT d[1] (3830:3830:3830) (3940:3940:3940))
        (PORT d[2] (2025:2025:2025) (2076:2076:2076))
        (PORT d[3] (2659:2659:2659) (2697:2697:2697))
        (PORT d[4] (2836:2836:2836) (2909:2909:2909))
        (PORT d[5] (1982:1982:1982) (2043:2043:2043))
        (PORT d[6] (3937:3937:3937) (4073:4073:4073))
        (PORT d[7] (6441:6441:6441) (6525:6525:6525))
        (PORT d[8] (3729:3729:3729) (3937:3937:3937))
        (PORT d[9] (4105:4105:4105) (4229:4229:4229))
        (PORT d[10] (3366:3366:3366) (3426:3426:3426))
        (PORT d[11] (2362:2362:2362) (2412:2412:2412))
        (PORT d[12] (3005:3005:3005) (3159:3159:3159))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4241:4241:4241))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (PORT d[0] (5271:5271:5271) (5348:5348:5348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2026:2026:2026))
        (PORT datab (2518:2518:2518) (2589:2589:2589))
        (PORT datac (2722:2722:2722) (2933:2933:2933))
        (PORT datad (2276:2276:2276) (2208:2208:2208))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4988:4988:4988))
        (PORT d[1] (5326:5326:5326) (5382:5382:5382))
        (PORT d[2] (5060:5060:5060) (5280:5280:5280))
        (PORT d[3] (4182:4182:4182) (4385:4385:4385))
        (PORT d[4] (5180:5180:5180) (5413:5413:5413))
        (PORT d[5] (5725:5725:5725) (5803:5803:5803))
        (PORT d[6] (3278:3278:3278) (3410:3410:3410))
        (PORT d[7] (3371:3371:3371) (3414:3414:3414))
        (PORT d[8] (3638:3638:3638) (3799:3799:3799))
        (PORT d[9] (2243:2243:2243) (2403:2403:2403))
        (PORT d[10] (4992:4992:4992) (5037:5037:5037))
        (PORT d[11] (4783:4783:4783) (4905:4905:4905))
        (PORT d[12] (2594:2594:2594) (2738:2738:2738))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3138:3138:3138))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (PORT d[0] (4667:4667:4667) (4743:4743:4743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3800:3800:3800))
        (PORT d[1] (4290:4290:4290) (4445:4445:4445))
        (PORT d[2] (4417:4417:4417) (4662:4662:4662))
        (PORT d[3] (3352:3352:3352) (3393:3393:3393))
        (PORT d[4] (4402:4402:4402) (4634:4634:4634))
        (PORT d[5] (3393:3393:3393) (3447:3447:3447))
        (PORT d[6] (3225:3225:3225) (3354:3354:3354))
        (PORT d[7] (5494:5494:5494) (5582:5582:5582))
        (PORT d[8] (3037:3037:3037) (3230:3230:3230))
        (PORT d[9] (2635:2635:2635) (2720:2720:2720))
        (PORT d[10] (3634:3634:3634) (3681:3681:3681))
        (PORT d[11] (3408:3408:3408) (3476:3476:3476))
        (PORT d[12] (2288:2288:2288) (2428:2428:2428))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3186:3186:3186))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (3199:3199:3199) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (627:627:627))
        (PORT datab (3106:3106:3106) (3016:3016:3016))
        (PORT datac (3510:3510:3510) (3618:3618:3618))
        (PORT datad (3099:3099:3099) (3127:3127:3127))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4274:4274:4274))
        (PORT d[1] (5159:5159:5159) (5302:5302:5302))
        (PORT d[2] (5022:5022:5022) (5235:5235:5235))
        (PORT d[3] (4381:4381:4381) (4412:4412:4412))
        (PORT d[4] (5079:5079:5079) (5317:5317:5317))
        (PORT d[5] (2733:2733:2733) (2800:2800:2800))
        (PORT d[6] (2877:2877:2877) (2983:2983:2983))
        (PORT d[7] (5734:5734:5734) (5802:5802:5802))
        (PORT d[8] (2982:2982:2982) (3158:3158:3158))
        (PORT d[9] (3070:3070:3070) (3191:3191:3191))
        (PORT d[10] (4046:4046:4046) (4107:4107:4107))
        (PORT d[11] (3035:3035:3035) (3090:3090:3090))
        (PORT d[12] (1938:1938:1938) (2070:2070:2070))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3604:3604:3604))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (4244:4244:4244) (4278:4278:4278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (5452:5452:5452))
        (PORT d[1] (4559:4559:4559) (4601:4601:4601))
        (PORT d[2] (3623:3623:3623) (3774:3774:3774))
        (PORT d[3] (4869:4869:4869) (5072:5072:5072))
        (PORT d[4] (4515:4515:4515) (4740:4740:4740))
        (PORT d[5] (4093:4093:4093) (4239:4239:4239))
        (PORT d[6] (4721:4721:4721) (4934:4934:4934))
        (PORT d[7] (3293:3293:3293) (3337:3337:3337))
        (PORT d[8] (2390:2390:2390) (2499:2499:2499))
        (PORT d[9] (2567:2567:2567) (2728:2728:2728))
        (PORT d[10] (4458:4458:4458) (4594:4594:4594))
        (PORT d[11] (5486:5486:5486) (5616:5616:5616))
        (PORT d[12] (3333:3333:3333) (3491:3491:3491))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3515:3515:3515))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (PORT d[0] (5439:5439:5439) (5549:5549:5549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2760:2760:2760) (2979:2979:2979))
        (PORT datab (2519:2519:2519) (2583:2583:2583))
        (PORT datac (2165:2165:2165) (2223:2223:2223))
        (PORT datad (2271:2271:2271) (2145:2145:2145))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4642:4642:4642))
        (PORT d[1] (5673:5673:5673) (5772:5772:5772))
        (PORT d[2] (4724:4724:4724) (4946:4946:4946))
        (PORT d[3] (3776:3776:3776) (3973:3973:3973))
        (PORT d[4] (4812:4812:4812) (5035:5035:5035))
        (PORT d[5] (5394:5394:5394) (5460:5460:5460))
        (PORT d[6] (2935:2935:2935) (3063:3063:3063))
        (PORT d[7] (3730:3730:3730) (3775:3775:3775))
        (PORT d[8] (3282:3282:3282) (3435:3435:3435))
        (PORT d[9] (2623:2623:2623) (2778:2778:2778))
        (PORT d[10] (4672:4672:4672) (4719:4719:4719))
        (PORT d[11] (4445:4445:4445) (4566:4566:4566))
        (PORT d[12] (2232:2232:2232) (2363:2363:2363))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3080:3080:3080))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (4331:4331:4331) (4413:4413:4413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4086:4086:4086))
        (PORT d[1] (4728:4728:4728) (4649:4649:4649))
        (PORT d[2] (3779:3779:3779) (3882:3882:3882))
        (PORT d[3] (3231:3231:3231) (3286:3286:3286))
        (PORT d[4] (4807:4807:4807) (5040:5040:5040))
        (PORT d[5] (2595:2595:2595) (2678:2678:2678))
        (PORT d[6] (3926:3926:3926) (4029:4029:4029))
        (PORT d[7] (2608:2608:2608) (2698:2698:2698))
        (PORT d[8] (3022:3022:3022) (3218:3218:3218))
        (PORT d[9] (3674:3674:3674) (3914:3914:3914))
        (PORT d[10] (3294:3294:3294) (3363:3363:3363))
        (PORT d[11] (5632:5632:5632) (5843:5843:5843))
        (PORT d[12] (2945:2945:2945) (3142:3142:3142))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4655:4655:4655))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (3658:3658:3658) (3641:3641:3641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (665:665:665))
        (PORT datab (2862:2862:2862) (2967:2967:2967))
        (PORT datac (3450:3450:3450) (3544:3544:3544))
        (PORT datad (2993:2993:2993) (2969:2969:2969))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4517:4517:4517))
        (PORT d[1] (4250:4250:4250) (4380:4380:4380))
        (PORT d[2] (4725:4725:4725) (4951:4951:4951))
        (PORT d[3] (4049:4049:4049) (4080:4080:4080))
        (PORT d[4] (4758:4758:4758) (4997:4997:4997))
        (PORT d[5] (3041:3041:3041) (3099:3099:3099))
        (PORT d[6] (2875:2875:2875) (2983:2983:2983))
        (PORT d[7] (5717:5717:5717) (5782:5782:5782))
        (PORT d[8] (2939:2939:2939) (3123:3123:3123))
        (PORT d[9] (3037:3037:3037) (3154:3154:3154))
        (PORT d[10] (4041:4041:4041) (4099:4099:4099))
        (PORT d[11] (3040:3040:3040) (3108:3108:3108))
        (PORT d[12] (1911:1911:1911) (2054:2054:2054))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3603:3603:3603))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (4213:4213:4213) (4240:4240:4240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5342:5342:5342))
        (PORT d[1] (4977:4977:4977) (5052:5052:5052))
        (PORT d[2] (3570:3570:3570) (3713:3713:3713))
        (PORT d[3] (4545:4545:4545) (4762:4762:4762))
        (PORT d[4] (5538:5538:5538) (5764:5764:5764))
        (PORT d[5] (5687:5687:5687) (5744:5744:5744))
        (PORT d[6] (3612:3612:3612) (3750:3750:3750))
        (PORT d[7] (3035:3035:3035) (3076:3076:3076))
        (PORT d[8] (2165:2165:2165) (2286:2286:2286))
        (PORT d[9] (2188:2188:2188) (2329:2329:2329))
        (PORT d[10] (5328:5328:5328) (5373:5373:5373))
        (PORT d[11] (5131:5131:5131) (5259:5259:5259))
        (PORT d[12] (2934:2934:2934) (3089:3089:3089))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3528:3528:3528))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (PORT d[0] (5095:5095:5095) (5207:5207:5207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2237:2237:2237))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2764:2764:2764) (2981:2981:2981))
        (PORT datab (2532:2532:2532) (2601:2601:2601))
        (PORT datac (2117:2117:2117) (2187:2187:2187))
        (PORT datad (2183:2183:2183) (2113:2113:2113))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4659:4659:4659))
        (PORT d[1] (5680:5680:5680) (5793:5793:5793))
        (PORT d[2] (4698:4698:4698) (4902:4902:4902))
        (PORT d[3] (3789:3789:3789) (3981:3981:3981))
        (PORT d[4] (4821:4821:4821) (5047:5047:5047))
        (PORT d[5] (5067:5067:5067) (5130:5130:5130))
        (PORT d[6] (2921:2921:2921) (3052:3052:3052))
        (PORT d[7] (3754:3754:3754) (3800:3800:3800))
        (PORT d[8] (2495:2495:2495) (2648:2648:2648))
        (PORT d[9] (2573:2573:2573) (2731:2731:2731))
        (PORT d[10] (4254:4254:4254) (4294:4294:4294))
        (PORT d[11] (4432:4432:4432) (4555:4555:4555))
        (PORT d[12] (2195:2195:2195) (2317:2317:2317))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3102:3102:3102))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (4326:4326:4326) (4395:4395:4395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4792:4792:4792))
        (PORT d[1] (3800:3800:3800) (3835:3835:3835))
        (PORT d[2] (4297:4297:4297) (4485:4485:4485))
        (PORT d[3] (3808:3808:3808) (3960:3960:3960))
        (PORT d[4] (4185:4185:4185) (4414:4414:4414))
        (PORT d[5] (3742:3742:3742) (3893:3893:3893))
        (PORT d[6] (4333:4333:4333) (4538:4538:4538))
        (PORT d[7] (3300:3300:3300) (3354:3354:3354))
        (PORT d[8] (3337:3337:3337) (3484:3484:3484))
        (PORT d[9] (2935:2935:2935) (3105:3105:3105))
        (PORT d[10] (4041:4041:4041) (4171:4171:4171))
        (PORT d[11] (5835:5835:5835) (5964:5964:5964))
        (PORT d[12] (3664:3664:3664) (3821:3821:3821))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3536:3536:3536))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (3386:3386:3386) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (685:685:685))
        (PORT datab (3484:3484:3484) (3579:3579:3579))
        (PORT datac (3174:3174:3174) (3170:3170:3170))
        (PORT datad (3280:3280:3280) (3258:3258:3258))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4724:4724:4724))
        (PORT d[1] (3082:3082:3082) (3107:3107:3107))
        (PORT d[2] (4310:4310:4310) (4494:4494:4494))
        (PORT d[3] (3752:3752:3752) (3901:3901:3901))
        (PORT d[4] (4894:4894:4894) (5139:5139:5139))
        (PORT d[5] (3394:3394:3394) (3539:3539:3539))
        (PORT d[6] (4033:4033:4033) (4249:4249:4249))
        (PORT d[7] (3630:3630:3630) (3688:3688:3688))
        (PORT d[8] (3303:3303:3303) (3442:3442:3442))
        (PORT d[9] (2947:2947:2947) (3121:3121:3121))
        (PORT d[10] (3749:3749:3749) (3882:3882:3882))
        (PORT d[11] (5883:5883:5883) (6067:6067:6067))
        (PORT d[12] (3853:3853:3853) (4036:4036:4036))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3813:3813:3813))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (PORT d[0] (5080:5080:5080) (5201:5201:5201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2408:2408:2408))
        (PORT d[1] (4616:4616:4616) (4762:4762:4762))
        (PORT d[2] (2332:2332:2332) (2381:2381:2381))
        (PORT d[3] (2277:2277:2277) (2309:2309:2309))
        (PORT d[4] (2878:2878:2878) (2982:2982:2982))
        (PORT d[5] (2333:2333:2333) (2385:2385:2385))
        (PORT d[6] (3600:3600:3600) (3738:3738:3738))
        (PORT d[7] (6114:6114:6114) (6201:6201:6201))
        (PORT d[8] (3357:3357:3357) (3547:3547:3547))
        (PORT d[9] (3760:3760:3760) (3874:3874:3874))
        (PORT d[10] (3002:3002:3002) (3056:3056:3056))
        (PORT d[11] (2343:2343:2343) (2395:2395:2395))
        (PORT d[12] (2664:2664:2664) (2822:2822:2822))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4270:4270:4270))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (5254:5254:5254) (5322:5322:5322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4381:4381:4381))
        (PORT d[1] (3424:3424:3424) (3440:3440:3440))
        (PORT d[2] (3955:3955:3955) (4151:4151:4151))
        (PORT d[3] (3434:3434:3434) (3597:3597:3597))
        (PORT d[4] (4486:4486:4486) (4732:4732:4732))
        (PORT d[5] (3046:3046:3046) (3195:3195:3195))
        (PORT d[6] (3957:3957:3957) (4151:4151:4151))
        (PORT d[7] (3959:3959:3959) (4002:4002:4002))
        (PORT d[8] (2886:2886:2886) (3018:3018:3018))
        (PORT d[9] (2940:2940:2940) (3100:3100:3100))
        (PORT d[10] (3393:3393:3393) (3524:3524:3524))
        (PORT d[11] (5559:5559:5559) (5747:5747:5747))
        (PORT d[12] (3515:3515:3515) (3698:3698:3698))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4182:4182:4182))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (3704:3704:3704) (3695:3695:3695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2983:2983:2983))
        (PORT datab (2531:2531:2531) (2601:2601:2601))
        (PORT datac (2297:2297:2297) (2274:2274:2274))
        (PORT datad (2383:2383:2383) (2418:2418:2418))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4574:4574:4574))
        (PORT d[1] (5716:5716:5716) (5832:5832:5832))
        (PORT d[2] (4339:4339:4339) (4546:4546:4546))
        (PORT d[3] (3855:3855:3855) (4039:4039:4039))
        (PORT d[4] (4490:4490:4490) (4710:4710:4710))
        (PORT d[5] (4999:4999:4999) (5047:5047:5047))
        (PORT d[6] (2817:2817:2817) (2947:2947:2947))
        (PORT d[7] (3790:3790:3790) (3846:3846:3846))
        (PORT d[8] (2909:2909:2909) (3047:3047:3047))
        (PORT d[9] (2886:2886:2886) (3029:3029:3029))
        (PORT d[10] (4006:4006:4006) (4057:4057:4057))
        (PORT d[11] (4111:4111:4111) (4234:4234:4234))
        (PORT d[12] (2237:2237:2237) (2371:2371:2371))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3105:3105:3105))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (PORT d[0] (3832:3832:3832) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (2993:2993:2993))
        (PORT datab (3544:3544:3544) (3658:3658:3658))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (3287:3287:3287) (3284:3284:3284))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1737:1737:1737))
        (PORT datab (1954:1954:1954) (1968:1968:1968))
        (PORT datac (1086:1086:1086) (1115:1115:1115))
        (PORT datad (1065:1065:1065) (1054:1054:1054))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4294:4294:4294))
        (PORT d[1] (4744:4744:4744) (4665:4665:4665))
        (PORT d[2] (4155:4155:4155) (4252:4252:4252))
        (PORT d[3] (3544:3544:3544) (3589:3589:3589))
        (PORT d[4] (4717:4717:4717) (4939:4939:4939))
        (PORT d[5] (2885:2885:2885) (2965:2965:2965))
        (PORT d[6] (3913:3913:3913) (4032:4032:4032))
        (PORT d[7] (2623:2623:2623) (2712:2712:2712))
        (PORT d[8] (3042:3042:3042) (3250:3250:3250))
        (PORT d[9] (4015:4015:4015) (4249:4249:4249))
        (PORT d[10] (3330:3330:3330) (3409:3409:3409))
        (PORT d[11] (3492:3492:3492) (3572:3572:3572))
        (PORT d[12] (3671:3671:3671) (3880:3880:3880))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4705:4705:4705))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (3690:3690:3690) (3679:3679:3679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5285:5285:5285))
        (PORT d[1] (4958:4958:4958) (5026:5026:5026))
        (PORT d[2] (3574:3574:3574) (3727:3727:3727))
        (PORT d[3] (4554:4554:4554) (4759:4759:4759))
        (PORT d[4] (5222:5222:5222) (5456:5456:5456))
        (PORT d[5] (5709:5709:5709) (5777:5777:5777))
        (PORT d[6] (3237:3237:3237) (3368:3368:3368))
        (PORT d[7] (3038:3038:3038) (3088:3088:3088))
        (PORT d[8] (2198:2198:2198) (2323:2323:2323))
        (PORT d[9] (2127:2127:2127) (2278:2278:2278))
        (PORT d[10] (5360:5360:5360) (5407:5407:5407))
        (PORT d[11] (5126:5126:5126) (5240:5240:5240))
        (PORT d[12] (2886:2886:2886) (3031:3031:3031))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3496:3496:3496))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (PORT d[0] (5066:5066:5066) (5166:5166:5166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2236:2236:2236))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2091:2091:2091))
        (PORT datab (2635:2635:2635) (2779:2779:2779))
        (PORT datac (2175:2175:2175) (2251:2251:2251))
        (PORT datad (2804:2804:2804) (2866:2866:2866))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4122:4122:4122))
        (PORT d[1] (4593:4593:4593) (4778:4778:4778))
        (PORT d[2] (4868:4868:4868) (5139:5139:5139))
        (PORT d[3] (4066:4066:4066) (4040:4040:4040))
        (PORT d[4] (3709:3709:3709) (3895:3895:3895))
        (PORT d[5] (2521:2521:2521) (2608:2608:2608))
        (PORT d[6] (2878:2878:2878) (3011:3011:3011))
        (PORT d[7] (5806:5806:5806) (5883:5883:5883))
        (PORT d[8] (3669:3669:3669) (3912:3912:3912))
        (PORT d[9] (2442:2442:2442) (2608:2608:2608))
        (PORT d[10] (3984:3984:3984) (4058:4058:4058))
        (PORT d[11] (4641:4641:4641) (4813:4813:4813))
        (PORT d[12] (2295:2295:2295) (2430:2430:2430))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2905:2905:2905))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (2719:2719:2719) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4915:4915:4915))
        (PORT d[1] (4846:4846:4846) (4969:4969:4969))
        (PORT d[2] (2662:2662:2662) (2706:2706:2706))
        (PORT d[3] (2309:2309:2309) (2344:2344:2344))
        (PORT d[4] (5400:5400:5400) (5626:5626:5626))
        (PORT d[5] (2374:2374:2374) (2439:2439:2439))
        (PORT d[6] (3215:3215:3215) (3348:3348:3348))
        (PORT d[7] (6106:6106:6106) (6197:6197:6197))
        (PORT d[8] (3338:3338:3338) (3516:3516:3516))
        (PORT d[9] (3372:3372:3372) (3487:3487:3487))
        (PORT d[10] (2988:2988:2988) (3031:3031:3031))
        (PORT d[11] (3062:3062:3062) (3130:3130:3130))
        (PORT d[12] (2305:2305:2305) (2460:2460:2460))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (3957:3957:3957))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (4592:4592:4592) (4663:4663:4663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (628:628:628))
        (PORT datab (3070:3070:3070) (3158:3158:3158))
        (PORT datac (3131:3131:3131) (3097:3097:3097))
        (PORT datad (3766:3766:3766) (3915:3915:3915))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2081:2081:2081))
        (PORT d[1] (4205:4205:4205) (4304:4304:4304))
        (PORT d[2] (2755:2755:2755) (2819:2819:2819))
        (PORT d[3] (3020:3020:3020) (3055:3055:3055))
        (PORT d[4] (2819:2819:2819) (2904:2904:2904))
        (PORT d[5] (1921:1921:1921) (1972:1972:1972))
        (PORT d[6] (3908:3908:3908) (4044:4044:4044))
        (PORT d[7] (1655:1655:1655) (1698:1698:1698))
        (PORT d[8] (4089:4089:4089) (4302:4302:4302))
        (PORT d[9] (4170:4170:4170) (4305:4305:4305))
        (PORT d[10] (1928:1928:1928) (1961:1961:1961))
        (PORT d[11] (2404:2404:2404) (2478:2478:2478))
        (PORT d[12] (3076:3076:3076) (3254:3254:3254))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2083:2083:2083))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (PORT d[0] (3396:3396:3396) (3358:3358:3358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2049:2049:2049))
        (PORT d[1] (3888:3888:3888) (3995:3995:3995))
        (PORT d[2] (2724:2724:2724) (2783:2783:2783))
        (PORT d[3] (2686:2686:2686) (2727:2727:2727))
        (PORT d[4] (2462:2462:2462) (2540:2540:2540))
        (PORT d[5] (1973:1973:1973) (2024:2024:2024))
        (PORT d[6] (3905:3905:3905) (4038:4038:4038))
        (PORT d[7] (6474:6474:6474) (6562:6562:6562))
        (PORT d[8] (3763:3763:3763) (3973:3973:3973))
        (PORT d[9] (4134:4134:4134) (4264:4264:4264))
        (PORT d[10] (1961:1961:1961) (1994:1994:1994))
        (PORT d[11] (2369:2369:2369) (2432:2432:2432))
        (PORT d[12] (3039:3039:3039) (3212:3212:3212))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2088:2088:2088))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (PORT d[0] (3554:3554:3554) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1699:1699:1699))
        (PORT datab (1959:1959:1959) (2073:2073:2073))
        (PORT datac (1720:1720:1720) (1727:1727:1727))
        (PORT datad (2288:2288:2288) (2457:2457:2457))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4455:4455:4455))
        (PORT d[1] (3433:3433:3433) (3457:3457:3457))
        (PORT d[2] (3949:3949:3949) (4146:4146:4146))
        (PORT d[3] (3448:3448:3448) (3611:3611:3611))
        (PORT d[4] (4878:4878:4878) (5128:5128:5128))
        (PORT d[5] (3111:3111:3111) (3270:3270:3270))
        (PORT d[6] (4000:4000:4000) (4213:4213:4213))
        (PORT d[7] (3644:3644:3644) (3693:3693:3693))
        (PORT d[8] (2934:2934:2934) (3069:3069:3069))
        (PORT d[9] (2619:2619:2619) (2789:2789:2789))
        (PORT d[10] (3734:3734:3734) (3867:3867:3867))
        (PORT d[11] (5567:5567:5567) (5761:5761:5761))
        (PORT d[12] (3898:3898:3898) (4089:4089:4089))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3866:3866:3866))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (5081:5081:5081) (5202:5202:5202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2351:2351:2351))
        (PORT d[1] (4877:4877:4877) (4933:4933:4933))
        (PORT d[2] (3119:3119:3119) (3193:3193:3193))
        (PORT d[3] (1602:1602:1602) (1624:1624:1624))
        (PORT d[4] (2855:2855:2855) (2956:2956:2956))
        (PORT d[5] (1609:1609:1609) (1638:1638:1638))
        (PORT d[6] (4289:4289:4289) (4428:4428:4428))
        (PORT d[7] (1638:1638:1638) (1672:1672:1672))
        (PORT d[8] (4100:4100:4100) (4310:4310:4310))
        (PORT d[9] (4460:4460:4460) (4591:4591:4591))
        (PORT d[10] (1939:1939:1939) (1986:1986:1986))
        (PORT d[11] (2727:2727:2727) (2802:2802:2802))
        (PORT d[12] (3664:3664:3664) (3810:3810:3810))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1744:1744:1744))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (2986:2986:2986) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (928:928:928))
        (PORT datab (2864:2864:2864) (2897:2897:2897))
        (PORT datac (3401:3401:3401) (3479:3479:3479))
        (PORT datad (3116:3116:3116) (3168:3168:3168))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5668:5668:5668))
        (PORT d[1] (4567:4567:4567) (4621:4621:4621))
        (PORT d[2] (3569:3569:3569) (3709:3709:3709))
        (PORT d[3] (4849:4849:4849) (5040:5040:5040))
        (PORT d[4] (5551:5551:5551) (5785:5785:5785))
        (PORT d[5] (6067:6067:6067) (6140:6140:6140))
        (PORT d[6] (3912:3912:3912) (4031:4031:4031))
        (PORT d[7] (2642:2642:2642) (2683:2683:2683))
        (PORT d[8] (2143:2143:2143) (2249:2249:2249))
        (PORT d[9] (2243:2243:2243) (2405:2405:2405))
        (PORT d[10] (4782:4782:4782) (4918:4918:4918))
        (PORT d[11] (5149:5149:5149) (5279:5279:5279))
        (PORT d[12] (2967:2967:2967) (3117:3117:3117))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3897:3897:3897))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (PORT d[0] (3364:3364:3364) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2236:2236:2236))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1474:1474:1474))
        (PORT d[1] (1463:1463:1463) (1496:1496:1496))
        (PORT d[2] (4215:4215:4215) (4413:4413:4413))
        (PORT d[3] (6536:6536:6536) (6509:6509:6509))
        (PORT d[4] (4331:4331:4331) (4458:4458:4458))
        (PORT d[5] (3291:3291:3291) (3418:3418:3418))
        (PORT d[6] (3900:3900:3900) (4048:4048:4048))
        (PORT d[7] (7117:7117:7117) (7200:7200:7200))
        (PORT d[8] (1448:1448:1448) (1480:1480:1480))
        (PORT d[9] (3921:3921:3921) (4120:4120:4120))
        (PORT d[10] (5786:5786:5786) (5905:5905:5905))
        (PORT d[11] (5678:5678:5678) (5842:5842:5842))
        (PORT d[12] (3100:3100:3100) (3195:3195:3195))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4503:4503:4503))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (3812:3812:3812) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (1997:1997:1997))
        (PORT datab (2536:2536:2536) (2680:2680:2680))
        (PORT datac (2481:2481:2481) (2573:2573:2573))
        (PORT datad (2250:2250:2250) (2347:2347:2347))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (394:394:394))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1808:1808:1808))
        (PORT d[1] (1819:1819:1819) (1853:1853:1853))
        (PORT d[2] (5581:5581:5581) (5853:5853:5853))
        (PORT d[3] (6162:6162:6162) (6137:6137:6137))
        (PORT d[4] (3978:3978:3978) (4095:4095:4095))
        (PORT d[5] (2920:2920:2920) (3036:3036:3036))
        (PORT d[6] (3436:3436:3436) (3536:3536:3536))
        (PORT d[7] (6763:6763:6763) (6839:6839:6839))
        (PORT d[8] (5131:5131:5131) (5402:5402:5402))
        (PORT d[9] (3525:3525:3525) (3710:3710:3710))
        (PORT d[10] (5428:5428:5428) (5540:5540:5540))
        (PORT d[11] (5319:5319:5319) (5483:5483:5483))
        (PORT d[12] (2776:2776:2776) (2874:2874:2874))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4145:4145:4145))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (5192:5192:5192) (5240:5240:5240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4145:4145:4145))
        (PORT d[1] (5060:5060:5060) (5250:5250:5250))
        (PORT d[2] (5454:5454:5454) (5689:5689:5689))
        (PORT d[3] (4758:4758:4758) (4725:4725:4725))
        (PORT d[4] (3692:3692:3692) (3869:3869:3869))
        (PORT d[5] (2198:2198:2198) (2296:2296:2296))
        (PORT d[6] (2516:2516:2516) (2643:2643:2643))
        (PORT d[7] (5828:5828:5828) (5892:5892:5892))
        (PORT d[8] (4033:4033:4033) (4279:4279:4279))
        (PORT d[9] (2816:2816:2816) (2943:2943:2943))
        (PORT d[10] (4015:4015:4015) (4109:4109:4109))
        (PORT d[11] (4977:4977:4977) (5157:5157:5157))
        (PORT d[12] (1947:1947:1947) (2076:2076:2076))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3025:3025:3025))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3035:3035:3035) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (627:627:627))
        (PORT datab (3042:3042:3042) (3063:3063:3063))
        (PORT datac (3079:3079:3079) (3124:3124:3124))
        (PORT datad (3883:3883:3883) (4000:4000:4000))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4962:4962:4962))
        (PORT d[1] (6110:6110:6110) (6303:6303:6303))
        (PORT d[2] (5521:5521:5521) (5779:5779:5779))
        (PORT d[3] (5823:5823:5823) (5793:5793:5793))
        (PORT d[4] (3185:3185:3185) (3319:3319:3319))
        (PORT d[5] (2555:2555:2555) (2654:2654:2654))
        (PORT d[6] (3111:3111:3111) (3214:3214:3214))
        (PORT d[7] (6395:6395:6395) (6464:6464:6464))
        (PORT d[8] (4762:4762:4762) (5024:5024:5024))
        (PORT d[9] (2090:2090:2090) (2230:2230:2230))
        (PORT d[10] (5062:5062:5062) (5167:5167:5167))
        (PORT d[11] (4919:4919:4919) (5082:5082:5082))
        (PORT d[12] (2804:2804:2804) (2913:2913:2913))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3775:3775:3775))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (4839:4839:4839) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4792:4792:4792))
        (PORT d[1] (4197:4197:4197) (4238:4238:4238))
        (PORT d[2] (4291:4291:4291) (4464:4464:4464))
        (PORT d[3] (3799:3799:3799) (3961:3961:3961))
        (PORT d[4] (4200:4200:4200) (4428:4428:4428))
        (PORT d[5] (3787:3787:3787) (3938:3938:3938))
        (PORT d[6] (4368:4368:4368) (4584:4584:4584))
        (PORT d[7] (3311:3311:3311) (3360:3360:3360))
        (PORT d[8] (3632:3632:3632) (3777:3777:3777))
        (PORT d[9] (2963:2963:2963) (3136:3136:3136))
        (PORT d[10] (4066:4066:4066) (4184:4184:4184))
        (PORT d[11] (5822:5822:5822) (5953:5953:5953))
        (PORT d[12] (3690:3690:3690) (3849:3849:3849))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4226:4226:4226))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (5767:5767:5767) (5880:5880:5880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3579:3579:3579))
        (PORT d[1] (5692:5692:5692) (5791:5791:5791))
        (PORT d[2] (3948:3948:3948) (4152:4152:4152))
        (PORT d[3] (4089:4089:4089) (4259:4259:4259))
        (PORT d[4] (4085:4085:4085) (4310:4310:4310))
        (PORT d[5] (4050:4050:4050) (4119:4119:4119))
        (PORT d[6] (2510:2510:2510) (2634:2634:2634))
        (PORT d[7] (4104:4104:4104) (4156:4156:4156))
        (PORT d[8] (2549:2549:2549) (2687:2687:2687))
        (PORT d[9] (2953:2953:2953) (3112:3112:3112))
        (PORT d[10] (4327:4327:4327) (4381:4381:4381))
        (PORT d[11] (4126:4126:4126) (4231:4231:4231))
        (PORT d[12] (2223:2223:2223) (2365:2365:2365))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3472:3472:3472))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (3482:3482:3482) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2164:2164:2164))
        (PORT datab (2637:2637:2637) (2780:2780:2780))
        (PORT datac (2856:2856:2856) (2915:2915:2915))
        (PORT datad (2406:2406:2406) (2478:2478:2478))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4366:4366:4366))
        (PORT d[1] (4116:4116:4116) (4057:4057:4057))
        (PORT d[2] (3778:3778:3778) (3874:3874:3874))
        (PORT d[3] (2810:2810:2810) (2845:2845:2845))
        (PORT d[4] (4823:4823:4823) (5065:5065:5065))
        (PORT d[5] (2539:2539:2539) (2612:2612:2612))
        (PORT d[6] (3202:3202:3202) (3321:3321:3321))
        (PORT d[7] (2594:2594:2594) (2678:2678:2678))
        (PORT d[8] (2989:2989:2989) (3172:3172:3172))
        (PORT d[9] (3312:3312:3312) (3549:3549:3549))
        (PORT d[10] (2938:2938:2938) (3011:3011:3011))
        (PORT d[11] (5332:5332:5332) (5563:5563:5563))
        (PORT d[12] (2983:2983:2983) (3179:3179:3179))
        (PORT clk (2268:2268:2268) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4652:4652:4652))
        (PORT clk (2268:2268:2268) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2291:2291:2291))
        (PORT d[0] (3346:3346:3346) (3344:3344:3344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3294:3294:3294) (3272:3272:3272))
        (PORT datab (640:640:640) (634:634:634))
        (PORT datac (3458:3458:3458) (3558:3558:3558))
        (PORT datad (3969:3969:3969) (4077:4077:4077))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1359:1359:1359))
        (PORT datab (840:840:840) (879:879:879))
        (PORT datac (1040:1040:1040) (1070:1070:1070))
        (PORT datad (1394:1394:1394) (1434:1434:1434))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1370:1370:1370))
        (PORT datab (835:835:835) (878:878:878))
        (PORT datac (1044:1044:1044) (1072:1072:1072))
        (PORT datad (1391:1391:1391) (1429:1429:1429))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1946:1946:1946) (1960:1960:1960))
        (PORT datac (1085:1085:1085) (1110:1110:1110))
        (PORT datad (1060:1060:1060) (1048:1048:1048))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1367:1367:1367))
        (PORT datab (838:838:838) (879:879:879))
        (PORT datac (1041:1041:1041) (1076:1076:1076))
        (PORT datad (1390:1390:1390) (1435:1435:1435))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1089:1089:1089) (1118:1118:1118))
        (PORT datad (1054:1054:1054) (1042:1042:1042))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1368:1368:1368))
        (PORT datab (837:837:837) (879:879:879))
        (PORT datac (1040:1040:1040) (1076:1076:1076))
        (PORT datad (1390:1390:1390) (1436:1436:1436))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1163:1163:1163))
        (PORT datab (704:704:704) (693:693:693))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (652:652:652))
        (PORT datab (231:231:231) (273:273:273))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (697:697:697))
        (PORT datab (234:234:234) (276:276:276))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (PORT datab (668:668:668) (666:666:666))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1370:1370:1370))
        (PORT datab (836:836:836) (877:877:877))
        (PORT datac (1045:1045:1045) (1078:1078:1078))
        (PORT datad (1391:1391:1391) (1430:1430:1430))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (410:410:410))
        (PORT datab (344:344:344) (418:418:418))
        (PORT datac (277:277:277) (343:343:343))
        (PORT datad (282:282:282) (323:323:323))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1360:1360:1360))
        (PORT datac (802:802:802) (843:843:843))
        (PORT datad (1394:1394:1394) (1434:1434:1434))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1293:1293:1293) (1314:1314:1314))
        (PORT datad (1392:1392:1392) (1437:1437:1437))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1448:1448:1448))
        (PORT datad (1010:1010:1010) (997:997:997))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1395:1395:1395))
        (PORT datab (1352:1352:1352) (1347:1347:1347))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (427:427:427))
        (PORT datab (231:231:231) (274:274:274))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1146:1146:1146))
        (PORT datab (391:391:391) (419:419:419))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1045:1045:1045))
        (PORT datab (651:651:651) (639:639:639))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (445:445:445))
        (PORT datab (1037:1037:1037) (1032:1032:1032))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (478:478:478))
        (PORT datab (706:706:706) (723:723:723))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (444:444:444))
        (PORT datab (1024:1024:1024) (1007:1007:1007))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1050:1050:1050))
        (PORT datab (443:443:443) (465:465:465))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1823:1823:1823))
        (PORT datab (2539:2539:2539) (2680:2680:2680))
        (PORT datac (1934:1934:1934) (1994:1994:1994))
        (PORT datad (1086:1086:1086) (1110:1110:1110))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1820:1820:1820))
        (PORT datac (1664:1664:1664) (1643:1643:1643))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (2020:2020:2020))
        (PORT datab (754:754:754) (770:770:770))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (755:755:755))
        (PORT datab (2496:2496:2496) (2617:2617:2617))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (775:775:775))
        (PORT datab (1031:1031:1031) (1011:1011:1011))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (775:775:775))
        (PORT datab (745:745:745) (748:748:748))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (776:776:776))
        (PORT datab (448:448:448) (471:471:471))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (445:445:445))
        (PORT datab (738:738:738) (739:739:739))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (478:478:478))
        (PORT datab (751:751:751) (765:765:765))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (448:448:448))
        (PORT datab (1379:1379:1379) (1394:1394:1394))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (690:690:690))
        (PORT datab (706:706:706) (724:724:724))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (401:401:401))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (402:402:402))
        (PORT datab (303:303:303) (405:405:405))
        (PORT datac (269:269:269) (369:369:369))
        (PORT datad (274:274:274) (361:361:361))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (325:325:325))
        (PORT datab (267:267:267) (315:315:315))
        (PORT datac (204:204:204) (243:243:243))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (410:410:410))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (328:328:328))
        (PORT datab (271:271:271) (320:320:320))
        (PORT datac (201:201:201) (239:239:239))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (PORT ena (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (566:566:566))
        (PORT datab (314:314:314) (416:416:416))
        (PORT datac (473:473:473) (532:532:532))
        (PORT datad (285:285:285) (368:368:368))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (746:746:746))
        (PORT datac (1443:1443:1443) (1498:1498:1498))
        (PORT datad (657:657:657) (677:677:677))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (414:414:414))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (414:414:414))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (404:404:404))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (419:419:419))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (257:257:257))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (415:415:415))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (424:424:424))
        (PORT datab (314:314:314) (422:422:422))
        (PORT datac (271:271:271) (369:369:369))
        (PORT datad (282:282:282) (368:368:368))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (410:410:410))
        (PORT datab (487:487:487) (543:543:543))
        (PORT datac (267:267:267) (365:365:365))
        (PORT datad (275:275:275) (360:360:360))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (286:286:286))
        (PORT datab (439:439:439) (475:475:475))
        (PORT datac (205:205:205) (244:244:244))
        (PORT datad (658:658:658) (666:666:666))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (428:428:428))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (253:253:253))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1894:1894:1894))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5045:5045:5045) (5448:5448:5448))
        (PORT ena (1393:1393:1393) (1364:1364:1364))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (423:423:423))
        (PORT datab (314:314:314) (422:422:422))
        (PORT datac (271:271:271) (369:369:369))
        (PORT datad (282:282:282) (368:368:368))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (411:411:411))
        (PORT datab (237:237:237) (281:281:281))
        (PORT datac (268:268:268) (366:366:366))
        (PORT datad (275:275:275) (361:361:361))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (422:422:422))
        (PORT datac (276:276:276) (382:382:382))
        (PORT datad (282:282:282) (367:367:367))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (414:414:414))
        (PORT datac (478:478:478) (538:538:538))
        (PORT datad (284:284:284) (367:367:367))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (566:566:566))
        (PORT datab (314:314:314) (416:416:416))
        (PORT datac (474:474:474) (533:533:533))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (285:285:285))
        (PORT datab (306:306:306) (406:406:406))
        (PORT datac (271:271:271) (367:367:367))
        (PORT datad (277:277:277) (363:363:363))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (457:457:457))
        (PORT datab (438:438:438) (455:455:455))
        (PORT datac (205:205:205) (244:244:244))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5387:5387:5387))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (398:398:398))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3992:3992:3992) (4378:4378:4378))
        (PORT datab (3822:3822:3822) (4183:4183:4183))
        (PORT datad (1310:1310:1310) (1346:1346:1346))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (496:496:496))
        (PORT datab (685:685:685) (684:684:684))
        (PORT datac (648:648:648) (648:648:648))
        (PORT datad (377:377:377) (390:390:390))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (429:429:429))
        (PORT datab (460:460:460) (488:488:488))
        (PORT datac (403:403:403) (424:424:424))
        (PORT datad (393:393:393) (417:417:417))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (299:299:299))
        (PORT datab (437:437:437) (470:470:470))
        (PORT datac (202:202:202) (241:241:241))
        (PORT datad (415:415:415) (446:446:446))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3615:3615:3615) (3949:3949:3949))
        (PORT datab (3821:3821:3821) (4153:4153:4153))
        (PORT datac (1443:1443:1443) (1469:1469:1469))
        (PORT datad (3814:3814:3814) (4179:4179:4179))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (330:330:330))
        (PORT datab (258:258:258) (317:317:317))
        (PORT datac (227:227:227) (267:267:267))
        (PORT datad (232:232:232) (259:259:259))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (969:969:969))
        (PORT datab (1266:1266:1266) (1221:1221:1221))
        (PORT datac (1215:1215:1215) (1176:1176:1176))
        (PORT datad (922:922:922) (895:895:895))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3989:3989:3989) (4377:4377:4377))
        (PORT datab (3822:3822:3822) (4184:4184:4184))
        (PORT datad (1310:1310:1310) (1345:1345:1345))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (286:286:286))
        (PORT datab (3844:3844:3844) (4179:4179:4179))
        (PORT datac (213:213:213) (254:254:254))
        (PORT datad (951:951:951) (925:925:925))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (789:789:789))
        (PORT datab (238:238:238) (282:282:282))
        (PORT datad (932:932:932) (936:936:936))
        (IOPATH dataa combout (371:371:371) (370:370:370))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5541:5541:5541) (5916:5916:5916))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1058:1058:1058))
        (PORT datab (1012:1012:1012) (1066:1066:1066))
        (PORT datac (965:965:965) (1018:1018:1018))
        (PORT datad (1235:1235:1235) (1293:1293:1293))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (529:529:529))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (937:937:937))
        (PORT datab (3826:3826:3826) (4188:4188:4188))
        (PORT datac (4131:4131:4131) (4481:4481:4481))
        (PORT datad (1310:1310:1310) (1344:1344:1344))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1369:1369:1369))
        (PORT datab (3842:3842:3842) (4178:4178:4178))
        (PORT datac (4123:4123:4123) (4475:4475:4475))
        (PORT datad (207:207:207) (233:233:233))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (1037:1037:1037) (1015:1015:1015))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1051:1051:1051))
        (PORT datab (1268:1268:1268) (1300:1300:1300))
        (PORT datac (1455:1455:1455) (1552:1552:1552))
        (PORT datad (899:899:899) (945:945:945))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1049:1049:1049))
        (PORT datab (1064:1064:1064) (1088:1088:1088))
        (PORT datac (956:956:956) (1013:1013:1013))
        (PORT datad (1520:1520:1520) (1530:1530:1530))
        (IOPATH dataa combout (371:371:371) (367:367:367))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1216:1216:1216))
        (PORT datab (968:968:968) (1017:1017:1017))
        (PORT datac (928:928:928) (976:976:976))
        (PORT datad (1355:1355:1355) (1421:1421:1421))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (284:284:284))
        (PORT datab (234:234:234) (277:277:277))
        (PORT datac (203:203:203) (242:242:242))
        (PORT datad (205:205:205) (231:231:231))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1368:1368:1368))
        (PORT datab (856:856:856) (852:852:852))
        (PORT datac (213:213:213) (256:256:256))
        (PORT datad (234:234:234) (261:261:261))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (937:937:937))
        (PORT datab (3842:3842:3842) (4176:4176:4176))
        (PORT datac (393:393:393) (420:420:420))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (573:573:573))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (1064:1064:1064) (1058:1058:1058))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (410:410:410))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (577:577:577))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (1063:1063:1063) (1044:1044:1044))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1022:1022:1022))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (796:796:796) (802:802:802))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (778:778:778))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (1042:1042:1042) (1021:1021:1021))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (753:753:753))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (1062:1062:1062) (1056:1056:1056))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (775:775:775))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (PORT asdata (816:816:816) (832:832:832))
        (PORT clrn (5367:5367:5367) (5787:5787:5787))
        (PORT sclr (827:827:827) (893:893:893))
        (PORT ena (1132:1132:1132) (1112:1112:1112))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2335:2335:2335))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5053:5053:5053) (5441:5441:5441))
        (PORT sclr (1019:1019:1019) (1074:1074:1074))
        (PORT ena (1167:1167:1167) (1153:1153:1153))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1341:1341:1341) (1431:1431:1431))
        (PORT datac (1116:1116:1116) (1182:1182:1182))
        (PORT datad (1369:1369:1369) (1431:1431:1431))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1290:1290:1290) (1384:1384:1384))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (89:89:89) (109:109:109))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT asdata (1723:1723:1723) (1744:1744:1744))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1371:1371:1371))
        (PORT datab (285:285:285) (377:377:377))
        (PORT datad (1290:1290:1290) (1377:1377:1377))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1228:1228:1228))
        (PORT datac (226:226:226) (282:282:282))
        (PORT datad (1362:1362:1362) (1429:1429:1429))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (413:413:413))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (674:674:674) (740:740:740))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (425:425:425))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (676:676:676) (741:741:741))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (422:422:422))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (677:677:677) (740:740:740))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (424:424:424))
        (PORT datab (496:496:496) (555:555:555))
        (PORT datac (285:285:285) (377:377:377))
        (PORT datad (291:291:291) (370:370:370))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (414:414:414))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (743:743:743))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (414:414:414))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (678:678:678) (744:744:744))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (415:415:415))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (744:744:744))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (745:745:745))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (565:565:565))
        (PORT datab (320:320:320) (418:418:418))
        (PORT datac (286:286:286) (378:378:378))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (282:282:282))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (673:673:673) (738:738:738))
        (PORT sload (935:935:935) (1017:1017:1017))
        (PORT ena (4173:4173:4173) (4372:4372:4372))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1692:1692:1692))
        (PORT datab (1947:1947:1947) (1960:1960:1960))
        (PORT datac (1085:1085:1085) (1111:1111:1111))
        (PORT datad (1061:1061:1061) (1049:1049:1049))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1356:1356:1356))
        (PORT datab (839:839:839) (882:882:882))
        (PORT datac (1041:1041:1041) (1074:1074:1074))
        (PORT datad (1393:1393:1393) (1435:1435:1435))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (285:285:285))
        (PORT datab (659:659:659) (660:660:660))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (403:403:403))
        (PORT datab (335:335:335) (406:406:406))
        (PORT datac (282:282:282) (351:351:351))
        (PORT datad (276:276:276) (316:316:316))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (364:364:364))
        (PORT datab (317:317:317) (376:376:376))
        (PORT datac (424:424:424) (447:447:447))
        (PORT datad (263:263:263) (298:298:298))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (455:455:455))
        (PORT datab (443:443:443) (465:465:465))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (725:725:725))
        (PORT datab (741:741:741) (757:757:757))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1816:1816:1816))
        (PORT datab (1985:1985:1985) (2011:2011:2011))
        (PORT datac (1793:1793:1793) (1853:1853:1853))
        (PORT datad (2044:2044:2044) (2030:2030:2030))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (277:277:277))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (784:784:784))
        (PORT datab (401:401:401) (436:436:436))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (410:410:410))
        (PORT datac (281:281:281) (350:350:350))
        (PORT datad (310:310:310) (369:369:369))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (369:369:369))
        (PORT datab (315:315:315) (378:378:378))
        (PORT datac (423:423:423) (449:449:449))
        (PORT datad (266:266:266) (302:302:302))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (424:424:424))
        (PORT datab (441:441:441) (462:462:462))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1357:1357:1357))
        (PORT datab (838:838:838) (883:883:883))
        (PORT datac (1040:1040:1040) (1075:1075:1075))
        (PORT datad (1393:1393:1393) (1436:1436:1436))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1732:1732:1732))
        (PORT datab (1958:1958:1958) (1972:1972:1972))
        (PORT datac (1079:1079:1079) (1107:1107:1107))
        (PORT datad (1071:1071:1071) (1059:1059:1059))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (635:635:635))
        (PORT datab (441:441:441) (463:463:463))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1193:1193:1193))
        (PORT datab (442:442:442) (467:467:467))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1816:1816:1816))
        (PORT datab (1986:1986:1986) (2011:2011:2011))
        (PORT datac (1794:1794:1794) (1853:1853:1853))
        (PORT datad (2045:2045:2045) (2030:2030:2030))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (285:285:285))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (969:969:969))
        (PORT datab (443:443:443) (467:467:467))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1355:1355:1355))
        (PORT datab (843:843:843) (884:884:884))
        (PORT datac (1040:1040:1040) (1074:1074:1074))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1690:1690:1690))
        (PORT datab (1945:1945:1945) (1958:1958:1958))
        (PORT datac (1084:1084:1084) (1113:1113:1113))
        (PORT datad (1059:1059:1059) (1048:1048:1048))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (618:618:618))
        (PORT datab (233:233:233) (276:276:276))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (761:761:761))
        (PORT datab (724:724:724) (729:729:729))
        (PORT datac (708:708:708) (715:715:715))
        (PORT datad (432:432:432) (458:458:458))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (418:418:418) (394:394:394))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (283:283:283))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (683:683:683))
        (PORT datab (1039:1039:1039) (1032:1032:1032))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1816:1816:1816))
        (PORT datab (1983:1983:1983) (2011:2011:2011))
        (PORT datac (1791:1791:1791) (1855:1855:1855))
        (PORT datad (2040:2040:2040) (2032:2032:2032))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (276:276:276))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (763:763:763))
        (PORT datab (442:442:442) (463:463:463))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (761:761:761))
        (PORT datab (724:724:724) (729:729:729))
        (PORT datac (708:708:708) (715:715:715))
        (PORT datad (432:432:432) (458:458:458))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (274:274:274))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1692:1692:1692))
        (PORT datab (1946:1946:1946) (1959:1959:1959))
        (PORT datac (1084:1084:1084) (1110:1110:1110))
        (PORT datad (1060:1060:1060) (1048:1048:1048))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (284:284:284))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1040:1040:1040))
        (PORT datab (397:397:397) (427:427:427))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1815:1815:1815))
        (PORT datab (1986:1986:1986) (2012:2012:2012))
        (PORT datac (1790:1790:1790) (1853:1853:1853))
        (PORT datad (2041:2041:2041) (2031:2031:2031))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (749:749:749))
        (PORT datab (398:398:398) (427:427:427))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (369:369:369))
        (PORT datab (316:316:316) (381:381:381))
        (PORT datac (423:423:423) (451:451:451))
        (PORT datad (264:264:264) (300:300:300))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (465:465:465))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1739:1739:1739))
        (PORT datab (1956:1956:1956) (1968:1968:1968))
        (PORT datac (1088:1088:1088) (1117:1117:1117))
        (PORT datad (1067:1067:1067) (1055:1055:1055))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (470:470:470))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1051:1051:1051))
        (PORT datab (441:441:441) (460:460:460))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (724:724:724))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1732:1732:1732))
        (PORT datab (1960:1960:1960) (1973:1973:1973))
        (PORT datac (1080:1080:1080) (1108:1108:1108))
        (PORT datad (1072:1072:1072) (1060:1060:1060))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (479:479:479))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (770:770:770))
        (PORT datab (718:718:718) (723:723:723))
        (PORT datac (709:709:709) (715:715:715))
        (PORT datad (435:435:435) (462:462:462))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (770:770:770))
        (PORT datab (719:719:719) (723:723:723))
        (PORT datac (709:709:709) (716:716:716))
        (PORT datad (435:435:435) (462:462:462))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (279:279:279))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (437:437:437))
        (PORT datab (749:749:749) (752:752:752))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1054:1054:1054))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1739:1739:1739))
        (PORT datab (1956:1956:1956) (1968:1968:1968))
        (PORT datac (1087:1087:1087) (1117:1117:1117))
        (PORT datad (1066:1066:1066) (1054:1054:1054))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1733:1733:1733))
        (PORT datab (1960:1960:1960) (1973:1973:1973))
        (PORT datac (1079:1079:1079) (1108:1108:1108))
        (PORT datad (1071:1071:1071) (1060:1060:1060))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (450:450:450))
        (PORT datad (374:374:374) (391:391:391))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (398:398:398) (419:419:419))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (1052:1052:1052) (1058:1058:1058))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (4993:4993:4993) (5400:5400:5400))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1244:1244:1244))
        (PORT d[1] (1173:1173:1173) (1219:1219:1219))
        (PORT d[2] (1205:1205:1205) (1276:1276:1276))
        (PORT d[3] (1147:1147:1147) (1202:1202:1202))
        (PORT d[4] (1143:1143:1143) (1198:1198:1198))
        (PORT d[5] (1230:1230:1230) (1274:1274:1274))
        (PORT d[6] (1151:1151:1151) (1206:1206:1206))
        (PORT d[7] (1171:1171:1171) (1226:1226:1226))
        (PORT d[8] (822:822:822) (821:821:821))
        (PORT d[9] (789:789:789) (786:786:786))
        (PORT d[10] (830:830:830) (824:824:824))
        (PORT d[11] (854:854:854) (849:849:849))
        (PORT d[12] (798:798:798) (790:790:790))
        (PORT d[13] (851:851:851) (850:850:850))
        (PORT d[14] (826:826:826) (820:820:820))
        (PORT d[15] (842:842:842) (840:840:840))
        (PORT clk (2276:2276:2276) (2299:2299:2299))
        (PORT ena (4476:4476:4476) (4642:4642:4642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1414:1414:1414))
        (PORT d[1] (848:848:848) (905:905:905))
        (PORT d[2] (1102:1102:1102) (1136:1136:1136))
        (PORT d[3] (1421:1421:1421) (1456:1456:1456))
        (PORT d[4] (880:880:880) (934:934:934))
        (PORT d[5] (1079:1079:1079) (1119:1119:1119))
        (PORT d[6] (1168:1168:1168) (1209:1209:1209))
        (PORT d[7] (1243:1243:1243) (1289:1289:1289))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT ena (4472:4472:4472) (4638:4638:4638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2299:2299:2299))
        (PORT d[0] (4476:4476:4476) (4642:4642:4642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1415:1415:1415))
        (PORT d[1] (850:850:850) (906:906:906))
        (PORT d[2] (1104:1104:1104) (1137:1137:1137))
        (PORT d[3] (1423:1423:1423) (1457:1457:1457))
        (PORT d[4] (882:882:882) (935:935:935))
        (PORT d[5] (1081:1081:1081) (1120:1120:1120))
        (PORT d[6] (1170:1170:1170) (1210:1210:1210))
        (PORT d[7] (1245:1245:1245) (1290:1290:1290))
        (PORT clk (2273:2273:2273) (2297:2297:2297))
        (PORT ena (4473:4473:4473) (4640:4640:4640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2297:2297:2297))
        (PORT d[0] (4473:4473:4473) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2253:2253:2253))
        (PORT ena (4308:4308:4308) (4473:4473:4473))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (SETUP ena (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
      (HOLD ena (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (1005:1005:1005))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (1102:1102:1102) (1135:1135:1135))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1139:1139:1139) (1134:1134:1134))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1737:1737:1737) (1751:1751:1751))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (682:682:682) (771:771:771))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1161:1161:1161) (1161:1161:1161))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1072:1072:1072) (1089:1089:1089))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (865:865:865) (932:932:932))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (1412:1412:1412) (1386:1386:1386))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (359:359:359))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (853:853:853) (902:902:902))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1088:1088:1088) (1068:1068:1068))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1220:1220:1220) (1253:1253:1253))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (849:849:849) (898:898:898))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1162:1162:1162) (1160:1160:1160))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1442:1442:1442) (1454:1454:1454))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (683:683:683) (771:771:771))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (701:701:701))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (863:863:863) (921:921:921))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (1103:1103:1103) (1147:1147:1147))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1180:1180:1180) (1185:1185:1185))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1506:1506:1506) (1524:1524:1524))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (684:684:684) (772:772:772))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1196:1196:1196) (1202:1202:1202))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT asdata (1433:1433:1433) (1466:1466:1466))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (PORT ena (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (533:533:533))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (656:656:656) (650:650:650))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (346:346:346))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (1371:1371:1371) (1388:1388:1388))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1131:1131:1131) (1128:1128:1128))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1016:1016:1016) (1050:1050:1050))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (PORT ena (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1082:1082:1082) (1112:1112:1112))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (680:680:680))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1170:1170:1170) (1220:1220:1220))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (868:868:868) (927:927:927))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (711:711:711))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1434:1434:1434) (1443:1443:1443))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (345:345:345))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5222:5222:5222) (5616:5616:5616))
        (PORT ena (2173:2173:2173) (2202:2202:2202))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (963:963:963))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (675:675:675) (758:758:758))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1100:1100:1100))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (871:871:871))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (867:867:867))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (529:529:529))
        (PORT datab (832:832:832) (890:890:890))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (384:384:384))
        (PORT datab (793:793:793) (855:855:855))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1124:1124:1124))
        (PORT datab (283:283:283) (375:375:375))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (383:383:383))
        (PORT datab (832:832:832) (883:883:883))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT asdata (1535:1535:1535) (1588:1588:1588))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1401:1401:1401) (1418:1418:1418))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (682:682:682) (771:771:771))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1233:1233:1233) (1304:1304:1304))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (381:381:381))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (682:682:682) (774:774:774))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (839:839:839))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1036:1036:1036) (1051:1051:1051))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (684:684:684) (772:772:772))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (849:849:849))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (381:381:381))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (684:684:684) (772:772:772))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT asdata (1178:1178:1178) (1234:1234:1234))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1736:1736:1736) (1750:1750:1750))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1129:1129:1129) (1155:1155:1155))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (754:754:754) (823:823:823))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1054:1054:1054) (1059:1059:1059))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (863:863:863) (922:922:922))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1011:1011:1011) (1032:1032:1032))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (PORT ena (4148:4148:4148) (4351:4351:4351))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1212:1212:1212) (1264:1264:1264))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (348:348:348))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5050:5050:5050) (5457:5457:5457))
        (PORT ena (4214:4214:4214) (4409:4409:4409))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1331:1331:1331) (1305:1305:1305))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (PORT ena (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (PORT ena (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT asdata (698:698:698) (781:781:781))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (PORT ena (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1221:1221:1221) (1286:1286:1286))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (704:704:704) (794:794:794))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (921:921:921))
        (PORT datab (1054:1054:1054) (1079:1079:1079))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (424:424:424))
        (PORT datab (726:726:726) (777:777:777))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (429:429:429))
        (PORT datab (692:692:692) (733:733:733))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1375:1375:1375))
        (PORT datab (391:391:391) (420:420:420))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (640:640:640))
        (PORT datab (731:731:731) (773:773:773))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (802:802:802))
        (PORT datab (393:393:393) (422:422:422))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (781:781:781))
        (PORT datab (435:435:435) (453:453:453))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (463:463:463))
        (PORT datab (769:769:769) (810:810:810))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (858:858:858))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (829:829:829))
        (PORT datab (294:294:294) (388:388:388))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (544:544:544))
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (880:880:880))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (408:408:408))
        (PORT datab (454:454:454) (531:531:531))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (846:846:846))
        (PORT datab (1048:1048:1048) (1085:1085:1085))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (762:762:762))
        (PORT datab (311:311:311) (404:404:404))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (412:412:412))
        (PORT datab (444:444:444) (465:465:465))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (724:724:724))
        (PORT datab (310:310:310) (402:402:402))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (900:900:900))
        (PORT datab (400:400:400) (430:430:430))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (413:413:413))
        (PORT datab (727:727:727) (736:736:736))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (446:446:446))
        (PORT datab (846:846:846) (883:883:883))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (545:545:545))
        (PORT datab (444:444:444) (464:464:464))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (880:880:880))
        (PORT datab (727:727:727) (769:769:769))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (812:812:812))
        (PORT datab (830:830:830) (877:877:877))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1344:1344:1344))
        (PORT datab (812:812:812) (872:872:872))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (835:835:835))
        (PORT datab (703:703:703) (750:750:750))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (792:792:792))
        (PORT datab (848:848:848) (897:897:897))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (885:885:885))
        (PORT datab (741:741:741) (792:792:792))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (801:801:801))
        (PORT datab (851:851:851) (903:903:903))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (869:869:869))
        (PORT datad (680:680:680) (723:723:723))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (882:882:882))
        (PORT datab (725:725:725) (767:767:767))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (808:808:808))
        (PORT datab (832:832:832) (880:880:880))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1340:1340:1340))
        (PORT datab (814:814:814) (872:872:872))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (835:835:835))
        (PORT datab (701:701:701) (748:748:748))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (790:790:790))
        (PORT datab (850:850:850) (898:898:898))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (885:885:885))
        (PORT datab (740:740:740) (791:791:791))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (799:799:799))
        (PORT datab (851:851:851) (904:904:904))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (868:868:868))
        (PORT datad (680:680:680) (725:725:725))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1893:1893:1893))
        (PORT asdata (1132:1132:1132) (1116:1116:1116))
        (PORT clrn (5032:5032:5032) (5443:5443:5443))
        (PORT ena (4198:4198:4198) (4412:4412:4412))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (400:400:400))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (463:463:463))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (705:705:705))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (780:780:780) (827:827:827))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (PORT ena (4176:4176:4176) (4377:4377:4377))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT asdata (869:869:869) (926:926:926))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (PORT ena (4245:4245:4245) (4432:4432:4432))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (375:375:375))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (450:450:450))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (372:372:372))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5647:5647:5647) (6046:6046:6046))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5014:5014:5014) (5423:5423:5423))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (742:742:742))
        (PORT datab (814:814:814) (871:871:871))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (860:860:860))
        (PORT datab (723:723:723) (773:773:773))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1027:1027:1027))
        (PORT datab (690:690:690) (734:734:734))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (792:792:792))
        (PORT datab (798:798:798) (855:855:855))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1058:1058:1058))
        (PORT datab (688:688:688) (724:724:724))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (853:853:853))
        (PORT datab (766:766:766) (807:807:807))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1068:1068:1068))
        (PORT datab (726:726:726) (781:781:781))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (752:752:752))
        (PORT datab (1051:1051:1051) (1084:1084:1084))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (866:866:866))
        (PORT datab (757:757:757) (793:793:793))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (782:782:782))
        (PORT datad (967:967:967) (996:996:996))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (658:658:658))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (539:539:539))
        (PORT datab (526:526:526) (592:592:592))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (573:573:573))
        (PORT datab (294:294:294) (389:389:389))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (545:545:545))
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (753:753:753))
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (397:397:397))
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (400:400:400))
        (PORT datab (682:682:682) (740:740:740))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (400:400:400))
        (PORT datab (758:758:758) (798:798:798))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (426:426:426))
        (PORT datab (311:311:311) (405:405:405))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (453:453:453))
        (PORT datab (792:792:792) (837:837:837))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (455:455:455))
        (PORT datab (1095:1095:1095) (1125:1125:1125))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1112:1112:1112))
        (PORT datab (389:389:389) (415:415:415))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (636:636:636))
        (PORT datab (492:492:492) (561:561:561))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (427:427:427))
        (PORT datab (1119:1119:1119) (1143:1143:1143))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (459:459:459))
        (PORT datab (536:536:536) (592:592:592))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (459:459:459))
        (PORT datab (1087:1087:1087) (1119:1119:1119))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (542:542:542))
        (PORT datab (523:523:523) (588:588:588))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (412:412:412))
        (PORT datab (295:295:295) (389:389:389))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (737:737:737))
        (PORT datab (310:310:310) (402:402:402))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (407:407:407))
        (PORT datab (506:506:506) (576:576:576))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (398:398:398))
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (400:400:400))
        (PORT datab (469:469:469) (530:530:530))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (409:409:409))
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (414:414:414))
        (PORT datab (320:320:320) (416:416:416))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (453:453:453))
        (PORT datab (1043:1043:1043) (1060:1060:1060))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (454:454:454))
        (PORT datab (1063:1063:1063) (1092:1092:1092))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1049:1049:1049))
        (PORT datab (389:389:389) (415:415:415))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (666:666:666))
        (PORT datab (1099:1099:1099) (1124:1124:1124))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (424:424:424))
        (PORT datab (1362:1362:1362) (1363:1363:1363))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (464:464:464))
        (PORT datab (1087:1087:1087) (1105:1105:1105))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (459:459:459))
        (PORT datab (1061:1061:1061) (1095:1095:1095))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (587:587:587) (584:584:584))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5613:5613:5613) (6004:6004:6004))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (880:880:880))
        (PORT datab (1044:1044:1044) (1081:1081:1081))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1331:1331:1331))
        (PORT datab (808:808:808) (861:861:861))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (868:868:868))
        (PORT datab (1077:1077:1077) (1112:1112:1112))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (879:879:879))
        (PORT datab (1283:1283:1283) (1296:1296:1296))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1311:1311:1311))
        (PORT datab (844:844:844) (891:891:891))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (880:880:880))
        (PORT datab (1016:1016:1016) (1074:1074:1074))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1068:1068:1068))
        (PORT datab (1083:1083:1083) (1109:1109:1109))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1328:1328:1328))
        (PORT datab (820:820:820) (881:881:881))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (883:883:883))
        (PORT datab (1042:1042:1042) (1080:1080:1080))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1327:1327:1327))
        (PORT datab (806:806:806) (860:860:860))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (872:872:872))
        (PORT datab (1075:1075:1075) (1113:1113:1113))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (877:877:877))
        (PORT datab (1282:1282:1282) (1296:1296:1296))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1312:1312:1312))
        (PORT datab (845:845:845) (891:891:891))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (880:880:880))
        (PORT datab (1016:1016:1016) (1071:1071:1071))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1065:1065:1065))
        (PORT datab (1082:1082:1082) (1108:1108:1108))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1330:1330:1330))
        (PORT datab (821:821:821) (882:882:882))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (391:391:391))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (426:426:426))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (431:431:431))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (391:391:391))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (432:432:432))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (431:431:431))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5583:5583:5583) (5965:5965:5965))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1896:1896:1896))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5264:5264:5264) (5663:5663:5663))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (799:799:799))
        (PORT datab (839:839:839) (886:886:886))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (803:803:803))
        (PORT datab (797:797:797) (855:855:855))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (795:795:795))
        (PORT datab (796:796:796) (854:854:854))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (835:835:835))
        (PORT datab (715:715:715) (755:755:755))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (752:752:752))
        (PORT datab (798:798:798) (857:857:857))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (864:864:864))
        (PORT datab (738:738:738) (783:783:783))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (863:863:863))
        (PORT datab (730:730:730) (776:776:776))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (780:780:780))
        (PORT datab (848:848:848) (916:916:916))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (745:745:745))
        (PORT datab (763:763:763) (826:826:826))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (733:733:733))
        (PORT datad (754:754:754) (806:806:806))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (796:796:796) (802:802:802))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (788:788:788) (808:808:808))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (622:622:622) (658:658:658))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (798:798:798) (805:805:805))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (797:797:797) (800:800:800))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (1059:1059:1059) (1057:1057:1057))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (796:796:796) (799:799:799))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (624:624:624) (659:659:659))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (1023:1023:1023) (1025:1025:1025))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (786:786:786) (808:808:808))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (798:798:798) (802:802:802))
        (PORT clrn (5082:5082:5082) (5476:5476:5476))
        (PORT sload (1397:1397:1397) (1459:1459:1459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (823:823:823) (841:841:841))
        (PORT clrn (5563:5563:5563) (5958:5958:5958))
        (PORT sload (1127:1127:1127) (1196:1196:1196))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (798:798:798))
        (PORT datab (774:774:774) (819:819:819))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (811:811:811))
        (PORT datab (677:677:677) (715:715:715))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (784:784:784))
        (PORT datab (735:735:735) (781:781:781))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (774:774:774))
        (PORT datab (678:678:678) (740:740:740))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (803:803:803))
        (PORT datab (769:769:769) (814:814:814))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (732:732:732))
        (PORT datab (748:748:748) (792:792:792))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (737:737:737))
        (PORT datab (729:729:729) (774:774:774))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (787:787:787))
        (PORT datad (657:657:657) (700:700:700))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (387:387:387))
        (PORT datab (285:285:285) (377:377:377))
        (PORT datac (254:254:254) (341:341:341))
        (PORT datad (257:257:257) (331:331:331))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5277:5277:5277) (5655:5655:5655))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (533:533:533))
        (PORT datab (237:237:237) (281:281:281))
        (PORT datac (255:255:255) (343:343:343))
        (PORT datad (259:259:259) (334:334:334))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (342:342:342))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1377:1377:1377))
        (PORT clk (2284:2284:2284) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1708:1708:1708))
        (PORT d[1] (2050:2050:2050) (2085:2085:2085))
        (PORT d[2] (1670:1670:1670) (1709:1709:1709))
        (PORT d[3] (2010:2010:2010) (2063:2063:2063))
        (PORT d[4] (1694:1694:1694) (1720:1720:1720))
        (PORT d[5] (1623:1623:1623) (1662:1662:1662))
        (PORT d[6] (1939:1939:1939) (1944:1944:1944))
        (PORT d[7] (1600:1600:1600) (1647:1647:1647))
        (PORT d[8] (1901:1901:1901) (1902:1902:1902))
        (PORT d[9] (1642:1642:1642) (1674:1674:1674))
        (PORT d[10] (1941:1941:1941) (1937:1937:1937))
        (PORT d[11] (1710:1710:1710) (1748:1748:1748))
        (PORT d[12] (1894:1894:1894) (1946:1946:1946))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1028:1028:1028))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2030:2030:2030))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2310:2310:2310))
        (PORT d[0] (2081:2081:2081) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1340:1340:1340) (1425:1425:1425))
        (PORT datac (1115:1115:1115) (1179:1179:1179))
        (PORT datad (1367:1367:1367) (1425:1425:1425))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1220:1220:1220))
        (PORT datac (224:224:224) (277:277:277))
        (PORT datad (1356:1356:1356) (1424:1424:1424))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1378:1378:1378))
        (PORT clk (2286:2286:2286) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1389:1389:1389))
        (PORT d[1] (2053:2053:2053) (2091:2091:2091))
        (PORT d[2] (1370:1370:1370) (1426:1426:1426))
        (PORT d[3] (1995:1995:1995) (2041:2041:2041))
        (PORT d[4] (1368:1368:1368) (1426:1426:1426))
        (PORT d[5] (1323:1323:1323) (1374:1374:1374))
        (PORT d[6] (1976:1976:1976) (1999:1999:1999))
        (PORT d[7] (1320:1320:1320) (1377:1377:1377))
        (PORT d[8] (1540:1540:1540) (1551:1551:1551))
        (PORT d[9] (1409:1409:1409) (1467:1467:1467))
        (PORT d[10] (1330:1330:1330) (1349:1349:1349))
        (PORT d[11] (1414:1414:1414) (1462:1462:1462))
        (PORT d[12] (1906:1906:1906) (1955:1955:1955))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1010:1010:1010))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1704:1704:1704))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (PORT d[0] (1716:1716:1716) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT asdata (1970:1970:1970) (2019:2019:2019))
        (PORT ena (2443:2443:2443) (2433:2433:2433))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1427:1427:1427))
        (PORT datac (1110:1110:1110) (1173:1173:1173))
        (PORT datad (1364:1364:1364) (1425:1425:1425))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1227:1227:1227))
        (PORT datac (227:227:227) (279:279:279))
        (PORT datad (1364:1364:1364) (1424:1424:1424))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1366:1366:1366))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1705:1705:1705))
        (PORT d[1] (2043:2043:2043) (2066:2066:2066))
        (PORT d[2] (1703:1703:1703) (1760:1760:1760))
        (PORT d[3] (2004:2004:2004) (2044:2044:2044))
        (PORT d[4] (1708:1708:1708) (1749:1749:1749))
        (PORT d[5] (1660:1660:1660) (1716:1716:1716))
        (PORT d[6] (1650:1650:1650) (1661:1661:1661))
        (PORT d[7] (1606:1606:1606) (1666:1666:1666))
        (PORT d[8] (1906:1906:1906) (1921:1921:1921))
        (PORT d[9] (1565:1565:1565) (1584:1584:1584))
        (PORT d[10] (1965:1965:1965) (1961:1961:1961))
        (PORT d[11] (1717:1717:1717) (1768:1768:1768))
        (PORT d[12] (1915:1915:1915) (1956:1956:1956))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1354:1354:1354))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2020:2020:2020))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT d[0] (2055:2055:2055) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2336:2336:2336))
        (PORT asdata (1729:1729:1729) (1757:1757:1757))
        (PORT ena (2405:2405:2405) (2376:2376:2376))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1429:1429:1429))
        (PORT datac (1106:1106:1106) (1177:1177:1177))
        (PORT datad (1363:1363:1363) (1428:1428:1428))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1230:1230:1230))
        (PORT datac (229:229:229) (282:282:282))
        (PORT datad (1368:1368:1368) (1430:1430:1430))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1349:1349:1349))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1739:1739:1739))
        (PORT d[1] (1668:1668:1668) (1698:1698:1698))
        (PORT d[2] (1696:1696:1696) (1752:1752:1752))
        (PORT d[3] (1670:1670:1670) (1722:1722:1722))
        (PORT d[4] (1712:1712:1712) (1737:1737:1737))
        (PORT d[5] (1639:1639:1639) (1688:1688:1688))
        (PORT d[6] (1639:1639:1639) (1652:1652:1652))
        (PORT d[7] (1642:1642:1642) (1707:1707:1707))
        (PORT d[8] (1892:1892:1892) (1902:1902:1902))
        (PORT d[9] (1685:1685:1685) (1728:1728:1728))
        (PORT d[10] (1623:1623:1623) (1628:1628:1628))
        (PORT d[11] (1721:1721:1721) (1774:1774:1774))
        (PORT d[12] (1595:1595:1595) (1639:1639:1639))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1325:1325:1325))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2058:2058:2058))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT d[0] (2058:2058:2058) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (736:736:736))
        (PORT datab (3853:3853:3853) (3996:3996:3996))
        (PORT datad (1040:1040:1040) (1031:1031:1031))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1068:1068:1068))
        (PORT datab (1054:1054:1054) (1057:1057:1057))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (819:819:819))
        (PORT datab (4455:4455:4455) (4505:4505:4505))
        (PORT datac (720:720:720) (733:733:733))
        (PORT datad (263:263:263) (311:311:311))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (1380:1380:1380) (1398:1398:1398))
        (PORT datad (601:601:601) (596:596:596))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1262:1262:1262))
        (PORT datac (1337:1337:1337) (1347:1347:1347))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (308:308:308))
        (PORT datab (1766:1766:1766) (1797:1797:1797))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (1883:1883:1883) (1800:1800:1800))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (656:656:656))
        (PORT datad (1999:1999:1999) (2004:2004:2004))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (807:807:807))
        (PORT datab (722:722:722) (734:734:734))
        (PORT datac (4721:4721:4721) (4945:4945:4945))
        (PORT datad (271:271:271) (318:318:318))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1430:1430:1430) (1440:1440:1440))
        (PORT datac (391:391:391) (406:406:406))
        (PORT datad (1415:1415:1415) (1445:1445:1445))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1619:1619:1619))
        (PORT datab (420:420:420) (450:450:450))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (1697:1697:1697) (1715:1715:1715))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (676:676:676))
        (PORT datad (2013:2013:2013) (2028:2028:2028))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (815:815:815))
        (PORT datab (4413:4413:4413) (4503:4503:4503))
        (PORT datad (271:271:271) (319:319:319))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1291:1291:1291) (1284:1284:1284))
        (PORT datac (1653:1653:1653) (1648:1648:1648))
        (PORT datad (633:633:633) (626:626:626))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1631:1631:1631) (1579:1579:1579))
        (PORT datac (1703:1703:1703) (1742:1742:1742))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (434:434:434))
        (PORT datad (2015:2015:2015) (2032:2032:2032))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (820:820:820))
        (PORT datab (726:726:726) (742:742:742))
        (PORT datac (4680:4680:4680) (4711:4711:4711))
        (PORT datad (264:264:264) (311:311:311))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1502:1502:1502))
        (PORT datac (1556:1556:1556) (1547:1547:1547))
        (PORT datad (609:609:609) (605:605:605))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (300:300:300))
        (PORT datab (1618:1618:1618) (1561:1561:1561))
        (PORT datac (1711:1711:1711) (1735:1735:1735))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[19\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (253:253:253))
        (PORT datad (1999:1999:1999) (2004:2004:2004))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (818:818:818))
        (PORT datab (725:725:725) (741:741:741))
        (PORT datac (4614:4614:4614) (4674:4674:4674))
        (PORT datad (268:268:268) (314:314:314))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1303:1303:1303))
        (PORT datac (1652:1652:1652) (1648:1648:1648))
        (PORT datad (642:642:642) (648:648:648))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1577:1577:1577))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (1705:1705:1705) (1745:1745:1745))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (289:289:289))
        (PORT datac (2082:2082:2082) (2113:2113:2113))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (822:822:822))
        (PORT datab (4576:4576:4576) (4763:4763:4763))
        (PORT datad (261:261:261) (316:316:316))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1268:1268:1268) (1256:1256:1256))
        (PORT datac (226:226:226) (265:265:265))
        (PORT datad (1305:1305:1305) (1301:1301:1301))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1619:1619:1619))
        (PORT datab (434:434:434) (450:450:450))
        (PORT datac (359:359:359) (382:382:382))
        (PORT datad (1698:1698:1698) (1716:1716:1716))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1281:1281:1281) (1256:1256:1256))
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (817:817:817))
        (PORT datab (725:725:725) (741:741:741))
        (PORT datac (4800:4800:4800) (4806:4806:4806))
        (PORT datad (270:270:270) (313:313:313))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1440:1440:1440))
        (PORT datab (1219:1219:1219) (1207:1207:1207))
        (PORT datad (650:650:650) (633:633:633))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (308:308:308))
        (PORT datab (1592:1592:1592) (1535:1535:1535))
        (PORT datac (1702:1702:1702) (1741:1741:1741))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (442:442:442))
        (PORT datad (1994:1994:1994) (2009:2009:2009))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (811:811:811))
        (PORT datab (723:723:723) (738:738:738))
        (PORT datac (4672:4672:4672) (4622:4622:4622))
        (PORT datad (269:269:269) (320:320:320))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1441:1441:1441))
        (PORT datab (1227:1227:1227) (1217:1217:1217))
        (PORT datad (631:631:631) (636:636:636))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1571:1571:1571))
        (PORT datab (256:256:256) (299:299:299))
        (PORT datac (1705:1705:1705) (1745:1745:1745))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (379:379:379) (403:403:403))
        (PORT datad (1994:1994:1994) (2008:2008:2008))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1361:1361:1361) (1398:1398:1398))
        (PORT datac (1364:1364:1364) (1354:1354:1354))
        (PORT datad (614:614:614) (611:611:611))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1567:1567:1567))
        (PORT datab (407:407:407) (444:444:444))
        (PORT datac (1685:1685:1685) (1719:1719:1719))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2122:2122:2122) (2154:2154:2154))
        (PORT datac (396:396:396) (422:422:422))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1525:1525:1525))
        (PORT datab (1429:1429:1429) (1439:1439:1439))
        (PORT datac (391:391:391) (406:406:406))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1620:1620:1620))
        (PORT datab (255:255:255) (298:298:298))
        (PORT datac (1727:1727:1727) (1761:1761:1761))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (918:918:918) (889:889:889))
        (PORT datad (1419:1419:1419) (1473:1473:1473))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1644:1644:1644) (1630:1630:1630))
        (PORT datac (1650:1650:1650) (1645:1645:1645))
        (PORT datad (637:637:637) (631:631:631))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (303:303:303))
        (PORT datab (1631:1631:1631) (1576:1576:1576))
        (PORT datac (1703:1703:1703) (1742:1742:1742))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (299:299:299))
        (PORT datac (2080:2080:2080) (2114:2114:2114))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1508:1508:1508))
        (PORT datac (1556:1556:1556) (1546:1546:1546))
        (PORT datad (608:608:608) (602:602:602))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (305:305:305))
        (PORT datab (1616:1616:1616) (1559:1559:1559))
        (PORT datac (1709:1709:1709) (1733:1733:1733))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (296:296:296))
        (PORT datad (1995:1995:1995) (2003:2003:2003))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1554:1554:1554))
        (PORT datac (1649:1649:1649) (1646:1646:1646))
        (PORT datad (641:641:641) (649:649:649))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1577:1577:1577))
        (PORT datab (256:256:256) (299:299:299))
        (PORT datac (1706:1706:1706) (1746:1746:1746))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (656:656:656) (660:660:660))
        (PORT datad (2013:2013:2013) (2031:2031:2031))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1402:1402:1402))
        (PORT datac (1630:1630:1630) (1604:1604:1604))
        (PORT datad (385:385:385) (397:397:397))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1617:1617:1617))
        (PORT datab (257:257:257) (301:301:301))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1699:1699:1699) (1717:1717:1717))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (442:442:442))
        (PORT datad (1416:1416:1416) (1470:1470:1470))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1595:1595:1595))
        (PORT datac (1514:1514:1514) (1455:1455:1455))
        (PORT datad (650:650:650) (635:635:635))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (309:309:309))
        (PORT datab (1591:1591:1591) (1536:1536:1536))
        (PORT datac (1704:1704:1704) (1744:1744:1744))
        (PORT datad (205:205:205) (233:233:233))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (484:484:484))
        (PORT datad (1995:1995:1995) (2004:2004:2004))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1435:1435:1435))
        (PORT datac (1681:1681:1681) (1710:1710:1710))
        (PORT datad (631:631:631) (633:633:633))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1573:1573:1573))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (1702:1702:1702) (1741:1741:1741))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (288:288:288))
        (PORT datad (2016:2016:2016) (2032:2032:2032))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1403:1403:1403))
        (PORT datac (1661:1661:1661) (1642:1642:1642))
        (PORT datad (611:611:611) (607:607:607))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1570:1570:1570))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (1687:1687:1687) (1721:1721:1721))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (252:252:252))
        (PORT datad (1415:1415:1415) (1469:1469:1469))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1427:1427:1427) (1438:1438:1438))
        (PORT datac (390:390:390) (405:405:405))
        (PORT datad (2449:2449:2449) (2570:2570:2570))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1613:1613:1613))
        (PORT datab (256:256:256) (299:299:299))
        (PORT datac (1728:1728:1728) (1762:1762:1762))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (900:900:900))
        (PORT datad (1681:1681:1681) (1705:1705:1705))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1400:1400:1400))
        (PORT datac (400:400:400) (411:411:411))
        (PORT datad (1755:1755:1755) (1743:1743:1743))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1768:1768:1768) (1799:1799:1799))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1880:1880:1880) (1798:1798:1798))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (2121:2121:2121) (2152:2152:2152))
        (PORT datad (632:632:632) (634:634:634))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1403:1403:1403))
        (PORT datac (1936:1936:1936) (1997:1997:1997))
        (PORT datad (641:641:641) (643:643:643))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1571:1571:1571))
        (PORT datab (258:258:258) (301:301:301))
        (PORT datac (1686:1686:1686) (1720:1720:1720))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (2080:2080:2080) (2115:2115:2115))
        (PORT datad (401:401:401) (395:395:395))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1798:1798:1798))
        (PORT datac (1652:1652:1652) (1648:1648:1648))
        (PORT datad (641:641:641) (649:649:649))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (302:302:302))
        (PORT datab (1629:1629:1629) (1574:1574:1574))
        (PORT datac (1705:1705:1705) (1745:1745:1745))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (297:297:297))
        (PORT datac (2081:2081:2081) (2115:2115:2115))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (813:813:813))
        (PORT datab (723:723:723) (739:739:739))
        (PORT datac (4904:4904:4904) (5054:5054:5054))
        (PORT datad (271:271:271) (315:315:315))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1365:1365:1365) (1371:1371:1371))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (1996:1996:1996) (1961:1961:1961))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1605:1605:1605) (1577:1577:1577))
        (PORT datac (202:202:202) (241:241:241))
        (PORT datad (1673:1673:1673) (1686:1686:1686))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (683:683:683))
        (PORT datad (1993:1993:1993) (2007:2007:2007))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1398:1398:1398))
        (PORT datac (1760:1760:1760) (1793:1793:1793))
        (PORT datad (368:368:368) (384:384:384))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1617:1617:1617))
        (PORT datab (257:257:257) (301:301:301))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1699:1699:1699) (1717:1717:1717))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (646:646:646) (647:647:647))
        (PORT datad (2013:2013:2013) (2028:2028:2028))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1439:1439:1439))
        (PORT datac (1746:1746:1746) (1794:1794:1794))
        (PORT datad (630:630:630) (636:636:636))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1574:1574:1574))
        (PORT datab (247:247:247) (295:295:295))
        (PORT datac (1703:1703:1703) (1743:1743:1743))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (251:251:251))
        (PORT datad (2013:2013:2013) (2027:2027:2027))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
)
