ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB159:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  45:Core/Src/main.c **** #pragma location=0x30040000
  46:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  47:Core/Src/main.c **** #pragma location=0x30040060
  48:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** __attribute__((at(0x30040000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  53:Core/Src/main.c **** __attribute__((at(0x30040060))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  56:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  57:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** #endif
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** ETH_HandleTypeDef heth;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** UART_HandleTypeDef huart2;
  70:Core/Src/main.c **** UART_HandleTypeDef huart3;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE BEGIN PV */
  75:Core/Src/main.c **** uint8_t RxTempBuf[1] = "\0";
  76:Core/Src/main.c **** uint8_t TRANS_FLAG = 0;
  77:Core/Src/main.c **** int cnt = 0;
  78:Core/Src/main.c **** uint8_t RxFRAME[1024] = { 0 }; 
  79:Core/Src/main.c **** /* USER CODE END PV */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  82:Core/Src/main.c **** void SystemClock_Config(void);
  83:Core/Src/main.c **** static void MX_GPIO_Init(void);
  84:Core/Src/main.c **** static void MX_ETH_Init(void);
  85:Core/Src/main.c **** static void MX_SPI1_Init(void);
  86:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  87:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  88:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  89:Core/Src/main.c **** static void MX_TIM1_Init(void);
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 3


  90:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END PFP */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.c **** void delay_us (uint16_t us) {
  97:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim1,0);
  98:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
  99:Core/Src/main.c **** }
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** void LCD_SEND_BYTE(uint8_t* bytes) {
 102:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, bytes, 3, 5000);
 103:Core/Src/main.c ****   delay_us(3);
 104:Core/Src/main.c **** }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** void LCD_WRITE_COMMAND(uint8_t command_hex) {
 107:Core/Src/main.c ****   uint8_t _comm[3] = {
 108:Core/Src/main.c ****     0xF8,
 109:Core/Src/main.c ****     command_hex & 0xF0,
 110:Core/Src/main.c ****     (command_hex << 4) & 0xF0
 111:Core/Src/main.c ****   };
 112:Core/Src/main.c ****   LCD_SEND_BYTE(_comm);
 113:Core/Src/main.c **** }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** void LCD_WRITE_CHAR(uint8_t char_hex) {
 116:Core/Src/main.c ****   uint8_t _comm[3] = {
 117:Core/Src/main.c ****     0xFA,
 118:Core/Src/main.c ****     char_hex & 0xF0,
 119:Core/Src/main.c ****     (char_hex << 4) & 0xF0
 120:Core/Src/main.c ****   };
 121:Core/Src/main.c ****   LCD_SEND_BYTE(_comm);
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** void DrawFullScreen(uint8_t *p)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   int ygroup,x,y,i;
 127:Core/Src/main.c ****   int temp;
 128:Core/Src/main.c ****   int tmp;
 129:Core/Src/main.c ****           
 130:Core/Src/main.c ****   for(ygroup=0;ygroup<64;ygroup++) {
 131:Core/Src/main.c ****     if(ygroup<32) {
 132:Core/Src/main.c ****       x=0x80;
 133:Core/Src/main.c ****       y=ygroup+0x80;
 134:Core/Src/main.c ****     }
 135:Core/Src/main.c ****     else {
 136:Core/Src/main.c ****       x=0x88;
 137:Core/Src/main.c ****       y=ygroup-32+0x80;    
 138:Core/Src/main.c ****     }         
 139:Core/Src/main.c ****     LCD_WRITE_COMMAND(0x36);      
 140:Core/Src/main.c ****     LCD_WRITE_COMMAND(y);
 141:Core/Src/main.c ****     LCD_WRITE_COMMAND(x);
 142:Core/Src/main.c ****     LCD_WRITE_COMMAND(0x32);
 143:Core/Src/main.c ****     tmp=ygroup*16;
 144:Core/Src/main.c ****     for(i=0;i<16;i++) {
 145:Core/Src/main.c ****       temp=p[tmp++];
 146:Core/Src/main.c ****       LCD_WRITE_CHAR(temp);
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 4


 147:Core/Src/main.c ****     }
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x34);
 150:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x36);
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** void LCD_INIT() {
 154:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x30);
 155:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x0c);
 156:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 157:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x06);
 158:Core/Src/main.c ****   // LCD_WRITE_COMMAND(0x02);
 159:Core/Src/main.c **** }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** void LCD_CLEAR() {  
 162:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 163:Core/Src/main.c ****   HAL_Delay(1);
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** /* USER CODE END 0 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * @brief  The application entry point.
 169:Core/Src/main.c ****   * @retval int
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c **** int main(void)
 172:Core/Src/main.c **** {
 173:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE END 1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 180:Core/Src/main.c ****   HAL_Init();
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END Init */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* Configure the system clock */
 187:Core/Src/main.c ****   SystemClock_Config();
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE END SysInit */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* Initialize all configured peripherals */
 194:Core/Src/main.c ****   MX_GPIO_Init();
 195:Core/Src/main.c ****   MX_ETH_Init();
 196:Core/Src/main.c ****   MX_SPI1_Init();
 197:Core/Src/main.c ****   MX_USART2_UART_Init();
 198:Core/Src/main.c ****   MX_USART3_UART_Init();
 199:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 200:Core/Src/main.c ****   MX_TIM1_Init();
 201:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 202:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim1);
 203:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart2, RxTempBuf, 1);
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 5


 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   LCD_INIT();
 206:Core/Src/main.c ****   HAL_Delay(100);
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   char msg[] = "Waiting Frame...";
 209:Core/Src/main.c ****   for(int i=0;i<strlen(msg);i++) {
 210:Core/Src/main.c ****     uint8_t _c = msg[i];
 211:Core/Src/main.c ****     LCD_WRITE_CHAR(_c);
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x0C);
 214:Core/Src/main.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 215:Core/Src/main.c ****   HAL_Delay(500);
 216:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 217:Core/Src/main.c ****   HAL_Delay(100);
 218:Core/Src/main.c ****   /* USER CODE END 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* Infinite loop */
 221:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 222:Core/Src/main.c ****   uint8_t _req[] = "REQ";
 223:Core/Src/main.c ****   while (1)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     /* USER CODE END WHILE */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 228:Core/Src/main.c ****     if(TRANS_FLAG == 0) {
 229:Core/Src/main.c ****       delay_us(1);
 230:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, _req, 3, 100);
 231:Core/Src/main.c ****       TRANS_FLAG = 1;
 232:Core/Src/main.c ****     }
 233:Core/Src/main.c ****     if(TRANS_FLAG == 3) {
 234:Core/Src/main.c ****       LCD_CLEAR();
 235:Core/Src/main.c ****       DrawFullScreen(RxFRAME);
 236:Core/Src/main.c ****       TRANS_FLAG = 0;
 237:Core/Src/main.c ****     }
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE END 3 */
 240:Core/Src/main.c **** }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** /**
 243:Core/Src/main.c ****   * @brief System Clock Configuration
 244:Core/Src/main.c ****   * @retval None
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c **** void SystemClock_Config(void)
 247:Core/Src/main.c **** {
 248:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 249:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /** Supply configuration update enable
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 256:Core/Src/main.c ****   */
 257:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 260:Core/Src/main.c **** 
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 6


 261:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 262:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 265:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 270:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 271:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 272:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 276:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 284:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 285:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 286:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 287:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 288:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 289:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c **** }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** /**
 301:Core/Src/main.c ****   * @brief ETH Initialization Function
 302:Core/Src/main.c ****   * @param None
 303:Core/Src/main.c ****   * @retval None
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c **** static void MX_ETH_Init(void)
 306:Core/Src/main.c **** {
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****    static uint8_t MACAddr[6];
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 317:Core/Src/main.c ****   heth.Instance = ETH;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 7


 318:Core/Src/main.c ****   MACAddr[0] = 0x00;
 319:Core/Src/main.c ****   MACAddr[1] = 0x80;
 320:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 321:Core/Src/main.c ****   MACAddr[3] = 0x00;
 322:Core/Src/main.c ****   MACAddr[4] = 0x00;
 323:Core/Src/main.c ****   MACAddr[5] = 0x00;
 324:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 325:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 326:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 327:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 328:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 340:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 341:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 342:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 343:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /**
 350:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 351:Core/Src/main.c ****   * @param None
 352:Core/Src/main.c ****   * @retval None
 353:Core/Src/main.c ****   */
 354:Core/Src/main.c **** static void MX_SPI1_Init(void)
 355:Core/Src/main.c **** {
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 364:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 365:Core/Src/main.c ****   hspi1.Instance = SPI1;
 366:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 367:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 368:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 369:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 370:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 371:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 372:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 373:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 374:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 8


 375:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 376:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 377:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 378:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 379:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 380:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 381:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 382:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 383:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 384:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 385:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 386:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 387:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 388:Core/Src/main.c ****   {
 389:Core/Src/main.c ****     Error_Handler();
 390:Core/Src/main.c ****   }
 391:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 399:Core/Src/main.c ****   * @param None
 400:Core/Src/main.c ****   * @retval None
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c **** static void MX_TIM1_Init(void)
 403:Core/Src/main.c **** {
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 410:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 415:Core/Src/main.c ****   htim1.Instance = TIM1;
 416:Core/Src/main.c ****   htim1.Init.Prescaler = 400-1;
 417:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 418:Core/Src/main.c ****   htim1.Init.Period = 65535;
 419:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 420:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 421:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 422:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 427:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****     Error_Handler();
 430:Core/Src/main.c ****   }
 431:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 9


 432:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 433:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 434:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 435:Core/Src/main.c ****   {
 436:Core/Src/main.c ****     Error_Handler();
 437:Core/Src/main.c ****   }
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c **** }
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** /**
 445:Core/Src/main.c ****   * @brief USART2 Initialization Function
 446:Core/Src/main.c ****   * @param None
 447:Core/Src/main.c ****   * @retval None
 448:Core/Src/main.c ****   */
 449:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 450:Core/Src/main.c **** {
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 459:Core/Src/main.c ****   huart2.Instance = USART2;
 460:Core/Src/main.c ****   huart2.Init.BaudRate = 460800;
 461:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 462:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 463:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 464:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 465:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 466:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 467:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 468:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 469:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 470:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 471:Core/Src/main.c ****   {
 472:Core/Src/main.c ****     Error_Handler();
 473:Core/Src/main.c ****   }
 474:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 479:Core/Src/main.c ****   {
 480:Core/Src/main.c ****     Error_Handler();
 481:Core/Src/main.c ****   }
 482:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 483:Core/Src/main.c ****   {
 484:Core/Src/main.c ****     Error_Handler();
 485:Core/Src/main.c ****   }
 486:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 487:Core/Src/main.c **** 
 488:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 10


 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** }
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** /**
 493:Core/Src/main.c ****   * @brief USART3 Initialization Function
 494:Core/Src/main.c ****   * @param None
 495:Core/Src/main.c ****   * @retval None
 496:Core/Src/main.c ****   */
 497:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 498:Core/Src/main.c **** {
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 507:Core/Src/main.c ****   huart3.Instance = USART3;
 508:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 509:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 510:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 511:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 512:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 513:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 514:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 515:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 516:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 517:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 518:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****     Error_Handler();
 521:Core/Src/main.c ****   }
 522:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 523:Core/Src/main.c ****   {
 524:Core/Src/main.c ****     Error_Handler();
 525:Core/Src/main.c ****   }
 526:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 527:Core/Src/main.c ****   {
 528:Core/Src/main.c ****     Error_Handler();
 529:Core/Src/main.c ****   }
 530:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 531:Core/Src/main.c ****   {
 532:Core/Src/main.c ****     Error_Handler();
 533:Core/Src/main.c ****   }
 534:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** }
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** /**
 541:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 542:Core/Src/main.c ****   * @param None
 543:Core/Src/main.c ****   * @retval None
 544:Core/Src/main.c ****   */
 545:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 11


 546:Core/Src/main.c **** {
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 557:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 558:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 559:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 560:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 561:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 562:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 563:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 564:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 565:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 566:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 567:Core/Src/main.c ****   {
 568:Core/Src/main.c ****     Error_Handler();
 569:Core/Src/main.c ****   }
 570:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c **** }
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** /**
 577:Core/Src/main.c ****   * @brief GPIO Initialization Function
 578:Core/Src/main.c ****   * @param None
 579:Core/Src/main.c ****   * @retval None
 580:Core/Src/main.c ****   */
 581:Core/Src/main.c **** static void MX_GPIO_Init(void)
 582:Core/Src/main.c **** {
  27              		.loc 1 582 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8CB0     		sub	sp, sp, #48
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 72
 583:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 583 3 view .LVU1
  44              		.loc 1 583 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 12


  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 584:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 585:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 588:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 588 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 588 3 view .LVU4
  54              		.loc 1 588 3 view .LVU5
  55 0012 4F4B     		ldr	r3, .L3
  56 0014 D3F8E020 		ldr	r2, [r3, #224]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c C3F8E020 		str	r2, [r3, #224]
  59              		.loc 1 588 3 view .LVU6
  60 0020 D3F8E020 		ldr	r2, [r3, #224]
  61 0024 02F00402 		and	r2, r2, #4
  62 0028 0092     		str	r2, [sp]
  63              		.loc 1 588 3 view .LVU7
  64 002a 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 588 3 view .LVU8
 589:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 589 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 589 3 view .LVU10
  70              		.loc 1 589 3 view .LVU11
  71 002c D3F8E020 		ldr	r2, [r3, #224]
  72 0030 42F08002 		orr	r2, r2, #128
  73 0034 C3F8E020 		str	r2, [r3, #224]
  74              		.loc 1 589 3 view .LVU12
  75 0038 D3F8E020 		ldr	r2, [r3, #224]
  76 003c 02F08002 		and	r2, r2, #128
  77 0040 0192     		str	r2, [sp, #4]
  78              		.loc 1 589 3 view .LVU13
  79 0042 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 589 3 view .LVU14
 590:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 590 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 590 3 view .LVU16
  85              		.loc 1 590 3 view .LVU17
  86 0044 D3F8E020 		ldr	r2, [r3, #224]
  87 0048 42F00102 		orr	r2, r2, #1
  88 004c C3F8E020 		str	r2, [r3, #224]
  89              		.loc 1 590 3 view .LVU18
  90 0050 D3F8E020 		ldr	r2, [r3, #224]
  91 0054 02F00102 		and	r2, r2, #1
  92 0058 0292     		str	r2, [sp, #8]
  93              		.loc 1 590 3 view .LVU19
  94 005a 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 13


  96              		.loc 1 590 3 view .LVU20
 591:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 591 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 591 3 view .LVU22
 100              		.loc 1 591 3 view .LVU23
 101 005c D3F8E020 		ldr	r2, [r3, #224]
 102 0060 42F00202 		orr	r2, r2, #2
 103 0064 C3F8E020 		str	r2, [r3, #224]
 104              		.loc 1 591 3 view .LVU24
 105 0068 D3F8E020 		ldr	r2, [r3, #224]
 106 006c 02F00202 		and	r2, r2, #2
 107 0070 0392     		str	r2, [sp, #12]
 108              		.loc 1 591 3 view .LVU25
 109 0072 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 591 3 view .LVU26
 592:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 592 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 592 3 view .LVU28
 115              		.loc 1 592 3 view .LVU29
 116 0074 D3F8E020 		ldr	r2, [r3, #224]
 117 0078 42F00802 		orr	r2, r2, #8
 118 007c C3F8E020 		str	r2, [r3, #224]
 119              		.loc 1 592 3 view .LVU30
 120 0080 D3F8E020 		ldr	r2, [r3, #224]
 121 0084 02F00802 		and	r2, r2, #8
 122 0088 0492     		str	r2, [sp, #16]
 123              		.loc 1 592 3 view .LVU31
 124 008a 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 592 3 view .LVU32
 593:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 127              		.loc 1 593 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 593 3 view .LVU34
 130              		.loc 1 593 3 view .LVU35
 131 008c D3F8E020 		ldr	r2, [r3, #224]
 132 0090 42F04002 		orr	r2, r2, #64
 133 0094 C3F8E020 		str	r2, [r3, #224]
 134              		.loc 1 593 3 view .LVU36
 135 0098 D3F8E020 		ldr	r2, [r3, #224]
 136 009c 02F04002 		and	r2, r2, #64
 137 00a0 0592     		str	r2, [sp, #20]
 138              		.loc 1 593 3 view .LVU37
 139 00a2 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 593 3 view .LVU38
 594:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 142              		.loc 1 594 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 594 3 view .LVU40
 145              		.loc 1 594 3 view .LVU41
 146 00a4 D3F8E020 		ldr	r2, [r3, #224]
 147 00a8 42F01002 		orr	r2, r2, #16
 148 00ac C3F8E020 		str	r2, [r3, #224]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 14


 149              		.loc 1 594 3 view .LVU42
 150 00b0 D3F8E030 		ldr	r3, [r3, #224]
 151 00b4 03F01003 		and	r3, r3, #16
 152 00b8 0693     		str	r3, [sp, #24]
 153              		.loc 1 594 3 view .LVU43
 154 00ba 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 594 3 view .LVU44
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 597:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 157              		.loc 1 597 3 view .LVU45
 158 00bc DFF8A480 		ldr	r8, .L3+20
 159 00c0 2246     		mov	r2, r4
 160 00c2 44F20101 		movw	r1, #16385
 161 00c6 4046     		mov	r0, r8
 162 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 163              	.LVL0:
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 600:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 164              		.loc 1 600 3 view .LVU46
 165 00cc 214F     		ldr	r7, .L3+4
 166 00ce 2246     		mov	r2, r4
 167 00d0 4FF48061 		mov	r1, #1024
 168 00d4 3846     		mov	r0, r7
 169 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL1:
 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 603:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 171              		.loc 1 603 3 view .LVU47
 172 00da 1F4E     		ldr	r6, .L3+8
 173 00dc 2246     		mov	r2, r4
 174 00de 0221     		movs	r1, #2
 175 00e0 3046     		mov	r0, r6
 176 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 177              	.LVL2:
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 606:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 178              		.loc 1 606 3 view .LVU48
 179              		.loc 1 606 23 is_stmt 0 view .LVU49
 180 00e6 4FF40053 		mov	r3, #8192
 181 00ea 0793     		str	r3, [sp, #28]
 607:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 182              		.loc 1 607 3 is_stmt 1 view .LVU50
 183              		.loc 1 607 24 is_stmt 0 view .LVU51
 184 00ec 0894     		str	r4, [sp, #32]
 608:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 608 3 is_stmt 1 view .LVU52
 186              		.loc 1 608 24 is_stmt 0 view .LVU53
 187 00ee 0994     		str	r4, [sp, #36]
 609:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 188              		.loc 1 609 3 is_stmt 1 view .LVU54
 189 00f0 07A9     		add	r1, sp, #28
 190 00f2 1A48     		ldr	r0, .L3+12
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 15


 191 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL3:
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin */
 612:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 193              		.loc 1 612 3 view .LVU55
 194              		.loc 1 612 23 is_stmt 0 view .LVU56
 195 00f8 44F20103 		movw	r3, #16385
 196 00fc 0793     		str	r3, [sp, #28]
 613:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 197              		.loc 1 613 3 is_stmt 1 view .LVU57
 198              		.loc 1 613 24 is_stmt 0 view .LVU58
 199 00fe 0125     		movs	r5, #1
 200 0100 0895     		str	r5, [sp, #32]
 614:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 614 3 is_stmt 1 view .LVU59
 202              		.loc 1 614 24 is_stmt 0 view .LVU60
 203 0102 0994     		str	r4, [sp, #36]
 615:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204              		.loc 1 615 3 is_stmt 1 view .LVU61
 205              		.loc 1 615 25 is_stmt 0 view .LVU62
 206 0104 0A94     		str	r4, [sp, #40]
 616:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 616 3 is_stmt 1 view .LVU63
 208 0106 07A9     		add	r1, sp, #28
 209 0108 4046     		mov	r0, r8
 210 010a FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL4:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
 619:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 212              		.loc 1 619 3 view .LVU64
 213              		.loc 1 619 23 is_stmt 0 view .LVU65
 214 010e 4FF48063 		mov	r3, #1024
 215 0112 0793     		str	r3, [sp, #28]
 620:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 216              		.loc 1 620 3 is_stmt 1 view .LVU66
 217              		.loc 1 620 24 is_stmt 0 view .LVU67
 218 0114 0895     		str	r5, [sp, #32]
 621:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 621 3 is_stmt 1 view .LVU68
 220              		.loc 1 621 24 is_stmt 0 view .LVU69
 221 0116 0994     		str	r4, [sp, #36]
 622:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 622 3 is_stmt 1 view .LVU70
 223              		.loc 1 622 25 is_stmt 0 view .LVU71
 224 0118 0A94     		str	r4, [sp, #40]
 623:Core/Src/main.c ****   HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 225              		.loc 1 623 3 is_stmt 1 view .LVU72
 226 011a 07A9     		add	r1, sp, #28
 227 011c 3846     		mov	r0, r7
 228 011e FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL5:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
 626:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 230              		.loc 1 626 3 view .LVU73
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 16


 231              		.loc 1 626 23 is_stmt 0 view .LVU74
 232 0122 8023     		movs	r3, #128
 233 0124 0793     		str	r3, [sp, #28]
 627:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 234              		.loc 1 627 3 is_stmt 1 view .LVU75
 235              		.loc 1 627 24 is_stmt 0 view .LVU76
 236 0126 4FF48813 		mov	r3, #1114112
 237 012a 0893     		str	r3, [sp, #32]
 628:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 628 3 is_stmt 1 view .LVU77
 239              		.loc 1 628 24 is_stmt 0 view .LVU78
 240 012c 0994     		str	r4, [sp, #36]
 629:Core/Src/main.c ****   HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 241              		.loc 1 629 3 is_stmt 1 view .LVU79
 242 012e 07A9     		add	r1, sp, #28
 243 0130 0B48     		ldr	r0, .L3+16
 244 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL6:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 632:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 246              		.loc 1 632 3 view .LVU80
 247              		.loc 1 632 23 is_stmt 0 view .LVU81
 248 0136 0223     		movs	r3, #2
 249 0138 0793     		str	r3, [sp, #28]
 633:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 250              		.loc 1 633 3 is_stmt 1 view .LVU82
 251              		.loc 1 633 24 is_stmt 0 view .LVU83
 252 013a 0895     		str	r5, [sp, #32]
 634:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 634 3 is_stmt 1 view .LVU84
 254              		.loc 1 634 24 is_stmt 0 view .LVU85
 255 013c 0994     		str	r4, [sp, #36]
 635:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 635 3 is_stmt 1 view .LVU86
 257              		.loc 1 635 25 is_stmt 0 view .LVU87
 258 013e 0A94     		str	r4, [sp, #40]
 636:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 636 3 is_stmt 1 view .LVU88
 260 0140 07A9     		add	r1, sp, #28
 261 0142 3046     		mov	r0, r6
 262 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL7:
 637:Core/Src/main.c **** 
 638:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 639:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 640:Core/Src/main.c **** }
 264              		.loc 1 640 1 is_stmt 0 view .LVU89
 265 0148 0CB0     		add	sp, sp, #48
 266              	.LCFI2:
 267              		.cfi_def_cfa_offset 24
 268              		@ sp needed
 269 014a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 270              	.L4:
 271 014e 00BF     		.align	2
 272              	.L3:
 273 0150 00440258 		.word	1476543488
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 17


 274 0154 000C0258 		.word	1476529152
 275 0158 00100258 		.word	1476530176
 276 015c 00080258 		.word	1476528128
 277 0160 00180258 		.word	1476532224
 278 0164 00040258 		.word	1476527104
 279              		.cfi_endproc
 280              	.LFE159:
 282              		.section	.text.delay_us,"ax",%progbits
 283              		.align	1
 284              		.global	delay_us
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	delay_us:
 290              	.LVL8:
 291              	.LFB144:
  96:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim1,0);
 292              		.loc 1 96 29 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
  97:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 297              		.loc 1 97 2 view .LVU91
 298 0000 034B     		ldr	r3, .L7
 299 0002 1A68     		ldr	r2, [r3]
 300 0004 0023     		movs	r3, #0
 301 0006 5362     		str	r3, [r2, #36]
  98:Core/Src/main.c **** }
 302              		.loc 1 98 2 view .LVU92
 303              	.L6:
  98:Core/Src/main.c **** }
 304              		.loc 1 98 44 discriminator 1 view .LVU93
  98:Core/Src/main.c **** }
 305              		.loc 1 98 8 discriminator 1 view .LVU94
  98:Core/Src/main.c **** }
 306              		.loc 1 98 9 is_stmt 0 discriminator 1 view .LVU95
 307 0008 536A     		ldr	r3, [r2, #36]
  98:Core/Src/main.c **** }
 308              		.loc 1 98 8 discriminator 1 view .LVU96
 309 000a 8342     		cmp	r3, r0
 310 000c FCD3     		bcc	.L6
  99:Core/Src/main.c **** 
 311              		.loc 1 99 1 view .LVU97
 312 000e 7047     		bx	lr
 313              	.L8:
 314              		.align	2
 315              	.L7:
 316 0010 00000000 		.word	.LANCHOR0
 317              		.cfi_endproc
 318              	.LFE144:
 320              		.section	.text.LCD_SEND_BYTE,"ax",%progbits
 321              		.align	1
 322              		.global	LCD_SEND_BYTE
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 18


 327              	LCD_SEND_BYTE:
 328              	.LVL9:
 329              	.LFB145:
 101:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, bytes, 3, 5000);
 330              		.loc 1 101 36 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 101:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, bytes, 3, 5000);
 334              		.loc 1 101 36 is_stmt 0 view .LVU99
 335 0000 08B5     		push	{r3, lr}
 336              	.LCFI3:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
 340 0002 0146     		mov	r1, r0
 102:Core/Src/main.c ****   delay_us(3);
 341              		.loc 1 102 3 is_stmt 1 view .LVU100
 342 0004 41F28833 		movw	r3, #5000
 343 0008 0322     		movs	r2, #3
 344 000a 0348     		ldr	r0, .L11
 345              	.LVL10:
 102:Core/Src/main.c ****   delay_us(3);
 346              		.loc 1 102 3 is_stmt 0 view .LVU101
 347 000c FFF7FEFF 		bl	HAL_SPI_Transmit
 348              	.LVL11:
 103:Core/Src/main.c **** }
 349              		.loc 1 103 3 is_stmt 1 view .LVU102
 350 0010 0320     		movs	r0, #3
 351 0012 FFF7FEFF 		bl	delay_us
 352              	.LVL12:
 104:Core/Src/main.c **** 
 353              		.loc 1 104 1 is_stmt 0 view .LVU103
 354 0016 08BD     		pop	{r3, pc}
 355              	.L12:
 356              		.align	2
 357              	.L11:
 358 0018 00000000 		.word	.LANCHOR1
 359              		.cfi_endproc
 360              	.LFE145:
 362              		.section	.text.LCD_WRITE_COMMAND,"ax",%progbits
 363              		.align	1
 364              		.global	LCD_WRITE_COMMAND
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	LCD_WRITE_COMMAND:
 370              	.LVL13:
 371              	.LFB146:
 106:Core/Src/main.c ****   uint8_t _comm[3] = {
 372              		.loc 1 106 45 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 8
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 106:Core/Src/main.c ****   uint8_t _comm[3] = {
 376              		.loc 1 106 45 is_stmt 0 view .LVU105
 377 0000 00B5     		push	{lr}
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 19


 378              	.LCFI4:
 379              		.cfi_def_cfa_offset 4
 380              		.cfi_offset 14, -4
 381 0002 83B0     		sub	sp, sp, #12
 382              	.LCFI5:
 383              		.cfi_def_cfa_offset 16
 107:Core/Src/main.c ****     0xF8,
 384              		.loc 1 107 3 is_stmt 1 view .LVU106
 107:Core/Src/main.c ****     0xF8,
 385              		.loc 1 107 11 is_stmt 0 view .LVU107
 386 0004 F823     		movs	r3, #248
 387 0006 8DF80430 		strb	r3, [sp, #4]
 109:Core/Src/main.c ****     (command_hex << 4) & 0xF0
 388              		.loc 1 109 17 view .LVU108
 389 000a 00F0F003 		and	r3, r0, #240
 107:Core/Src/main.c ****     0xF8,
 390              		.loc 1 107 11 view .LVU109
 391 000e 8DF80530 		strb	r3, [sp, #5]
 110:Core/Src/main.c ****   };
 392              		.loc 1 110 18 view .LVU110
 393 0012 0001     		lsls	r0, r0, #4
 394              	.LVL14:
 107:Core/Src/main.c ****     0xF8,
 395              		.loc 1 107 11 view .LVU111
 396 0014 8DF80600 		strb	r0, [sp, #6]
 112:Core/Src/main.c **** }
 397              		.loc 1 112 3 is_stmt 1 view .LVU112
 398 0018 01A8     		add	r0, sp, #4
 399 001a FFF7FEFF 		bl	LCD_SEND_BYTE
 400              	.LVL15:
 113:Core/Src/main.c **** 
 401              		.loc 1 113 1 is_stmt 0 view .LVU113
 402 001e 03B0     		add	sp, sp, #12
 403              	.LCFI6:
 404              		.cfi_def_cfa_offset 4
 405              		@ sp needed
 406 0020 5DF804FB 		ldr	pc, [sp], #4
 407              		.cfi_endproc
 408              	.LFE146:
 410              		.section	.text.LCD_WRITE_CHAR,"ax",%progbits
 411              		.align	1
 412              		.global	LCD_WRITE_CHAR
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	LCD_WRITE_CHAR:
 418              	.LVL16:
 419              	.LFB147:
 115:Core/Src/main.c ****   uint8_t _comm[3] = {
 420              		.loc 1 115 39 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 8
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 115:Core/Src/main.c ****   uint8_t _comm[3] = {
 424              		.loc 1 115 39 is_stmt 0 view .LVU115
 425 0000 00B5     		push	{lr}
 426              	.LCFI7:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 20


 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 14, -4
 429 0002 83B0     		sub	sp, sp, #12
 430              	.LCFI8:
 431              		.cfi_def_cfa_offset 16
 116:Core/Src/main.c ****     0xFA,
 432              		.loc 1 116 3 is_stmt 1 view .LVU116
 116:Core/Src/main.c ****     0xFA,
 433              		.loc 1 116 11 is_stmt 0 view .LVU117
 434 0004 FA23     		movs	r3, #250
 435 0006 8DF80430 		strb	r3, [sp, #4]
 118:Core/Src/main.c ****     (char_hex << 4) & 0xF0
 436              		.loc 1 118 14 view .LVU118
 437 000a 00F0F003 		and	r3, r0, #240
 116:Core/Src/main.c ****     0xFA,
 438              		.loc 1 116 11 view .LVU119
 439 000e 8DF80530 		strb	r3, [sp, #5]
 119:Core/Src/main.c ****   };
 440              		.loc 1 119 15 view .LVU120
 441 0012 0001     		lsls	r0, r0, #4
 442              	.LVL17:
 116:Core/Src/main.c ****     0xFA,
 443              		.loc 1 116 11 view .LVU121
 444 0014 8DF80600 		strb	r0, [sp, #6]
 121:Core/Src/main.c **** }
 445              		.loc 1 121 3 is_stmt 1 view .LVU122
 446 0018 01A8     		add	r0, sp, #4
 447 001a FFF7FEFF 		bl	LCD_SEND_BYTE
 448              	.LVL18:
 122:Core/Src/main.c **** 
 449              		.loc 1 122 1 is_stmt 0 view .LVU123
 450 001e 03B0     		add	sp, sp, #12
 451              	.LCFI9:
 452              		.cfi_def_cfa_offset 4
 453              		@ sp needed
 454 0020 5DF804FB 		ldr	pc, [sp], #4
 455              		.cfi_endproc
 456              	.LFE147:
 458              		.section	.text.DrawFullScreen,"ax",%progbits
 459              		.align	1
 460              		.global	DrawFullScreen
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	DrawFullScreen:
 466              	.LVL19:
 467              	.LFB148:
 125:Core/Src/main.c ****   int ygroup,x,y,i;
 468              		.loc 1 125 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 125:Core/Src/main.c ****   int ygroup,x,y,i;
 472              		.loc 1 125 1 is_stmt 0 view .LVU125
 473 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 474              	.LCFI10:
 475              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 21


 476              		.cfi_offset 3, -24
 477              		.cfi_offset 4, -20
 478              		.cfi_offset 5, -16
 479              		.cfi_offset 6, -12
 480              		.cfi_offset 7, -8
 481              		.cfi_offset 14, -4
 482 0002 0646     		mov	r6, r0
 126:Core/Src/main.c ****   int temp;
 483              		.loc 1 126 3 is_stmt 1 view .LVU126
 127:Core/Src/main.c ****   int tmp;
 484              		.loc 1 127 3 view .LVU127
 128:Core/Src/main.c ****           
 485              		.loc 1 128 3 view .LVU128
 130:Core/Src/main.c ****     if(ygroup<32) {
 486              		.loc 1 130 3 view .LVU129
 487              	.LVL20:
 130:Core/Src/main.c ****     if(ygroup<32) {
 488              		.loc 1 130 13 is_stmt 0 view .LVU130
 489 0004 0027     		movs	r7, #0
 130:Core/Src/main.c ****     if(ygroup<32) {
 490              		.loc 1 130 3 view .LVU131
 491 0006 0CE0     		b	.L18
 492              	.LVL21:
 493              	.L19:
 136:Core/Src/main.c ****       y=ygroup-32+0x80;    
 494              		.loc 1 136 7 is_stmt 1 view .LVU132
 137:Core/Src/main.c ****     }         
 495              		.loc 1 137 7 view .LVU133
 137:Core/Src/main.c ****     }         
 496              		.loc 1 137 8 is_stmt 0 view .LVU134
 497 0008 07F16005 		add	r5, r7, #96
 498              	.LVL22:
 136:Core/Src/main.c ****       y=ygroup-32+0x80;    
 499              		.loc 1 136 8 view .LVU135
 500 000c 8824     		movs	r4, #136
 501 000e 0FE0     		b	.L20
 502              	.LVL23:
 503              	.L22:
 145:Core/Src/main.c ****       LCD_WRITE_CHAR(temp);
 504              		.loc 1 145 7 is_stmt 1 discriminator 3 view .LVU136
 145:Core/Src/main.c ****       LCD_WRITE_CHAR(temp);
 505              		.loc 1 145 17 is_stmt 0 discriminator 3 view .LVU137
 506 0010 5D1C     		adds	r5, r3, #1
 507              	.LVL24:
 146:Core/Src/main.c ****     }
 508              		.loc 1 146 7 is_stmt 1 discriminator 3 view .LVU138
 509 0012 F05C     		ldrb	r0, [r6, r3]	@ zero_extendqisi2
 510              	.LVL25:
 146:Core/Src/main.c ****     }
 511              		.loc 1 146 7 is_stmt 0 discriminator 3 view .LVU139
 512 0014 FFF7FEFF 		bl	LCD_WRITE_CHAR
 513              	.LVL26:
 144:Core/Src/main.c ****       temp=p[tmp++];
 514              		.loc 1 144 18 is_stmt 1 discriminator 3 view .LVU140
 144:Core/Src/main.c ****       temp=p[tmp++];
 515              		.loc 1 144 19 is_stmt 0 discriminator 3 view .LVU141
 516 0018 0134     		adds	r4, r4, #1
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 22


 517              	.LVL27:
 145:Core/Src/main.c ****       LCD_WRITE_CHAR(temp);
 518              		.loc 1 145 17 discriminator 3 view .LVU142
 519 001a 2B46     		mov	r3, r5
 520              	.LVL28:
 521              	.L21:
 144:Core/Src/main.c ****       temp=p[tmp++];
 522              		.loc 1 144 13 is_stmt 1 discriminator 1 view .LVU143
 144:Core/Src/main.c ****       temp=p[tmp++];
 523              		.loc 1 144 5 is_stmt 0 discriminator 1 view .LVU144
 524 001c 0F2C     		cmp	r4, #15
 525 001e F7DD     		ble	.L22
 130:Core/Src/main.c ****     if(ygroup<32) {
 526              		.loc 1 130 26 is_stmt 1 discriminator 2 view .LVU145
 130:Core/Src/main.c ****     if(ygroup<32) {
 527              		.loc 1 130 32 is_stmt 0 discriminator 2 view .LVU146
 528 0020 0137     		adds	r7, r7, #1
 529              	.LVL29:
 530              	.L18:
 130:Core/Src/main.c ****     if(ygroup<32) {
 531              		.loc 1 130 16 is_stmt 1 discriminator 1 view .LVU147
 130:Core/Src/main.c ****     if(ygroup<32) {
 532              		.loc 1 130 3 is_stmt 0 discriminator 1 view .LVU148
 533 0022 3F2F     		cmp	r7, #63
 534 0024 13DC     		bgt	.L25
 131:Core/Src/main.c ****       x=0x80;
 535              		.loc 1 131 5 is_stmt 1 view .LVU149
 131:Core/Src/main.c ****       x=0x80;
 536              		.loc 1 131 7 is_stmt 0 view .LVU150
 537 0026 1F2F     		cmp	r7, #31
 538 0028 EEDC     		bgt	.L19
 132:Core/Src/main.c ****       y=ygroup+0x80;
 539              		.loc 1 132 7 is_stmt 1 view .LVU151
 540              	.LVL30:
 133:Core/Src/main.c ****     }
 541              		.loc 1 133 7 view .LVU152
 133:Core/Src/main.c ****     }
 542              		.loc 1 133 8 is_stmt 0 view .LVU153
 543 002a 07F18005 		add	r5, r7, #128
 544              	.LVL31:
 132:Core/Src/main.c ****       y=ygroup+0x80;
 545              		.loc 1 132 8 view .LVU154
 546 002e 8024     		movs	r4, #128
 547              	.LVL32:
 548              	.L20:
 139:Core/Src/main.c ****     LCD_WRITE_COMMAND(y);
 549              		.loc 1 139 5 is_stmt 1 view .LVU155
 550 0030 3620     		movs	r0, #54
 551 0032 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 552              	.LVL33:
 140:Core/Src/main.c ****     LCD_WRITE_COMMAND(x);
 553              		.loc 1 140 5 view .LVU156
 554 0036 E8B2     		uxtb	r0, r5
 555 0038 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 556              	.LVL34:
 141:Core/Src/main.c ****     LCD_WRITE_COMMAND(0x32);
 557              		.loc 1 141 5 view .LVU157
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 23


 558 003c 2046     		mov	r0, r4
 559 003e FFF7FEFF 		bl	LCD_WRITE_COMMAND
 560              	.LVL35:
 142:Core/Src/main.c ****     tmp=ygroup*16;
 561              		.loc 1 142 5 view .LVU158
 562 0042 3220     		movs	r0, #50
 563 0044 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 564              	.LVL36:
 143:Core/Src/main.c ****     for(i=0;i<16;i++) {
 565              		.loc 1 143 5 view .LVU159
 143:Core/Src/main.c ****     for(i=0;i<16;i++) {
 566              		.loc 1 143 8 is_stmt 0 view .LVU160
 567 0048 3B01     		lsls	r3, r7, #4
 568              	.LVL37:
 144:Core/Src/main.c ****       temp=p[tmp++];
 569              		.loc 1 144 5 is_stmt 1 view .LVU161
 144:Core/Src/main.c ****       temp=p[tmp++];
 570              		.loc 1 144 10 is_stmt 0 view .LVU162
 571 004a 0024     		movs	r4, #0
 572              	.LVL38:
 144:Core/Src/main.c ****       temp=p[tmp++];
 573              		.loc 1 144 5 view .LVU163
 574 004c E6E7     		b	.L21
 575              	.LVL39:
 576              	.L25:
 149:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x36);
 577              		.loc 1 149 3 is_stmt 1 view .LVU164
 578 004e 3420     		movs	r0, #52
 579 0050 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 580              	.LVL40:
 150:Core/Src/main.c **** }
 581              		.loc 1 150 3 view .LVU165
 582 0054 3620     		movs	r0, #54
 583 0056 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 584              	.LVL41:
 151:Core/Src/main.c **** 
 585              		.loc 1 151 1 is_stmt 0 view .LVU166
 586 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 151:Core/Src/main.c **** 
 587              		.loc 1 151 1 view .LVU167
 588              		.cfi_endproc
 589              	.LFE148:
 591              		.section	.text.LCD_INIT,"ax",%progbits
 592              		.align	1
 593              		.global	LCD_INIT
 594              		.syntax unified
 595              		.thumb
 596              		.thumb_func
 598              	LCD_INIT:
 599              	.LFB149:
 153:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x30);
 600              		.loc 1 153 17 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604 0000 08B5     		push	{r3, lr}
 605              	.LCFI11:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 24


 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 3, -8
 608              		.cfi_offset 14, -4
 154:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x0c);
 609              		.loc 1 154 3 view .LVU169
 610 0002 3020     		movs	r0, #48
 611 0004 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 612              	.LVL42:
 155:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 613              		.loc 1 155 3 view .LVU170
 614 0008 0C20     		movs	r0, #12
 615 000a FFF7FEFF 		bl	LCD_WRITE_COMMAND
 616              	.LVL43:
 156:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x06);
 617              		.loc 1 156 3 view .LVU171
 618 000e 0120     		movs	r0, #1
 619 0010 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 620              	.LVL44:
 157:Core/Src/main.c ****   // LCD_WRITE_COMMAND(0x02);
 621              		.loc 1 157 3 view .LVU172
 622 0014 0620     		movs	r0, #6
 623 0016 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 624              	.LVL45:
 159:Core/Src/main.c **** 
 625              		.loc 1 159 1 is_stmt 0 view .LVU173
 626 001a 08BD     		pop	{r3, pc}
 627              		.cfi_endproc
 628              	.LFE149:
 630              		.section	.text.LCD_CLEAR,"ax",%progbits
 631              		.align	1
 632              		.global	LCD_CLEAR
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	LCD_CLEAR:
 638              	.LFB150:
 161:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 639              		.loc 1 161 18 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643 0000 08B5     		push	{r3, lr}
 644              	.LCFI12:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 3, -8
 647              		.cfi_offset 14, -4
 162:Core/Src/main.c ****   HAL_Delay(1);
 648              		.loc 1 162 3 view .LVU175
 649 0002 0120     		movs	r0, #1
 650 0004 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 651              	.LVL46:
 163:Core/Src/main.c **** }
 652              		.loc 1 163 3 view .LVU176
 653 0008 0120     		movs	r0, #1
 654 000a FFF7FEFF 		bl	HAL_Delay
 655              	.LVL47:
 164:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 25


 656              		.loc 1 164 1 is_stmt 0 view .LVU177
 657 000e 08BD     		pop	{r3, pc}
 658              		.cfi_endproc
 659              	.LFE150:
 661              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 662              		.align	1
 663              		.global	HAL_UART_RxCpltCallback
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 668              	HAL_UART_RxCpltCallback:
 669              	.LVL48:
 670              	.LFB160:
 641:Core/Src/main.c **** 
 642:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 643:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 671              		.loc 1 643 62 is_stmt 1 view -0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 0
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675              		.loc 1 643 62 is_stmt 0 view .LVU179
 676 0000 08B5     		push	{r3, lr}
 677              	.LCFI13:
 678              		.cfi_def_cfa_offset 8
 679              		.cfi_offset 3, -8
 680              		.cfi_offset 14, -4
 644:Core/Src/main.c ****   if(UartHandle->Instance == USART2) {
 681              		.loc 1 644 3 is_stmt 1 view .LVU180
 682              		.loc 1 644 16 is_stmt 0 view .LVU181
 683 0002 0268     		ldr	r2, [r0]
 684              		.loc 1 644 5 view .LVU182
 685 0004 114B     		ldr	r3, .L37
 686 0006 9A42     		cmp	r2, r3
 687 0008 00D0     		beq	.L35
 688              	.LVL49:
 689              	.L30:
 645:Core/Src/main.c ****     RxFRAME[cnt] = RxTempBuf[0];
 646:Core/Src/main.c ****     cnt++;
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****     if(cnt >= 1024) {
 649:Core/Src/main.c ****       TRANS_FLAG = 2;
 650:Core/Src/main.c ****     }
 651:Core/Src/main.c **** 
 652:Core/Src/main.c ****     switch (TRANS_FLAG) {
 653:Core/Src/main.c ****       case 1:
 654:Core/Src/main.c ****         break;
 655:Core/Src/main.c ****       
 656:Core/Src/main.c ****       case 2:
 657:Core/Src/main.c ****         TRANS_FLAG = 3;
 658:Core/Src/main.c ****         cnt = 0;
 659:Core/Src/main.c ****         break;
 660:Core/Src/main.c ****       
 661:Core/Src/main.c ****       default:
 662:Core/Src/main.c ****         break;
 663:Core/Src/main.c ****     }
 664:Core/Src/main.c ****     HAL_UART_Receive_IT(&huart2, RxTempBuf, 1);
 665:Core/Src/main.c ****   }
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 26


 666:Core/Src/main.c **** }
 690              		.loc 1 666 1 view .LVU183
 691 000a 08BD     		pop	{r3, pc}
 692              	.LVL50:
 693              	.L35:
 645:Core/Src/main.c ****     RxFRAME[cnt] = RxTempBuf[0];
 694              		.loc 1 645 5 is_stmt 1 view .LVU184
 645:Core/Src/main.c ****     RxFRAME[cnt] = RxTempBuf[0];
 695              		.loc 1 645 12 is_stmt 0 view .LVU185
 696 000c 104A     		ldr	r2, .L37+4
 697 000e 1368     		ldr	r3, [r2]
 645:Core/Src/main.c ****     RxFRAME[cnt] = RxTempBuf[0];
 698              		.loc 1 645 29 view .LVU186
 699 0010 1049     		ldr	r1, .L37+8
 700 0012 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 701              	.LVL51:
 645:Core/Src/main.c ****     RxFRAME[cnt] = RxTempBuf[0];
 702              		.loc 1 645 18 view .LVU187
 703 0014 1049     		ldr	r1, .L37+12
 704 0016 C854     		strb	r0, [r1, r3]
 646:Core/Src/main.c **** 
 705              		.loc 1 646 5 is_stmt 1 view .LVU188
 646:Core/Src/main.c **** 
 706              		.loc 1 646 8 is_stmt 0 view .LVU189
 707 0018 0133     		adds	r3, r3, #1
 708 001a 1360     		str	r3, [r2]
 648:Core/Src/main.c ****       TRANS_FLAG = 2;
 709              		.loc 1 648 5 is_stmt 1 view .LVU190
 648:Core/Src/main.c ****       TRANS_FLAG = 2;
 710              		.loc 1 648 7 is_stmt 0 view .LVU191
 711 001c B3F5806F 		cmp	r3, #1024
 712 0020 02DB     		blt	.L32
 649:Core/Src/main.c ****     }
 713              		.loc 1 649 7 is_stmt 1 view .LVU192
 649:Core/Src/main.c ****     }
 714              		.loc 1 649 18 is_stmt 0 view .LVU193
 715 0022 0E4B     		ldr	r3, .L37+16
 716 0024 0222     		movs	r2, #2
 717 0026 1A70     		strb	r2, [r3]
 718              	.L32:
 652:Core/Src/main.c ****       case 1:
 719              		.loc 1 652 5 is_stmt 1 view .LVU194
 720 0028 0C4B     		ldr	r3, .L37+16
 721 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 722 002c 022B     		cmp	r3, #2
 723 002e 05D0     		beq	.L36
 724              	.L33:
 664:Core/Src/main.c ****   }
 725              		.loc 1 664 5 view .LVU195
 726 0030 0122     		movs	r2, #1
 727 0032 0849     		ldr	r1, .L37+8
 728 0034 0A48     		ldr	r0, .L37+20
 729 0036 FFF7FEFF 		bl	HAL_UART_Receive_IT
 730              	.LVL52:
 731              		.loc 1 666 1 is_stmt 0 view .LVU196
 732 003a E6E7     		b	.L30
 733              	.L36:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 27


 657:Core/Src/main.c ****         cnt = 0;
 734              		.loc 1 657 9 is_stmt 1 view .LVU197
 657:Core/Src/main.c ****         cnt = 0;
 735              		.loc 1 657 20 is_stmt 0 view .LVU198
 736 003c 074B     		ldr	r3, .L37+16
 737 003e 0322     		movs	r2, #3
 738 0040 1A70     		strb	r2, [r3]
 658:Core/Src/main.c ****         break;
 739              		.loc 1 658 9 is_stmt 1 view .LVU199
 658:Core/Src/main.c ****         break;
 740              		.loc 1 658 13 is_stmt 0 view .LVU200
 741 0042 034B     		ldr	r3, .L37+4
 742 0044 0022     		movs	r2, #0
 743 0046 1A60     		str	r2, [r3]
 659:Core/Src/main.c ****       
 744              		.loc 1 659 9 is_stmt 1 view .LVU201
 745 0048 F2E7     		b	.L33
 746              	.L38:
 747 004a 00BF     		.align	2
 748              	.L37:
 749 004c 00440040 		.word	1073759232
 750 0050 00000000 		.word	.LANCHOR2
 751 0054 00000000 		.word	.LANCHOR3
 752 0058 00000000 		.word	.LANCHOR4
 753 005c 00000000 		.word	.LANCHOR5
 754 0060 00000000 		.word	.LANCHOR6
 755              		.cfi_endproc
 756              	.LFE160:
 758              		.section	.text.Error_Handler,"ax",%progbits
 759              		.align	1
 760              		.global	Error_Handler
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	Error_Handler:
 766              	.LFB161:
 667:Core/Src/main.c **** /* USER CODE END 4 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /**
 670:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 671:Core/Src/main.c ****   * @retval None
 672:Core/Src/main.c ****   */
 673:Core/Src/main.c **** void Error_Handler(void)
 674:Core/Src/main.c **** {
 767              		.loc 1 674 1 view -0
 768              		.cfi_startproc
 769              		@ Volatile: function does not return.
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 675:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 676:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 677:Core/Src/main.c ****   __disable_irq();
 773              		.loc 1 677 3 view .LVU203
 774              	.LBB11:
 775              	.LBI11:
 776              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 28


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 29


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 30


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 31


 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 777              		.loc 2 207 27 view .LVU204
 778              	.LBB12:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 779              		.loc 2 209 3 view .LVU205
 780              		.syntax unified
 781              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 782 0000 72B6     		cpsid i
 783              	@ 0 "" 2
 784              		.thumb
 785              		.syntax unified
 786              	.L40:
 787              	.LBE12:
 788              	.LBE11:
 678:Core/Src/main.c ****   while (1)
 789              		.loc 1 678 3 discriminator 1 view .LVU206
 679:Core/Src/main.c ****   {
 680:Core/Src/main.c ****   }
 790              		.loc 1 680 3 discriminator 1 view .LVU207
 678:Core/Src/main.c ****   while (1)
 791              		.loc 1 678 9 discriminator 1 view .LVU208
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 32


 792 0002 FEE7     		b	.L40
 793              		.cfi_endproc
 794              	.LFE161:
 796              		.section	.text.MX_ETH_Init,"ax",%progbits
 797              		.align	1
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	MX_ETH_Init:
 803              	.LFB153:
 306:Core/Src/main.c **** 
 804              		.loc 1 306 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808 0000 10B5     		push	{r4, lr}
 809              	.LCFI14:
 810              		.cfi_def_cfa_offset 8
 811              		.cfi_offset 4, -8
 812              		.cfi_offset 14, -4
 312:Core/Src/main.c **** 
 813              		.loc 1 312 4 view .LVU210
 317:Core/Src/main.c ****   MACAddr[0] = 0x00;
 814              		.loc 1 317 3 view .LVU211
 317:Core/Src/main.c ****   MACAddr[0] = 0x00;
 815              		.loc 1 317 17 is_stmt 0 view .LVU212
 816 0002 1448     		ldr	r0, .L45
 817 0004 144B     		ldr	r3, .L45+4
 818 0006 0360     		str	r3, [r0]
 318:Core/Src/main.c ****   MACAddr[1] = 0x80;
 819              		.loc 1 318 3 is_stmt 1 view .LVU213
 318:Core/Src/main.c ****   MACAddr[1] = 0x80;
 820              		.loc 1 318 14 is_stmt 0 view .LVU214
 821 0008 144B     		ldr	r3, .L45+8
 822 000a 0022     		movs	r2, #0
 823 000c 1A70     		strb	r2, [r3]
 319:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 824              		.loc 1 319 3 is_stmt 1 view .LVU215
 319:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 825              		.loc 1 319 14 is_stmt 0 view .LVU216
 826 000e 8021     		movs	r1, #128
 827 0010 5970     		strb	r1, [r3, #1]
 320:Core/Src/main.c ****   MACAddr[3] = 0x00;
 828              		.loc 1 320 3 is_stmt 1 view .LVU217
 320:Core/Src/main.c ****   MACAddr[3] = 0x00;
 829              		.loc 1 320 14 is_stmt 0 view .LVU218
 830 0012 E121     		movs	r1, #225
 831 0014 9970     		strb	r1, [r3, #2]
 321:Core/Src/main.c ****   MACAddr[4] = 0x00;
 832              		.loc 1 321 3 is_stmt 1 view .LVU219
 321:Core/Src/main.c ****   MACAddr[4] = 0x00;
 833              		.loc 1 321 14 is_stmt 0 view .LVU220
 834 0016 DA70     		strb	r2, [r3, #3]
 322:Core/Src/main.c ****   MACAddr[5] = 0x00;
 835              		.loc 1 322 3 is_stmt 1 view .LVU221
 322:Core/Src/main.c ****   MACAddr[5] = 0x00;
 836              		.loc 1 322 14 is_stmt 0 view .LVU222
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 33


 837 0018 1A71     		strb	r2, [r3, #4]
 323:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 838              		.loc 1 323 3 is_stmt 1 view .LVU223
 323:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 839              		.loc 1 323 14 is_stmt 0 view .LVU224
 840 001a 5A71     		strb	r2, [r3, #5]
 324:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 841              		.loc 1 324 3 is_stmt 1 view .LVU225
 324:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 842              		.loc 1 324 21 is_stmt 0 view .LVU226
 843 001c 4360     		str	r3, [r0, #4]
 325:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 844              		.loc 1 325 3 is_stmt 1 view .LVU227
 325:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 845              		.loc 1 325 28 is_stmt 0 view .LVU228
 846 001e 0123     		movs	r3, #1
 847 0020 0372     		strb	r3, [r0, #8]
 326:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 848              		.loc 1 326 3 is_stmt 1 view .LVU229
 326:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 849              		.loc 1 326 20 is_stmt 0 view .LVU230
 850 0022 0F4B     		ldr	r3, .L45+12
 851 0024 C360     		str	r3, [r0, #12]
 327:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 852              		.loc 1 327 3 is_stmt 1 view .LVU231
 327:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 853              		.loc 1 327 20 is_stmt 0 view .LVU232
 854 0026 0F4B     		ldr	r3, .L45+16
 855 0028 0361     		str	r3, [r0, #16]
 328:Core/Src/main.c **** 
 856              		.loc 1 328 3 is_stmt 1 view .LVU233
 328:Core/Src/main.c **** 
 857              		.loc 1 328 23 is_stmt 0 view .LVU234
 858 002a 40F2F453 		movw	r3, #1524
 859 002e 4361     		str	r3, [r0, #20]
 334:Core/Src/main.c ****   {
 860              		.loc 1 334 3 is_stmt 1 view .LVU235
 334:Core/Src/main.c ****   {
 861              		.loc 1 334 7 is_stmt 0 view .LVU236
 862 0030 FFF7FEFF 		bl	HAL_ETH_Init
 863              	.LVL53:
 334:Core/Src/main.c ****   {
 864              		.loc 1 334 6 view .LVU237
 865 0034 58B9     		cbnz	r0, .L44
 339:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 866              		.loc 1 339 3 is_stmt 1 view .LVU238
 867 0036 0C4C     		ldr	r4, .L45+20
 868 0038 3822     		movs	r2, #56
 869 003a 0021     		movs	r1, #0
 870 003c 2046     		mov	r0, r4
 871 003e FFF7FEFF 		bl	memset
 872              	.LVL54:
 340:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 873              		.loc 1 340 3 view .LVU239
 340:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 874              		.loc 1 340 23 is_stmt 0 view .LVU240
 875 0042 2123     		movs	r3, #33
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 34


 876 0044 2360     		str	r3, [r4]
 341:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 877              		.loc 1 341 3 is_stmt 1 view .LVU241
 341:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 878              		.loc 1 341 25 is_stmt 0 view .LVU242
 879 0046 4FF44033 		mov	r3, #196608
 880 004a 6361     		str	r3, [r4, #20]
 342:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 881              		.loc 1 342 3 is_stmt 1 view .LVU243
 347:Core/Src/main.c **** 
 882              		.loc 1 347 1 is_stmt 0 view .LVU244
 883 004c 10BD     		pop	{r4, pc}
 884              	.L44:
 336:Core/Src/main.c ****   }
 885              		.loc 1 336 5 is_stmt 1 view .LVU245
 886 004e FFF7FEFF 		bl	Error_Handler
 887              	.LVL55:
 888              	.L46:
 889 0052 00BF     		.align	2
 890              	.L45:
 891 0054 00000000 		.word	.LANCHOR7
 892 0058 00800240 		.word	1073905664
 893 005c 00000000 		.word	.LANCHOR8
 894 0060 00000000 		.word	.LANCHOR9
 895 0064 00000000 		.word	.LANCHOR10
 896 0068 00000000 		.word	.LANCHOR11
 897              		.cfi_endproc
 898              	.LFE153:
 900              		.section	.text.MX_SPI1_Init,"ax",%progbits
 901              		.align	1
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 906              	MX_SPI1_Init:
 907              	.LFB154:
 355:Core/Src/main.c **** 
 908              		.loc 1 355 1 view -0
 909              		.cfi_startproc
 910              		@ args = 0, pretend = 0, frame = 0
 911              		@ frame_needed = 0, uses_anonymous_args = 0
 912 0000 08B5     		push	{r3, lr}
 913              	.LCFI15:
 914              		.cfi_def_cfa_offset 8
 915              		.cfi_offset 3, -8
 916              		.cfi_offset 14, -4
 365:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 917              		.loc 1 365 3 view .LVU247
 365:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 918              		.loc 1 365 18 is_stmt 0 view .LVU248
 919 0002 1548     		ldr	r0, .L51
 920 0004 154B     		ldr	r3, .L51+4
 921 0006 0360     		str	r3, [r0]
 366:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 922              		.loc 1 366 3 is_stmt 1 view .LVU249
 366:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 923              		.loc 1 366 19 is_stmt 0 view .LVU250
 924 0008 4FF48003 		mov	r3, #4194304
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 35


 925 000c 4360     		str	r3, [r0, #4]
 367:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 926              		.loc 1 367 3 is_stmt 1 view .LVU251
 367:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 927              		.loc 1 367 24 is_stmt 0 view .LVU252
 928 000e 4FF40033 		mov	r3, #131072
 929 0012 8360     		str	r3, [r0, #8]
 368:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 930              		.loc 1 368 3 is_stmt 1 view .LVU253
 368:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 931              		.loc 1 368 23 is_stmt 0 view .LVU254
 932 0014 0723     		movs	r3, #7
 933 0016 C360     		str	r3, [r0, #12]
 369:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 934              		.loc 1 369 3 is_stmt 1 view .LVU255
 369:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 935              		.loc 1 369 26 is_stmt 0 view .LVU256
 936 0018 0023     		movs	r3, #0
 937 001a 0361     		str	r3, [r0, #16]
 370:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 938              		.loc 1 370 3 is_stmt 1 view .LVU257
 370:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 939              		.loc 1 370 23 is_stmt 0 view .LVU258
 940 001c 4361     		str	r3, [r0, #20]
 371:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 941              		.loc 1 371 3 is_stmt 1 view .LVU259
 371:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 942              		.loc 1 371 18 is_stmt 0 view .LVU260
 943 001e 4FF08062 		mov	r2, #67108864
 944 0022 8261     		str	r2, [r0, #24]
 372:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 945              		.loc 1 372 3 is_stmt 1 view .LVU261
 372:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 946              		.loc 1 372 32 is_stmt 0 view .LVU262
 947 0024 4FF0A042 		mov	r2, #1342177280
 948 0028 C261     		str	r2, [r0, #28]
 373:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 949              		.loc 1 373 3 is_stmt 1 view .LVU263
 373:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 950              		.loc 1 373 23 is_stmt 0 view .LVU264
 951 002a 0362     		str	r3, [r0, #32]
 374:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 952              		.loc 1 374 3 is_stmt 1 view .LVU265
 374:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 953              		.loc 1 374 21 is_stmt 0 view .LVU266
 954 002c 4362     		str	r3, [r0, #36]
 375:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 955              		.loc 1 375 3 is_stmt 1 view .LVU267
 375:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 956              		.loc 1 375 29 is_stmt 0 view .LVU268
 957 002e 8362     		str	r3, [r0, #40]
 376:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 958              		.loc 1 376 3 is_stmt 1 view .LVU269
 376:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 959              		.loc 1 376 28 is_stmt 0 view .LVU270
 960 0030 C362     		str	r3, [r0, #44]
 377:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 36


 961              		.loc 1 377 3 is_stmt 1 view .LVU271
 377:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 962              		.loc 1 377 23 is_stmt 0 view .LVU272
 963 0032 4FF08042 		mov	r2, #1073741824
 964 0036 4263     		str	r2, [r0, #52]
 378:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 965              		.loc 1 378 3 is_stmt 1 view .LVU273
 378:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 966              		.loc 1 378 26 is_stmt 0 view .LVU274
 967 0038 8363     		str	r3, [r0, #56]
 379:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 968              		.loc 1 379 3 is_stmt 1 view .LVU275
 379:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 969              		.loc 1 379 28 is_stmt 0 view .LVU276
 970 003a C363     		str	r3, [r0, #60]
 380:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 971              		.loc 1 380 3 is_stmt 1 view .LVU277
 380:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 972              		.loc 1 380 41 is_stmt 0 view .LVU278
 973 003c 0364     		str	r3, [r0, #64]
 381:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 974              		.loc 1 381 3 is_stmt 1 view .LVU279
 381:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 975              		.loc 1 381 41 is_stmt 0 view .LVU280
 976 003e 4364     		str	r3, [r0, #68]
 382:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 977              		.loc 1 382 3 is_stmt 1 view .LVU281
 382:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 978              		.loc 1 382 31 is_stmt 0 view .LVU282
 979 0040 8364     		str	r3, [r0, #72]
 383:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 980              		.loc 1 383 3 is_stmt 1 view .LVU283
 383:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 981              		.loc 1 383 38 is_stmt 0 view .LVU284
 982 0042 C364     		str	r3, [r0, #76]
 384:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 983              		.loc 1 384 3 is_stmt 1 view .LVU285
 384:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 984              		.loc 1 384 37 is_stmt 0 view .LVU286
 985 0044 0365     		str	r3, [r0, #80]
 385:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 986              		.loc 1 385 3 is_stmt 1 view .LVU287
 385:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 987              		.loc 1 385 32 is_stmt 0 view .LVU288
 988 0046 4365     		str	r3, [r0, #84]
 386:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 989              		.loc 1 386 3 is_stmt 1 view .LVU289
 386:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 990              		.loc 1 386 21 is_stmt 0 view .LVU290
 991 0048 8365     		str	r3, [r0, #88]
 387:Core/Src/main.c ****   {
 992              		.loc 1 387 3 is_stmt 1 view .LVU291
 387:Core/Src/main.c ****   {
 993              		.loc 1 387 7 is_stmt 0 view .LVU292
 994 004a FFF7FEFF 		bl	HAL_SPI_Init
 995              	.LVL56:
 387:Core/Src/main.c ****   {
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 37


 996              		.loc 1 387 6 view .LVU293
 997 004e 00B9     		cbnz	r0, .L50
 395:Core/Src/main.c **** 
 998              		.loc 1 395 1 view .LVU294
 999 0050 08BD     		pop	{r3, pc}
 1000              	.L50:
 389:Core/Src/main.c ****   }
 1001              		.loc 1 389 5 is_stmt 1 view .LVU295
 1002 0052 FFF7FEFF 		bl	Error_Handler
 1003              	.LVL57:
 1004              	.L52:
 1005 0056 00BF     		.align	2
 1006              	.L51:
 1007 0058 00000000 		.word	.LANCHOR1
 1008 005c 00300140 		.word	1073819648
 1009              		.cfi_endproc
 1010              	.LFE154:
 1012              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1013              		.align	1
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1018              	MX_USART2_UART_Init:
 1019              	.LFB156:
 450:Core/Src/main.c **** 
 1020              		.loc 1 450 1 view -0
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 0, uses_anonymous_args = 0
 1024 0000 08B5     		push	{r3, lr}
 1025              	.LCFI16:
 1026              		.cfi_def_cfa_offset 8
 1027              		.cfi_offset 3, -8
 1028              		.cfi_offset 14, -4
 459:Core/Src/main.c ****   huart2.Init.BaudRate = 460800;
 1029              		.loc 1 459 3 view .LVU297
 459:Core/Src/main.c ****   huart2.Init.BaudRate = 460800;
 1030              		.loc 1 459 19 is_stmt 0 view .LVU298
 1031 0002 1548     		ldr	r0, .L63
 1032 0004 154B     		ldr	r3, .L63+4
 1033 0006 0360     		str	r3, [r0]
 460:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1034              		.loc 1 460 3 is_stmt 1 view .LVU299
 460:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1035              		.loc 1 460 24 is_stmt 0 view .LVU300
 1036 0008 4FF4E123 		mov	r3, #460800
 1037 000c 4360     		str	r3, [r0, #4]
 461:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1038              		.loc 1 461 3 is_stmt 1 view .LVU301
 461:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1039              		.loc 1 461 26 is_stmt 0 view .LVU302
 1040 000e 0023     		movs	r3, #0
 1041 0010 8360     		str	r3, [r0, #8]
 462:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1042              		.loc 1 462 3 is_stmt 1 view .LVU303
 462:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1043              		.loc 1 462 24 is_stmt 0 view .LVU304
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 38


 1044 0012 C360     		str	r3, [r0, #12]
 463:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1045              		.loc 1 463 3 is_stmt 1 view .LVU305
 463:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1046              		.loc 1 463 22 is_stmt 0 view .LVU306
 1047 0014 0361     		str	r3, [r0, #16]
 464:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1048              		.loc 1 464 3 is_stmt 1 view .LVU307
 464:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1049              		.loc 1 464 20 is_stmt 0 view .LVU308
 1050 0016 0C22     		movs	r2, #12
 1051 0018 4261     		str	r2, [r0, #20]
 465:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1052              		.loc 1 465 3 is_stmt 1 view .LVU309
 465:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1053              		.loc 1 465 25 is_stmt 0 view .LVU310
 1054 001a 8361     		str	r3, [r0, #24]
 466:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1055              		.loc 1 466 3 is_stmt 1 view .LVU311
 466:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1056              		.loc 1 466 28 is_stmt 0 view .LVU312
 1057 001c C361     		str	r3, [r0, #28]
 467:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1058              		.loc 1 467 3 is_stmt 1 view .LVU313
 467:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1059              		.loc 1 467 30 is_stmt 0 view .LVU314
 1060 001e 0362     		str	r3, [r0, #32]
 468:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1061              		.loc 1 468 3 is_stmt 1 view .LVU315
 468:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1062              		.loc 1 468 30 is_stmt 0 view .LVU316
 1063 0020 4362     		str	r3, [r0, #36]
 469:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1064              		.loc 1 469 3 is_stmt 1 view .LVU317
 469:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1065              		.loc 1 469 38 is_stmt 0 view .LVU318
 1066 0022 8362     		str	r3, [r0, #40]
 470:Core/Src/main.c ****   {
 1067              		.loc 1 470 3 is_stmt 1 view .LVU319
 470:Core/Src/main.c ****   {
 1068              		.loc 1 470 7 is_stmt 0 view .LVU320
 1069 0024 FFF7FEFF 		bl	HAL_UART_Init
 1070              	.LVL58:
 470:Core/Src/main.c ****   {
 1071              		.loc 1 470 6 view .LVU321
 1072 0028 70B9     		cbnz	r0, .L59
 474:Core/Src/main.c ****   {
 1073              		.loc 1 474 3 is_stmt 1 view .LVU322
 474:Core/Src/main.c ****   {
 1074              		.loc 1 474 7 is_stmt 0 view .LVU323
 1075 002a 0021     		movs	r1, #0
 1076 002c 0A48     		ldr	r0, .L63
 1077 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1078              	.LVL59:
 474:Core/Src/main.c ****   {
 1079              		.loc 1 474 6 view .LVU324
 1080 0032 58B9     		cbnz	r0, .L60
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 39


 478:Core/Src/main.c ****   {
 1081              		.loc 1 478 3 is_stmt 1 view .LVU325
 478:Core/Src/main.c ****   {
 1082              		.loc 1 478 7 is_stmt 0 view .LVU326
 1083 0034 0021     		movs	r1, #0
 1084 0036 0848     		ldr	r0, .L63
 1085 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1086              	.LVL60:
 478:Core/Src/main.c ****   {
 1087              		.loc 1 478 6 view .LVU327
 1088 003c 40B9     		cbnz	r0, .L61
 482:Core/Src/main.c ****   {
 1089              		.loc 1 482 3 is_stmt 1 view .LVU328
 482:Core/Src/main.c ****   {
 1090              		.loc 1 482 7 is_stmt 0 view .LVU329
 1091 003e 0648     		ldr	r0, .L63
 1092 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1093              	.LVL61:
 482:Core/Src/main.c ****   {
 1094              		.loc 1 482 6 view .LVU330
 1095 0044 30B9     		cbnz	r0, .L62
 490:Core/Src/main.c **** 
 1096              		.loc 1 490 1 view .LVU331
 1097 0046 08BD     		pop	{r3, pc}
 1098              	.L59:
 472:Core/Src/main.c ****   }
 1099              		.loc 1 472 5 is_stmt 1 view .LVU332
 1100 0048 FFF7FEFF 		bl	Error_Handler
 1101              	.LVL62:
 1102              	.L60:
 476:Core/Src/main.c ****   }
 1103              		.loc 1 476 5 view .LVU333
 1104 004c FFF7FEFF 		bl	Error_Handler
 1105              	.LVL63:
 1106              	.L61:
 480:Core/Src/main.c ****   }
 1107              		.loc 1 480 5 view .LVU334
 1108 0050 FFF7FEFF 		bl	Error_Handler
 1109              	.LVL64:
 1110              	.L62:
 484:Core/Src/main.c ****   }
 1111              		.loc 1 484 5 view .LVU335
 1112 0054 FFF7FEFF 		bl	Error_Handler
 1113              	.LVL65:
 1114              	.L64:
 1115              		.align	2
 1116              	.L63:
 1117 0058 00000000 		.word	.LANCHOR6
 1118 005c 00440040 		.word	1073759232
 1119              		.cfi_endproc
 1120              	.LFE156:
 1122              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1123              		.align	1
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1128              	MX_USART3_UART_Init:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 40


 1129              	.LFB157:
 498:Core/Src/main.c **** 
 1130              		.loc 1 498 1 view -0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134 0000 08B5     		push	{r3, lr}
 1135              	.LCFI17:
 1136              		.cfi_def_cfa_offset 8
 1137              		.cfi_offset 3, -8
 1138              		.cfi_offset 14, -4
 507:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1139              		.loc 1 507 3 view .LVU337
 507:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1140              		.loc 1 507 19 is_stmt 0 view .LVU338
 1141 0002 1548     		ldr	r0, .L75
 1142 0004 154B     		ldr	r3, .L75+4
 1143 0006 0360     		str	r3, [r0]
 508:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1144              		.loc 1 508 3 is_stmt 1 view .LVU339
 508:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1145              		.loc 1 508 24 is_stmt 0 view .LVU340
 1146 0008 4FF4E133 		mov	r3, #115200
 1147 000c 4360     		str	r3, [r0, #4]
 509:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1148              		.loc 1 509 3 is_stmt 1 view .LVU341
 509:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1149              		.loc 1 509 26 is_stmt 0 view .LVU342
 1150 000e 0023     		movs	r3, #0
 1151 0010 8360     		str	r3, [r0, #8]
 510:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1152              		.loc 1 510 3 is_stmt 1 view .LVU343
 510:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1153              		.loc 1 510 24 is_stmt 0 view .LVU344
 1154 0012 C360     		str	r3, [r0, #12]
 511:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1155              		.loc 1 511 3 is_stmt 1 view .LVU345
 511:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1156              		.loc 1 511 22 is_stmt 0 view .LVU346
 1157 0014 0361     		str	r3, [r0, #16]
 512:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1158              		.loc 1 512 3 is_stmt 1 view .LVU347
 512:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1159              		.loc 1 512 20 is_stmt 0 view .LVU348
 1160 0016 0C22     		movs	r2, #12
 1161 0018 4261     		str	r2, [r0, #20]
 513:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1162              		.loc 1 513 3 is_stmt 1 view .LVU349
 513:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1163              		.loc 1 513 25 is_stmt 0 view .LVU350
 1164 001a 8361     		str	r3, [r0, #24]
 514:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1165              		.loc 1 514 3 is_stmt 1 view .LVU351
 514:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1166              		.loc 1 514 28 is_stmt 0 view .LVU352
 1167 001c C361     		str	r3, [r0, #28]
 515:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 41


 1168              		.loc 1 515 3 is_stmt 1 view .LVU353
 515:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1169              		.loc 1 515 30 is_stmt 0 view .LVU354
 1170 001e 0362     		str	r3, [r0, #32]
 516:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1171              		.loc 1 516 3 is_stmt 1 view .LVU355
 516:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1172              		.loc 1 516 30 is_stmt 0 view .LVU356
 1173 0020 4362     		str	r3, [r0, #36]
 517:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1174              		.loc 1 517 3 is_stmt 1 view .LVU357
 517:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1175              		.loc 1 517 38 is_stmt 0 view .LVU358
 1176 0022 8362     		str	r3, [r0, #40]
 518:Core/Src/main.c ****   {
 1177              		.loc 1 518 3 is_stmt 1 view .LVU359
 518:Core/Src/main.c ****   {
 1178              		.loc 1 518 7 is_stmt 0 view .LVU360
 1179 0024 FFF7FEFF 		bl	HAL_UART_Init
 1180              	.LVL66:
 518:Core/Src/main.c ****   {
 1181              		.loc 1 518 6 view .LVU361
 1182 0028 70B9     		cbnz	r0, .L71
 522:Core/Src/main.c ****   {
 1183              		.loc 1 522 3 is_stmt 1 view .LVU362
 522:Core/Src/main.c ****   {
 1184              		.loc 1 522 7 is_stmt 0 view .LVU363
 1185 002a 0021     		movs	r1, #0
 1186 002c 0A48     		ldr	r0, .L75
 1187 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1188              	.LVL67:
 522:Core/Src/main.c ****   {
 1189              		.loc 1 522 6 view .LVU364
 1190 0032 58B9     		cbnz	r0, .L72
 526:Core/Src/main.c ****   {
 1191              		.loc 1 526 3 is_stmt 1 view .LVU365
 526:Core/Src/main.c ****   {
 1192              		.loc 1 526 7 is_stmt 0 view .LVU366
 1193 0034 0021     		movs	r1, #0
 1194 0036 0848     		ldr	r0, .L75
 1195 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1196              	.LVL68:
 526:Core/Src/main.c ****   {
 1197              		.loc 1 526 6 view .LVU367
 1198 003c 40B9     		cbnz	r0, .L73
 530:Core/Src/main.c ****   {
 1199              		.loc 1 530 3 is_stmt 1 view .LVU368
 530:Core/Src/main.c ****   {
 1200              		.loc 1 530 7 is_stmt 0 view .LVU369
 1201 003e 0648     		ldr	r0, .L75
 1202 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1203              	.LVL69:
 530:Core/Src/main.c ****   {
 1204              		.loc 1 530 6 view .LVU370
 1205 0044 30B9     		cbnz	r0, .L74
 538:Core/Src/main.c **** 
 1206              		.loc 1 538 1 view .LVU371
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 42


 1207 0046 08BD     		pop	{r3, pc}
 1208              	.L71:
 520:Core/Src/main.c ****   }
 1209              		.loc 1 520 5 is_stmt 1 view .LVU372
 1210 0048 FFF7FEFF 		bl	Error_Handler
 1211              	.LVL70:
 1212              	.L72:
 524:Core/Src/main.c ****   }
 1213              		.loc 1 524 5 view .LVU373
 1214 004c FFF7FEFF 		bl	Error_Handler
 1215              	.LVL71:
 1216              	.L73:
 528:Core/Src/main.c ****   }
 1217              		.loc 1 528 5 view .LVU374
 1218 0050 FFF7FEFF 		bl	Error_Handler
 1219              	.LVL72:
 1220              	.L74:
 532:Core/Src/main.c ****   }
 1221              		.loc 1 532 5 view .LVU375
 1222 0054 FFF7FEFF 		bl	Error_Handler
 1223              	.LVL73:
 1224              	.L76:
 1225              		.align	2
 1226              	.L75:
 1227 0058 00000000 		.word	.LANCHOR12
 1228 005c 00480040 		.word	1073760256
 1229              		.cfi_endproc
 1230              	.LFE157:
 1232              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1233              		.align	1
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1238              	MX_USB_OTG_FS_PCD_Init:
 1239              	.LFB158:
 546:Core/Src/main.c **** 
 1240              		.loc 1 546 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 1244 0000 08B5     		push	{r3, lr}
 1245              	.LCFI18:
 1246              		.cfi_def_cfa_offset 8
 1247              		.cfi_offset 3, -8
 1248              		.cfi_offset 14, -4
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1249              		.loc 1 555 3 view .LVU377
 555:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1250              		.loc 1 555 28 is_stmt 0 view .LVU378
 1251 0002 0B48     		ldr	r0, .L81
 1252 0004 0B4B     		ldr	r3, .L81+4
 1253 0006 0360     		str	r3, [r0]
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1254              		.loc 1 556 3 is_stmt 1 view .LVU379
 556:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1255              		.loc 1 556 38 is_stmt 0 view .LVU380
 1256 0008 0923     		movs	r3, #9
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 43


 1257 000a 0371     		strb	r3, [r0, #4]
 557:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1258              		.loc 1 557 3 is_stmt 1 view .LVU381
 557:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1259              		.loc 1 557 30 is_stmt 0 view .LVU382
 1260 000c 0222     		movs	r2, #2
 1261 000e C271     		strb	r2, [r0, #7]
 558:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1262              		.loc 1 558 3 is_stmt 1 view .LVU383
 558:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1263              		.loc 1 558 35 is_stmt 0 view .LVU384
 1264 0010 0023     		movs	r3, #0
 1265 0012 8371     		strb	r3, [r0, #6]
 559:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 1266              		.loc 1 559 3 is_stmt 1 view .LVU385
 559:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 1267              		.loc 1 559 35 is_stmt 0 view .LVU386
 1268 0014 4272     		strb	r2, [r0, #9]
 560:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1269              		.loc 1 560 3 is_stmt 1 view .LVU387
 560:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1270              		.loc 1 560 35 is_stmt 0 view .LVU388
 1271 0016 0122     		movs	r2, #1
 1272 0018 8272     		strb	r2, [r0, #10]
 561:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1273              		.loc 1 561 3 is_stmt 1 view .LVU389
 561:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1274              		.loc 1 561 41 is_stmt 0 view .LVU390
 1275 001a C372     		strb	r3, [r0, #11]
 562:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 1276              		.loc 1 562 3 is_stmt 1 view .LVU391
 562:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 1277              		.loc 1 562 35 is_stmt 0 view .LVU392
 1278 001c 0373     		strb	r3, [r0, #12]
 563:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 1279              		.loc 1 563 3 is_stmt 1 view .LVU393
 563:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 1280              		.loc 1 563 48 is_stmt 0 view .LVU394
 1281 001e 4273     		strb	r2, [r0, #13]
 564:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1282              		.loc 1 564 3 is_stmt 1 view .LVU395
 564:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1283              		.loc 1 564 44 is_stmt 0 view .LVU396
 1284 0020 8273     		strb	r2, [r0, #14]
 565:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1285              		.loc 1 565 3 is_stmt 1 view .LVU397
 565:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1286              		.loc 1 565 42 is_stmt 0 view .LVU398
 1287 0022 C373     		strb	r3, [r0, #15]
 566:Core/Src/main.c ****   {
 1288              		.loc 1 566 3 is_stmt 1 view .LVU399
 566:Core/Src/main.c ****   {
 1289              		.loc 1 566 7 is_stmt 0 view .LVU400
 1290 0024 FFF7FEFF 		bl	HAL_PCD_Init
 1291              	.LVL74:
 566:Core/Src/main.c ****   {
 1292              		.loc 1 566 6 view .LVU401
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 44


 1293 0028 00B9     		cbnz	r0, .L80
 574:Core/Src/main.c **** 
 1294              		.loc 1 574 1 view .LVU402
 1295 002a 08BD     		pop	{r3, pc}
 1296              	.L80:
 568:Core/Src/main.c ****   }
 1297              		.loc 1 568 5 is_stmt 1 view .LVU403
 1298 002c FFF7FEFF 		bl	Error_Handler
 1299              	.LVL75:
 1300              	.L82:
 1301              		.align	2
 1302              	.L81:
 1303 0030 00000000 		.word	.LANCHOR13
 1304 0034 00000840 		.word	1074266112
 1305              		.cfi_endproc
 1306              	.LFE158:
 1308              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1309              		.align	1
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1314              	MX_TIM1_Init:
 1315              	.LFB155:
 403:Core/Src/main.c **** 
 1316              		.loc 1 403 1 view -0
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 32
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320 0000 00B5     		push	{lr}
 1321              	.LCFI19:
 1322              		.cfi_def_cfa_offset 4
 1323              		.cfi_offset 14, -4
 1324 0002 89B0     		sub	sp, sp, #36
 1325              	.LCFI20:
 1326              		.cfi_def_cfa_offset 40
 409:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1327              		.loc 1 409 3 view .LVU405
 409:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1328              		.loc 1 409 26 is_stmt 0 view .LVU406
 1329 0004 0023     		movs	r3, #0
 1330 0006 0493     		str	r3, [sp, #16]
 1331 0008 0593     		str	r3, [sp, #20]
 1332 000a 0693     		str	r3, [sp, #24]
 1333 000c 0793     		str	r3, [sp, #28]
 410:Core/Src/main.c **** 
 1334              		.loc 1 410 3 is_stmt 1 view .LVU407
 410:Core/Src/main.c **** 
 1335              		.loc 1 410 27 is_stmt 0 view .LVU408
 1336 000e 0193     		str	r3, [sp, #4]
 1337 0010 0293     		str	r3, [sp, #8]
 1338 0012 0393     		str	r3, [sp, #12]
 415:Core/Src/main.c ****   htim1.Init.Prescaler = 400-1;
 1339              		.loc 1 415 3 is_stmt 1 view .LVU409
 415:Core/Src/main.c ****   htim1.Init.Prescaler = 400-1;
 1340              		.loc 1 415 18 is_stmt 0 view .LVU410
 1341 0014 1448     		ldr	r0, .L91
 1342 0016 154A     		ldr	r2, .L91+4
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 45


 1343 0018 0260     		str	r2, [r0]
 416:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1344              		.loc 1 416 3 is_stmt 1 view .LVU411
 416:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1345              		.loc 1 416 24 is_stmt 0 view .LVU412
 1346 001a 40F28F12 		movw	r2, #399
 1347 001e 4260     		str	r2, [r0, #4]
 417:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1348              		.loc 1 417 3 is_stmt 1 view .LVU413
 417:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1349              		.loc 1 417 26 is_stmt 0 view .LVU414
 1350 0020 8360     		str	r3, [r0, #8]
 418:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1351              		.loc 1 418 3 is_stmt 1 view .LVU415
 418:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1352              		.loc 1 418 21 is_stmt 0 view .LVU416
 1353 0022 4FF6FF72 		movw	r2, #65535
 1354 0026 C260     		str	r2, [r0, #12]
 419:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1355              		.loc 1 419 3 is_stmt 1 view .LVU417
 419:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1356              		.loc 1 419 28 is_stmt 0 view .LVU418
 1357 0028 0361     		str	r3, [r0, #16]
 420:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1358              		.loc 1 420 3 is_stmt 1 view .LVU419
 420:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1359              		.loc 1 420 32 is_stmt 0 view .LVU420
 1360 002a 4361     		str	r3, [r0, #20]
 421:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1361              		.loc 1 421 3 is_stmt 1 view .LVU421
 421:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1362              		.loc 1 421 32 is_stmt 0 view .LVU422
 1363 002c 8361     		str	r3, [r0, #24]
 422:Core/Src/main.c ****   {
 1364              		.loc 1 422 3 is_stmt 1 view .LVU423
 422:Core/Src/main.c ****   {
 1365              		.loc 1 422 7 is_stmt 0 view .LVU424
 1366 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 1367              	.LVL76:
 422:Core/Src/main.c ****   {
 1368              		.loc 1 422 6 view .LVU425
 1369 0032 98B9     		cbnz	r0, .L88
 426:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1370              		.loc 1 426 3 is_stmt 1 view .LVU426
 426:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1371              		.loc 1 426 34 is_stmt 0 view .LVU427
 1372 0034 4FF48053 		mov	r3, #4096
 1373 0038 0493     		str	r3, [sp, #16]
 427:Core/Src/main.c ****   {
 1374              		.loc 1 427 3 is_stmt 1 view .LVU428
 427:Core/Src/main.c ****   {
 1375              		.loc 1 427 7 is_stmt 0 view .LVU429
 1376 003a 04A9     		add	r1, sp, #16
 1377 003c 0A48     		ldr	r0, .L91
 1378 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1379              	.LVL77:
 427:Core/Src/main.c ****   {
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 46


 1380              		.loc 1 427 6 view .LVU430
 1381 0042 68B9     		cbnz	r0, .L89
 431:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1382              		.loc 1 431 3 is_stmt 1 view .LVU431
 431:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1383              		.loc 1 431 37 is_stmt 0 view .LVU432
 1384 0044 0023     		movs	r3, #0
 1385 0046 0193     		str	r3, [sp, #4]
 432:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1386              		.loc 1 432 3 is_stmt 1 view .LVU433
 432:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1387              		.loc 1 432 38 is_stmt 0 view .LVU434
 1388 0048 0293     		str	r3, [sp, #8]
 433:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1389              		.loc 1 433 3 is_stmt 1 view .LVU435
 433:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1390              		.loc 1 433 33 is_stmt 0 view .LVU436
 1391 004a 0393     		str	r3, [sp, #12]
 434:Core/Src/main.c ****   {
 1392              		.loc 1 434 3 is_stmt 1 view .LVU437
 434:Core/Src/main.c ****   {
 1393              		.loc 1 434 7 is_stmt 0 view .LVU438
 1394 004c 01A9     		add	r1, sp, #4
 1395 004e 0648     		ldr	r0, .L91
 1396 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1397              	.LVL78:
 434:Core/Src/main.c ****   {
 1398              		.loc 1 434 6 view .LVU439
 1399 0054 30B9     		cbnz	r0, .L90
 442:Core/Src/main.c **** 
 1400              		.loc 1 442 1 view .LVU440
 1401 0056 09B0     		add	sp, sp, #36
 1402              	.LCFI21:
 1403              		.cfi_remember_state
 1404              		.cfi_def_cfa_offset 4
 1405              		@ sp needed
 1406 0058 5DF804FB 		ldr	pc, [sp], #4
 1407              	.L88:
 1408              	.LCFI22:
 1409              		.cfi_restore_state
 424:Core/Src/main.c ****   }
 1410              		.loc 1 424 5 is_stmt 1 view .LVU441
 1411 005c FFF7FEFF 		bl	Error_Handler
 1412              	.LVL79:
 1413              	.L89:
 429:Core/Src/main.c ****   }
 1414              		.loc 1 429 5 view .LVU442
 1415 0060 FFF7FEFF 		bl	Error_Handler
 1416              	.LVL80:
 1417              	.L90:
 436:Core/Src/main.c ****   }
 1418              		.loc 1 436 5 view .LVU443
 1419 0064 FFF7FEFF 		bl	Error_Handler
 1420              	.LVL81:
 1421              	.L92:
 1422              		.align	2
 1423              	.L91:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 47


 1424 0068 00000000 		.word	.LANCHOR0
 1425 006c 00000140 		.word	1073807360
 1426              		.cfi_endproc
 1427              	.LFE155:
 1429              		.section	.text.SystemClock_Config,"ax",%progbits
 1430              		.align	1
 1431              		.global	SystemClock_Config
 1432              		.syntax unified
 1433              		.thumb
 1434              		.thumb_func
 1436              	SystemClock_Config:
 1437              	.LFB152:
 247:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1438              		.loc 1 247 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 112
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442 0000 00B5     		push	{lr}
 1443              	.LCFI23:
 1444              		.cfi_def_cfa_offset 4
 1445              		.cfi_offset 14, -4
 1446 0002 9DB0     		sub	sp, sp, #116
 1447              	.LCFI24:
 1448              		.cfi_def_cfa_offset 120
 248:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1449              		.loc 1 248 3 view .LVU445
 248:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1450              		.loc 1 248 22 is_stmt 0 view .LVU446
 1451 0004 4C22     		movs	r2, #76
 1452 0006 0021     		movs	r1, #0
 1453 0008 09A8     		add	r0, sp, #36
 1454 000a FFF7FEFF 		bl	memset
 1455              	.LVL82:
 249:Core/Src/main.c **** 
 1456              		.loc 1 249 3 is_stmt 1 view .LVU447
 249:Core/Src/main.c **** 
 1457              		.loc 1 249 22 is_stmt 0 view .LVU448
 1458 000e 2022     		movs	r2, #32
 1459 0010 0021     		movs	r1, #0
 1460 0012 01A8     		add	r0, sp, #4
 1461 0014 FFF7FEFF 		bl	memset
 1462              	.LVL83:
 253:Core/Src/main.c **** 
 1463              		.loc 1 253 3 is_stmt 1 view .LVU449
 1464 0018 0220     		movs	r0, #2
 1465 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1466              	.LVL84:
 257:Core/Src/main.c **** 
 1467              		.loc 1 257 3 view .LVU450
 1468              	.LBB13:
 257:Core/Src/main.c **** 
 1469              		.loc 1 257 3 view .LVU451
 1470 001e 0023     		movs	r3, #0
 1471 0020 0093     		str	r3, [sp]
 257:Core/Src/main.c **** 
 1472              		.loc 1 257 3 view .LVU452
 257:Core/Src/main.c **** 
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 48


 1473              		.loc 1 257 3 view .LVU453
 1474 0022 254B     		ldr	r3, .L100
 1475 0024 DA6A     		ldr	r2, [r3, #44]
 1476 0026 22F00102 		bic	r2, r2, #1
 1477 002a DA62     		str	r2, [r3, #44]
 257:Core/Src/main.c **** 
 1478              		.loc 1 257 3 view .LVU454
 1479 002c DB6A     		ldr	r3, [r3, #44]
 1480 002e 03F00103 		and	r3, r3, #1
 1481 0032 0093     		str	r3, [sp]
 257:Core/Src/main.c **** 
 1482              		.loc 1 257 3 view .LVU455
 1483 0034 214B     		ldr	r3, .L100+4
 1484 0036 9A69     		ldr	r2, [r3, #24]
 1485 0038 42F44042 		orr	r2, r2, #49152
 1486 003c 9A61     		str	r2, [r3, #24]
 257:Core/Src/main.c **** 
 1487              		.loc 1 257 3 view .LVU456
 1488 003e 9B69     		ldr	r3, [r3, #24]
 1489 0040 03F44043 		and	r3, r3, #49152
 1490 0044 0093     		str	r3, [sp]
 257:Core/Src/main.c **** 
 1491              		.loc 1 257 3 view .LVU457
 1492 0046 009B     		ldr	r3, [sp]
 1493              	.LBE13:
 257:Core/Src/main.c **** 
 1494              		.loc 1 257 3 view .LVU458
 259:Core/Src/main.c **** 
 1495              		.loc 1 259 3 view .LVU459
 1496              	.L94:
 259:Core/Src/main.c **** 
 1497              		.loc 1 259 48 discriminator 1 view .LVU460
 259:Core/Src/main.c **** 
 1498              		.loc 1 259 8 discriminator 1 view .LVU461
 259:Core/Src/main.c **** 
 1499              		.loc 1 259 10 is_stmt 0 discriminator 1 view .LVU462
 1500 0048 1C4B     		ldr	r3, .L100+4
 1501 004a 9B69     		ldr	r3, [r3, #24]
 259:Core/Src/main.c **** 
 1502              		.loc 1 259 8 discriminator 1 view .LVU463
 1503 004c 13F4005F 		tst	r3, #8192
 1504 0050 FAD0     		beq	.L94
 264:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1505              		.loc 1 264 3 is_stmt 1 view .LVU464
 264:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1506              		.loc 1 264 36 is_stmt 0 view .LVU465
 1507 0052 0122     		movs	r2, #1
 1508 0054 0992     		str	r2, [sp, #36]
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1509              		.loc 1 265 3 is_stmt 1 view .LVU466
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1510              		.loc 1 265 30 is_stmt 0 view .LVU467
 1511 0056 4FF48033 		mov	r3, #65536
 1512 005a 0A93     		str	r3, [sp, #40]
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1513              		.loc 1 266 3 is_stmt 1 view .LVU468
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 49


 1514              		.loc 1 266 34 is_stmt 0 view .LVU469
 1515 005c 0223     		movs	r3, #2
 1516 005e 1293     		str	r3, [sp, #72]
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1517              		.loc 1 267 3 is_stmt 1 view .LVU470
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1518              		.loc 1 267 35 is_stmt 0 view .LVU471
 1519 0060 1393     		str	r3, [sp, #76]
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1520              		.loc 1 268 3 is_stmt 1 view .LVU472
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1521              		.loc 1 268 30 is_stmt 0 view .LVU473
 1522 0062 1492     		str	r2, [sp, #80]
 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1523              		.loc 1 269 3 is_stmt 1 view .LVU474
 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1524              		.loc 1 269 30 is_stmt 0 view .LVU475
 1525 0064 6422     		movs	r2, #100
 1526 0066 1592     		str	r2, [sp, #84]
 270:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 1527              		.loc 1 270 3 is_stmt 1 view .LVU476
 270:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 1528              		.loc 1 270 30 is_stmt 0 view .LVU477
 1529 0068 1693     		str	r3, [sp, #88]
 271:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1530              		.loc 1 271 3 is_stmt 1 view .LVU478
 271:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1531              		.loc 1 271 30 is_stmt 0 view .LVU479
 1532 006a 0D22     		movs	r2, #13
 1533 006c 1792     		str	r2, [sp, #92]
 272:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1534              		.loc 1 272 3 is_stmt 1 view .LVU480
 272:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1535              		.loc 1 272 30 is_stmt 0 view .LVU481
 1536 006e 1893     		str	r3, [sp, #96]
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1537              		.loc 1 273 3 is_stmt 1 view .LVU482
 273:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1538              		.loc 1 273 32 is_stmt 0 view .LVU483
 1539 0070 0C23     		movs	r3, #12
 1540 0072 1993     		str	r3, [sp, #100]
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1541              		.loc 1 274 3 is_stmt 1 view .LVU484
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1542              		.loc 1 274 35 is_stmt 0 view .LVU485
 1543 0074 0023     		movs	r3, #0
 1544 0076 1A93     		str	r3, [sp, #104]
 275:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1545              		.loc 1 275 3 is_stmt 1 view .LVU486
 275:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1546              		.loc 1 275 34 is_stmt 0 view .LVU487
 1547 0078 1B93     		str	r3, [sp, #108]
 276:Core/Src/main.c ****   {
 1548              		.loc 1 276 3 is_stmt 1 view .LVU488
 276:Core/Src/main.c ****   {
 1549              		.loc 1 276 7 is_stmt 0 view .LVU489
 1550 007a 09A8     		add	r0, sp, #36
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 50


 1551 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1552              	.LVL85:
 276:Core/Src/main.c ****   {
 1553              		.loc 1 276 6 view .LVU490
 1554 0080 B0B9     		cbnz	r0, .L98
 283:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1555              		.loc 1 283 3 is_stmt 1 view .LVU491
 283:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1556              		.loc 1 283 31 is_stmt 0 view .LVU492
 1557 0082 3F23     		movs	r3, #63
 1558 0084 0193     		str	r3, [sp, #4]
 286:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1559              		.loc 1 286 3 is_stmt 1 view .LVU493
 286:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1560              		.loc 1 286 34 is_stmt 0 view .LVU494
 1561 0086 0323     		movs	r3, #3
 1562 0088 0293     		str	r3, [sp, #8]
 287:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 1563              		.loc 1 287 3 is_stmt 1 view .LVU495
 287:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 1564              		.loc 1 287 35 is_stmt 0 view .LVU496
 1565 008a 0023     		movs	r3, #0
 1566 008c 0393     		str	r3, [sp, #12]
 288:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 1567              		.loc 1 288 3 is_stmt 1 view .LVU497
 288:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 1568              		.loc 1 288 35 is_stmt 0 view .LVU498
 1569 008e 0823     		movs	r3, #8
 1570 0090 0493     		str	r3, [sp, #16]
 289:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1571              		.loc 1 289 3 is_stmt 1 view .LVU499
 289:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1572              		.loc 1 289 36 is_stmt 0 view .LVU500
 1573 0092 4023     		movs	r3, #64
 1574 0094 0593     		str	r3, [sp, #20]
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1575              		.loc 1 290 3 is_stmt 1 view .LVU501
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1576              		.loc 1 290 36 is_stmt 0 view .LVU502
 1577 0096 0693     		str	r3, [sp, #24]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1578              		.loc 1 291 3 is_stmt 1 view .LVU503
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1579              		.loc 1 291 36 is_stmt 0 view .LVU504
 1580 0098 4FF48062 		mov	r2, #1024
 1581 009c 0792     		str	r2, [sp, #28]
 292:Core/Src/main.c **** 
 1582              		.loc 1 292 3 is_stmt 1 view .LVU505
 292:Core/Src/main.c **** 
 1583              		.loc 1 292 36 is_stmt 0 view .LVU506
 1584 009e 0893     		str	r3, [sp, #32]
 294:Core/Src/main.c ****   {
 1585              		.loc 1 294 3 is_stmt 1 view .LVU507
 294:Core/Src/main.c ****   {
 1586              		.loc 1 294 7 is_stmt 0 view .LVU508
 1587 00a0 0221     		movs	r1, #2
 1588 00a2 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 51


 1589 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1590              	.LVL86:
 294:Core/Src/main.c ****   {
 1591              		.loc 1 294 6 view .LVU509
 1592 00a8 20B9     		cbnz	r0, .L99
 298:Core/Src/main.c **** 
 1593              		.loc 1 298 1 view .LVU510
 1594 00aa 1DB0     		add	sp, sp, #116
 1595              	.LCFI25:
 1596              		.cfi_remember_state
 1597              		.cfi_def_cfa_offset 4
 1598              		@ sp needed
 1599 00ac 5DF804FB 		ldr	pc, [sp], #4
 1600              	.L98:
 1601              	.LCFI26:
 1602              		.cfi_restore_state
 278:Core/Src/main.c ****   }
 1603              		.loc 1 278 5 is_stmt 1 view .LVU511
 1604 00b0 FFF7FEFF 		bl	Error_Handler
 1605              	.LVL87:
 1606              	.L99:
 296:Core/Src/main.c ****   }
 1607              		.loc 1 296 5 view .LVU512
 1608 00b4 FFF7FEFF 		bl	Error_Handler
 1609              	.LVL88:
 1610              	.L101:
 1611              		.align	2
 1612              	.L100:
 1613 00b8 00040058 		.word	1476396032
 1614 00bc 00480258 		.word	1476544512
 1615              		.cfi_endproc
 1616              	.LFE152:
 1618              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1619              		.align	2
 1620              	.LC0:
 1621 0000 57616974 		.ascii	"Waiting Frame...\000"
 1621      696E6720 
 1621      4672616D 
 1621      652E2E2E 
 1621      00
 1622              		.section	.text.main,"ax",%progbits
 1623              		.align	1
 1624              		.global	main
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1629              	main:
 1630              	.LFB151:
 172:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1631              		.loc 1 172 1 view -0
 1632              		.cfi_startproc
 1633              		@ args = 0, pretend = 0, frame = 24
 1634              		@ frame_needed = 0, uses_anonymous_args = 0
 1635 0000 30B5     		push	{r4, r5, lr}
 1636              	.LCFI27:
 1637              		.cfi_def_cfa_offset 12
 1638              		.cfi_offset 4, -12
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 52


 1639              		.cfi_offset 5, -8
 1640              		.cfi_offset 14, -4
 1641 0002 87B0     		sub	sp, sp, #28
 1642              	.LCFI28:
 1643              		.cfi_def_cfa_offset 40
 180:Core/Src/main.c **** 
 1644              		.loc 1 180 3 view .LVU514
 1645 0004 FFF7FEFF 		bl	HAL_Init
 1646              	.LVL89:
 187:Core/Src/main.c **** 
 1647              		.loc 1 187 3 view .LVU515
 1648 0008 FFF7FEFF 		bl	SystemClock_Config
 1649              	.LVL90:
 194:Core/Src/main.c ****   MX_ETH_Init();
 1650              		.loc 1 194 3 view .LVU516
 1651 000c FFF7FEFF 		bl	MX_GPIO_Init
 1652              	.LVL91:
 195:Core/Src/main.c ****   MX_SPI1_Init();
 1653              		.loc 1 195 3 view .LVU517
 1654 0010 FFF7FEFF 		bl	MX_ETH_Init
 1655              	.LVL92:
 196:Core/Src/main.c ****   MX_USART2_UART_Init();
 1656              		.loc 1 196 3 view .LVU518
 1657 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1658              	.LVL93:
 197:Core/Src/main.c ****   MX_USART3_UART_Init();
 1659              		.loc 1 197 3 view .LVU519
 1660 0018 FFF7FEFF 		bl	MX_USART2_UART_Init
 1661              	.LVL94:
 198:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1662              		.loc 1 198 3 view .LVU520
 1663 001c FFF7FEFF 		bl	MX_USART3_UART_Init
 1664              	.LVL95:
 199:Core/Src/main.c ****   MX_TIM1_Init();
 1665              		.loc 1 199 3 view .LVU521
 1666 0020 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1667              	.LVL96:
 200:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1668              		.loc 1 200 3 view .LVU522
 1669 0024 FFF7FEFF 		bl	MX_TIM1_Init
 1670              	.LVL97:
 202:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart2, RxTempBuf, 1);
 1671              		.loc 1 202 3 view .LVU523
 1672 0028 2A48     		ldr	r0, .L111
 1673 002a FFF7FEFF 		bl	HAL_TIM_Base_Start
 1674              	.LVL98:
 203:Core/Src/main.c **** 
 1675              		.loc 1 203 3 view .LVU524
 1676 002e 0122     		movs	r2, #1
 1677 0030 2949     		ldr	r1, .L111+4
 1678 0032 2A48     		ldr	r0, .L111+8
 1679 0034 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1680              	.LVL99:
 205:Core/Src/main.c ****   HAL_Delay(100);
 1681              		.loc 1 205 3 view .LVU525
 1682 0038 FFF7FEFF 		bl	LCD_INIT
 1683              	.LVL100:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 53


 206:Core/Src/main.c **** 
 1684              		.loc 1 206 3 view .LVU526
 1685 003c 6420     		movs	r0, #100
 1686 003e FFF7FEFF 		bl	HAL_Delay
 1687              	.LVL101:
 208:Core/Src/main.c ****   for(int i=0;i<strlen(msg);i++) {
 1688              		.loc 1 208 3 view .LVU527
 208:Core/Src/main.c ****   for(int i=0;i<strlen(msg);i++) {
 1689              		.loc 1 208 8 is_stmt 0 view .LVU528
 1690 0042 01AC     		add	r4, sp, #4
 1691 0044 264D     		ldr	r5, .L111+12
 1692 0046 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1693 0048 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1694 004a 2B68     		ldr	r3, [r5]
 1695 004c 2370     		strb	r3, [r4]
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1696              		.loc 1 209 3 is_stmt 1 view .LVU529
 1697              	.LBB14:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1698              		.loc 1 209 7 view .LVU530
 1699              	.LVL102:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1700              		.loc 1 209 11 is_stmt 0 view .LVU531
 1701 004e 0024     		movs	r4, #0
 1702              	.LVL103:
 1703              	.L103:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1704              		.loc 1 209 15 is_stmt 1 discriminator 1 view .LVU532
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1705              		.loc 1 209 17 is_stmt 0 discriminator 1 view .LVU533
 1706 0050 01A8     		add	r0, sp, #4
 1707 0052 FFF7FEFF 		bl	strlen
 1708              	.LVL104:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1709              		.loc 1 209 3 discriminator 1 view .LVU534
 1710 0056 A042     		cmp	r0, r4
 1711 0058 08D9     		bls	.L109
 1712              	.LBB15:
 210:Core/Src/main.c ****     LCD_WRITE_CHAR(_c);
 1713              		.loc 1 210 5 is_stmt 1 discriminator 3 view .LVU535
 210:Core/Src/main.c ****     LCD_WRITE_CHAR(_c);
 1714              		.loc 1 210 13 is_stmt 0 discriminator 3 view .LVU536
 1715 005a 04F11803 		add	r3, r4, #24
 1716 005e 6B44     		add	r3, sp, r3
 1717              	.LVL105:
 211:Core/Src/main.c ****   }
 1718              		.loc 1 211 5 is_stmt 1 discriminator 3 view .LVU537
 1719 0060 13F8140C 		ldrb	r0, [r3, #-20]	@ zero_extendqisi2
 1720 0064 FFF7FEFF 		bl	LCD_WRITE_CHAR
 1721              	.LVL106:
 211:Core/Src/main.c ****   }
 1722              		.loc 1 211 5 is_stmt 0 discriminator 3 view .LVU538
 1723              	.LBE15:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1724              		.loc 1 209 29 is_stmt 1 discriminator 3 view .LVU539
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1725              		.loc 1 209 30 is_stmt 0 discriminator 3 view .LVU540
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 54


 1726 0068 0134     		adds	r4, r4, #1
 1727              	.LVL107:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1728              		.loc 1 209 30 discriminator 3 view .LVU541
 1729 006a F1E7     		b	.L103
 1730              	.L109:
 209:Core/Src/main.c ****     uint8_t _c = msg[i];
 1731              		.loc 1 209 30 discriminator 3 view .LVU542
 1732              	.LBE14:
 213:Core/Src/main.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 1733              		.loc 1 213 3 is_stmt 1 view .LVU543
 1734 006c 0C20     		movs	r0, #12
 1735 006e FFF7FEFF 		bl	LCD_WRITE_COMMAND
 1736              	.LVL108:
 214:Core/Src/main.c ****   HAL_Delay(500);
 1737              		.loc 1 214 3 view .LVU544
 1738 0072 0122     		movs	r2, #1
 1739 0074 4FF48041 		mov	r1, #16384
 1740 0078 1A48     		ldr	r0, .L111+16
 1741 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1742              	.LVL109:
 215:Core/Src/main.c ****   LCD_WRITE_COMMAND(0x01);
 1743              		.loc 1 215 3 view .LVU545
 1744 007e 4FF4FA70 		mov	r0, #500
 1745 0082 FFF7FEFF 		bl	HAL_Delay
 1746              	.LVL110:
 216:Core/Src/main.c ****   HAL_Delay(100);
 1747              		.loc 1 216 3 view .LVU546
 1748 0086 0120     		movs	r0, #1
 1749 0088 FFF7FEFF 		bl	LCD_WRITE_COMMAND
 1750              	.LVL111:
 217:Core/Src/main.c ****   /* USER CODE END 2 */
 1751              		.loc 1 217 3 view .LVU547
 1752 008c 6420     		movs	r0, #100
 1753 008e FFF7FEFF 		bl	HAL_Delay
 1754              	.LVL112:
 222:Core/Src/main.c ****   while (1)
 1755              		.loc 1 222 3 view .LVU548
 222:Core/Src/main.c ****   while (1)
 1756              		.loc 1 222 11 is_stmt 0 view .LVU549
 1757 0092 154B     		ldr	r3, .L111+20
 1758 0094 0093     		str	r3, [sp]
 1759 0096 03E0     		b	.L106
 1760              	.L105:
 233:Core/Src/main.c ****       LCD_CLEAR();
 1761              		.loc 1 233 5 is_stmt 1 view .LVU550
 233:Core/Src/main.c ****       LCD_CLEAR();
 1762              		.loc 1 233 19 is_stmt 0 view .LVU551
 1763 0098 144B     		ldr	r3, .L111+24
 1764 009a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 233:Core/Src/main.c ****       LCD_CLEAR();
 1765              		.loc 1 233 7 view .LVU552
 1766 009c 032B     		cmp	r3, #3
 1767 009e 10D0     		beq	.L110
 1768              	.L106:
 223:Core/Src/main.c ****   {
 1769              		.loc 1 223 3 is_stmt 1 view .LVU553
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 55


 228:Core/Src/main.c ****       delay_us(1);
 1770              		.loc 1 228 5 view .LVU554
 228:Core/Src/main.c ****       delay_us(1);
 1771              		.loc 1 228 19 is_stmt 0 view .LVU555
 1772 00a0 124B     		ldr	r3, .L111+24
 1773 00a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 228:Core/Src/main.c ****       delay_us(1);
 1774              		.loc 1 228 7 view .LVU556
 1775 00a4 002B     		cmp	r3, #0
 1776 00a6 F7D1     		bne	.L105
 229:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, _req, 3, 100);
 1777              		.loc 1 229 7 is_stmt 1 view .LVU557
 1778 00a8 0120     		movs	r0, #1
 1779 00aa FFF7FEFF 		bl	delay_us
 1780              	.LVL113:
 230:Core/Src/main.c ****       TRANS_FLAG = 1;
 1781              		.loc 1 230 7 view .LVU558
 1782 00ae 6423     		movs	r3, #100
 1783 00b0 0322     		movs	r2, #3
 1784 00b2 6946     		mov	r1, sp
 1785 00b4 0948     		ldr	r0, .L111+8
 1786 00b6 FFF7FEFF 		bl	HAL_UART_Transmit
 1787              	.LVL114:
 231:Core/Src/main.c ****     }
 1788              		.loc 1 231 7 view .LVU559
 231:Core/Src/main.c ****     }
 1789              		.loc 1 231 18 is_stmt 0 view .LVU560
 1790 00ba 0C4B     		ldr	r3, .L111+24
 1791 00bc 0122     		movs	r2, #1
 1792 00be 1A70     		strb	r2, [r3]
 1793 00c0 EAE7     		b	.L105
 1794              	.L110:
 234:Core/Src/main.c ****       DrawFullScreen(RxFRAME);
 1795              		.loc 1 234 7 is_stmt 1 view .LVU561
 1796 00c2 FFF7FEFF 		bl	LCD_CLEAR
 1797              	.LVL115:
 235:Core/Src/main.c ****       TRANS_FLAG = 0;
 1798              		.loc 1 235 7 view .LVU562
 1799 00c6 0A48     		ldr	r0, .L111+28
 1800 00c8 FFF7FEFF 		bl	DrawFullScreen
 1801              	.LVL116:
 236:Core/Src/main.c ****     }
 1802              		.loc 1 236 7 view .LVU563
 236:Core/Src/main.c ****     }
 1803              		.loc 1 236 18 is_stmt 0 view .LVU564
 1804 00cc 074B     		ldr	r3, .L111+24
 1805 00ce 0022     		movs	r2, #0
 1806 00d0 1A70     		strb	r2, [r3]
 1807 00d2 E5E7     		b	.L106
 1808              	.L112:
 1809              		.align	2
 1810              	.L111:
 1811 00d4 00000000 		.word	.LANCHOR0
 1812 00d8 00000000 		.word	.LANCHOR3
 1813 00dc 00000000 		.word	.LANCHOR6
 1814 00e0 00000000 		.word	.LC0
 1815 00e4 00040258 		.word	1476527104
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 56


 1816 00e8 52455100 		.word	5326162
 1817 00ec 00000000 		.word	.LANCHOR5
 1818 00f0 00000000 		.word	.LANCHOR4
 1819              		.cfi_endproc
 1820              	.LFE151:
 1822              		.global	RxFRAME
 1823              		.global	cnt
 1824              		.global	TRANS_FLAG
 1825              		.global	RxTempBuf
 1826              		.global	hpcd_USB_OTG_FS
 1827              		.global	huart3
 1828              		.global	huart2
 1829              		.global	htim1
 1830              		.global	hspi1
 1831              		.global	heth
 1832              		.global	TxConfig
 1833              		.global	DMATxDscrTab
 1834              		.global	DMARxDscrTab
 1835              		.section	.RxDecripSection,"aw"
 1836              		.align	2
 1837              		.set	.LANCHOR10,. + 0
 1840              	DMARxDscrTab:
 1841 0000 00000000 		.space	96
 1841      00000000 
 1841      00000000 
 1841      00000000 
 1841      00000000 
 1842              		.section	.TxDecripSection,"aw"
 1843              		.align	2
 1844              		.set	.LANCHOR9,. + 0
 1847              	DMATxDscrTab:
 1848 0000 00000000 		.space	96
 1848      00000000 
 1848      00000000 
 1848      00000000 
 1848      00000000 
 1849              		.section	.bss.MACAddr.0,"aw",%nobits
 1850              		.align	2
 1851              		.set	.LANCHOR8,. + 0
 1854              	MACAddr.0:
 1855 0000 00000000 		.space	6
 1855      0000
 1856              		.section	.bss.RxFRAME,"aw",%nobits
 1857              		.align	2
 1858              		.set	.LANCHOR4,. + 0
 1861              	RxFRAME:
 1862 0000 00000000 		.space	1024
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1863              		.section	.bss.RxTempBuf,"aw",%nobits
 1864              		.align	2
 1865              		.set	.LANCHOR3,. + 0
 1868              	RxTempBuf:
 1869 0000 00       		.space	1
 1870              		.section	.bss.TRANS_FLAG,"aw",%nobits
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 57


 1871              		.set	.LANCHOR5,. + 0
 1874              	TRANS_FLAG:
 1875 0000 00       		.space	1
 1876              		.section	.bss.TxConfig,"aw",%nobits
 1877              		.align	2
 1878              		.set	.LANCHOR11,. + 0
 1881              	TxConfig:
 1882 0000 00000000 		.space	56
 1882      00000000 
 1882      00000000 
 1882      00000000 
 1882      00000000 
 1883              		.section	.bss.cnt,"aw",%nobits
 1884              		.align	2
 1885              		.set	.LANCHOR2,. + 0
 1888              	cnt:
 1889 0000 00000000 		.space	4
 1890              		.section	.bss.heth,"aw",%nobits
 1891              		.align	2
 1892              		.set	.LANCHOR7,. + 0
 1895              	heth:
 1896 0000 00000000 		.space	176
 1896      00000000 
 1896      00000000 
 1896      00000000 
 1896      00000000 
 1897              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1898              		.align	2
 1899              		.set	.LANCHOR13,. + 0
 1902              	hpcd_USB_OTG_FS:
 1903 0000 00000000 		.space	1252
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1904              		.section	.bss.hspi1,"aw",%nobits
 1905              		.align	2
 1906              		.set	.LANCHOR1,. + 0
 1909              	hspi1:
 1910 0000 00000000 		.space	136
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1911              		.section	.bss.htim1,"aw",%nobits
 1912              		.align	2
 1913              		.set	.LANCHOR0,. + 0
 1916              	htim1:
 1917 0000 00000000 		.space	76
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1918              		.section	.bss.huart2,"aw",%nobits
 1919              		.align	2
 1920              		.set	.LANCHOR6,. + 0
 1923              	huart2:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 58


 1924 0000 00000000 		.space	148
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1925              		.section	.bss.huart3,"aw",%nobits
 1926              		.align	2
 1927              		.set	.LANCHOR12,. + 0
 1930              	huart3:
 1931 0000 00000000 		.space	148
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1932              		.text
 1933              	.Letext0:
 1934              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1935              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1936              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 1937              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1938              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1939              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1940              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1941              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1942              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1943              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1944              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1945              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1946              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 1947              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1948              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1949              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 1950              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1951              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 1952              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1953              		.file 22 "<built-in>"
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 59


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:273    .text.MX_GPIO_Init:00000150 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:283    .text.delay_us:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:289    .text.delay_us:00000000 delay_us
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:316    .text.delay_us:00000010 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:321    .text.LCD_SEND_BYTE:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:327    .text.LCD_SEND_BYTE:00000000 LCD_SEND_BYTE
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:358    .text.LCD_SEND_BYTE:00000018 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:363    .text.LCD_WRITE_COMMAND:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:369    .text.LCD_WRITE_COMMAND:00000000 LCD_WRITE_COMMAND
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:411    .text.LCD_WRITE_CHAR:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:417    .text.LCD_WRITE_CHAR:00000000 LCD_WRITE_CHAR
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:459    .text.DrawFullScreen:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:465    .text.DrawFullScreen:00000000 DrawFullScreen
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:592    .text.LCD_INIT:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:598    .text.LCD_INIT:00000000 LCD_INIT
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:631    .text.LCD_CLEAR:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:637    .text.LCD_CLEAR:00000000 LCD_CLEAR
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:662    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:668    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:749    .text.HAL_UART_RxCpltCallback:0000004c $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:759    .text.Error_Handler:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:765    .text.Error_Handler:00000000 Error_Handler
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:797    .text.MX_ETH_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:802    .text.MX_ETH_Init:00000000 MX_ETH_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:891    .text.MX_ETH_Init:00000054 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:901    .text.MX_SPI1_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:906    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1007   .text.MX_SPI1_Init:00000058 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1013   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1018   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1117   .text.MX_USART2_UART_Init:00000058 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1123   .text.MX_USART3_UART_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1128   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1227   .text.MX_USART3_UART_Init:00000058 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1233   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1238   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1303   .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1309   .text.MX_TIM1_Init:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1314   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1424   .text.MX_TIM1_Init:00000068 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1430   .text.SystemClock_Config:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1436   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1613   .text.SystemClock_Config:000000b8 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1619   .rodata.main.str1.4:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1623   .text.main:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1629   .text.main:00000000 main
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1811   .text.main:000000d4 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1861   .bss.RxFRAME:00000000 RxFRAME
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1888   .bss.cnt:00000000 cnt
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1874   .bss.TRANS_FLAG:00000000 TRANS_FLAG
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1868   .bss.RxTempBuf:00000000 RxTempBuf
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1902   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1930   .bss.huart3:00000000 huart3
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s 			page 60


C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1923   .bss.huart2:00000000 huart2
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1916   .bss.htim1:00000000 htim1
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1909   .bss.hspi1:00000000 hspi1
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1895   .bss.heth:00000000 heth
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1881   .bss.TxConfig:00000000 TxConfig
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1847   .TxDecripSection:00000000 DMATxDscrTab
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1840   .RxDecripSection:00000000 DMARxDscrTab
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1836   .RxDecripSection:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1843   .TxDecripSection:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1850   .bss.MACAddr.0:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1854   .bss.MACAddr.0:00000000 MACAddr.0
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1857   .bss.RxFRAME:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1864   .bss.RxTempBuf:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1875   .bss.TRANS_FLAG:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1877   .bss.TxConfig:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1884   .bss.cnt:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1891   .bss.heth:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1898   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1905   .bss.hspi1:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1912   .bss.htim1:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1919   .bss.huart2:00000000 $d
C:\Users\PgRick\AppData\Local\Temp\ccQTrFQp.s:1926   .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Receive_IT
HAL_ETH_Init
memset
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
strlen
HAL_UART_Transmit
