###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Oct  9 11:17:44 2025
#  Design:            bm_stage_1
#  Command:           report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_s_timing.rpt
###############################################################
Path 1:
               View: analysis_normal_slow_max
         Startpoint: (F) rst
              Clock:
           Endpoint: (F) l1_1_reg[2]/RN
              Clock:

                       Capture       Launch
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Launch Clock:=    0.000
          Data Path:+    0.000

#----------------------------------------------------------------------------
# Timing Point    Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  rst             -      rst  F     (arrival)      16  0.004   0.000    0.000  
  l1_1_reg[2]/RN  -      RN   F     DFFRX2         16  0.004   0.000    0.000  
#----------------------------------------------------------------------------

