Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May  4 02:23:25 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.115        0.000                      0                 8034        0.028        0.000                      0                 8034        3.500        0.000                       0                  3231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.115        0.000                      0                 8034        0.028        0.000                      0                 8034        3.500        0.000                       0                  3231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[168]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.490    10.076    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[168]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.645    13.410    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[168]/C
                         clock pessimism              0.341    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524    13.191    design_1_i/uart_top_0/inst/rResult_reg[168]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[176]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.490    10.076    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[176]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.645    13.410    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[176]/C
                         clock pessimism              0.341    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524    13.191    design_1_i/uart_top_0/inst/rResult_reg[176]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[184]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.490    10.076    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[184]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.645    13.410    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[184]/C
                         clock pessimism              0.341    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524    13.191    design_1_i/uart_top_0/inst/rResult_reg[184]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[192]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.490    10.076    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[192]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.645    13.410    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y116        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[192]/C
                         clock pessimism              0.341    13.750    
                         clock uncertainty           -0.035    13.715    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524    13.191    design_1_i/uart_top_0/inst/rResult_reg[192]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.719%)  route 3.623ns (80.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.826     5.900    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y122        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.518     6.418 f  design_1_i/uart_top_0/inst/rCnt_reg[5]/Q
                         net (fo=7, routed)           0.905     7.323    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[5]
    SLICE_X47Y121        LUT6 (Prop_lut6_I2_O)        0.124     7.447 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[2]_i_3/O
                         net (fo=2, routed)           0.583     8.030    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_8
    SLICE_X47Y120        LUT5 (Prop_lut5_I1_O)        0.124     8.154 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=23, routed)          0.476     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/rFSM1
    SLICE_X49Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.754 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.659    10.413    design_1_i/uart_top_0/inst/rResult
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.709    13.474    design_1_i/uart_top_0/inst/iClk
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[102]/C
                         clock pessimism              0.341    13.814    
                         clock uncertainty           -0.035    13.779    
    SLICE_X57Y139        FDRE (Setup_fdre_C_CE)      -0.205    13.574    design_1_i/uart_top_0/inst/rResult_reg[102]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.719%)  route 3.623ns (80.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.826     5.900    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y122        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.518     6.418 f  design_1_i/uart_top_0/inst/rCnt_reg[5]/Q
                         net (fo=7, routed)           0.905     7.323    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[5]
    SLICE_X47Y121        LUT6 (Prop_lut6_I2_O)        0.124     7.447 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[2]_i_3/O
                         net (fo=2, routed)           0.583     8.030    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_8
    SLICE_X47Y120        LUT5 (Prop_lut5_I1_O)        0.124     8.154 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=23, routed)          0.476     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/rFSM1
    SLICE_X49Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.754 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.659    10.413    design_1_i/uart_top_0/inst/rResult
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.709    13.474    design_1_i/uart_top_0/inst/iClk
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[78]/C
                         clock pessimism              0.341    13.814    
                         clock uncertainty           -0.035    13.779    
    SLICE_X57Y139        FDRE (Setup_fdre_C_CE)      -0.205    13.574    design_1_i/uart_top_0/inst/rResult_reg[78]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.719%)  route 3.623ns (80.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.826     5.900    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y122        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.518     6.418 f  design_1_i/uart_top_0/inst/rCnt_reg[5]/Q
                         net (fo=7, routed)           0.905     7.323    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[5]
    SLICE_X47Y121        LUT6 (Prop_lut6_I2_O)        0.124     7.447 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[2]_i_3/O
                         net (fo=2, routed)           0.583     8.030    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_8
    SLICE_X47Y120        LUT5 (Prop_lut5_I1_O)        0.124     8.154 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=23, routed)          0.476     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/rFSM1
    SLICE_X49Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.754 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.659    10.413    design_1_i/uart_top_0/inst/rResult
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.709    13.474    design_1_i/uart_top_0/inst/iClk
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[86]/C
                         clock pessimism              0.341    13.814    
                         clock uncertainty           -0.035    13.779    
    SLICE_X57Y139        FDRE (Setup_fdre_C_CE)      -0.205    13.574    design_1_i/uart_top_0/inst/rResult_reg[86]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.719%)  route 3.623ns (80.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.826     5.900    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y122        FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.518     6.418 f  design_1_i/uart_top_0/inst/rCnt_reg[5]/Q
                         net (fo=7, routed)           0.905     7.323    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[5]
    SLICE_X47Y121        LUT6 (Prop_lut6_I2_O)        0.124     7.447 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[2]_i_3/O
                         net (fo=2, routed)           0.583     8.030    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_8
    SLICE_X47Y120        LUT5 (Prop_lut5_I1_O)        0.124     8.154 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=23, routed)          0.476     8.630    design_1_i/uart_top_0/inst/MP_ADDER_INST/rFSM1
    SLICE_X49Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.754 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.659    10.413    design_1_i/uart_top_0/inst/rResult
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.709    13.474    design_1_i/uart_top_0/inst/iClk
    SLICE_X57Y139        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[94]/C
                         clock pessimism              0.341    13.814    
                         clock uncertainty           -0.035    13.779    
    SLICE_X57Y139        FDRE (Setup_fdre_C_CE)      -0.205    13.574    design_1_i/uart_top_0/inst/rResult_reg[94]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.456ns (11.723%)  route 3.434ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.434    10.019    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.644    13.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/C
                         clock pessimism              0.341    13.749    
                         clock uncertainty           -0.035    13.714    
    SLICE_X46Y117        FDRE (Setup_fdre_C_R)       -0.524    13.190    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.456ns (11.723%)  route 3.434ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X111Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3213, routed)        3.434    10.019    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        1.644    13.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]/C
                         clock pessimism              0.341    13.749    
                         clock uncertainty           -0.035    13.714    
    SLICE_X46Y117        FDRE (Setup_fdre_C_R)       -0.524    13.190    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[160]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  3.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.776%)  route 0.232ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.626     1.713    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y119        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[480]/Q
                         net (fo=2, routed)           0.232     2.086    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[480]
    SLICE_X48Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.902     2.244    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[464]/C
                         clock pessimism             -0.264     1.980    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.078     2.058    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[464]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.779%)  route 0.203ns (52.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.630     1.717    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y113        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/Q
                         net (fo=2, routed)           0.203     2.061    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[240]
    SLICE_X48Y115        LUT4 (Prop_lut4_I3_O)        0.045     2.106 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[240]_i_1/O
                         net (fo=1, routed)           0.000     2.106    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_274
    SLICE_X48Y115        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.904     2.246    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y115        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[240]/C
                         clock pessimism             -0.264     1.982    
    SLICE_X48Y115        FDRE (Hold_fdre_C_D)         0.091     2.073    design_1_i/uart_top_0/inst/rResult_reg[240]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.166%)  route 0.199ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.627     1.714    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y118        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  design_1_i/uart_top_0/inst/rResult_reg[128]/Q
                         net (fo=1, routed)           0.199     2.077    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[512][128]
    SLICE_X47Y117        LUT4 (Prop_lut4_I1_O)        0.045     2.122 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[136]_i_1/O
                         net (fo=1, routed)           0.000     2.122    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_378
    SLICE_X47Y117        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.902     2.244    design_1_i/uart_top_0/inst/iClk
    SLICE_X47Y117        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[136]/C
                         clock pessimism             -0.264     1.980    
    SLICE_X47Y117        FDRE (Hold_fdre_C_D)         0.091     2.071    design_1_i/uart_top_0/inst/rResult_reg[136]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[296]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.814%)  route 0.211ns (50.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.630     1.717    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y113        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[296]/Q
                         net (fo=2, routed)           0.211     2.091    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[296]
    SLICE_X49Y113        LUT4 (Prop_lut4_I3_O)        0.045     2.136 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[296]_i_1/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_218
    SLICE_X49Y113        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[296]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y113        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[296]/C
                         clock pessimism             -0.264     1.983    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.092     2.075    design_1_i/uart_top_0/inst/rResult_reg[296]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.155%)  route 0.249ns (63.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.626     1.713    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X47Y123        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/Q
                         net (fo=3, routed)           0.249     2.103    design_1_i/uart_top_0/inst/UART_RX_INST/wRxByte[7]
    SLICE_X50Y123        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.891     2.233    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X50Y123        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
                         clock pessimism             -0.264     1.969    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.064     2.033    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.198%)  route 0.195ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.632     1.719    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE (Prop_fdre_C_Q)         0.148     1.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[144]/Q
                         net (fo=2, routed)           0.195     2.061    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[144]
    SLICE_X51Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.898     2.240    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y117        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[128]/C
                         clock pessimism             -0.264     1.976    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.013     1.989    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.630     1.717    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y113        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[240]/Q
                         net (fo=2, routed)           0.269     2.127    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[240]
    SLICE_X49Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.903     2.245    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y116        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[224]/C
                         clock pessimism             -0.264     1.981    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.066     2.047    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[224]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.326%)  route 0.253ns (57.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.633     1.720    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y115        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_1_i/uart_top_0/inst/rResult_reg[248]/Q
                         net (fo=1, routed)           0.253     2.114    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[512][248]
    SLICE_X52Y114        LUT4 (Prop_lut4_I1_O)        0.045     2.159 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[256]_i_1/O
                         net (fo=1, routed)           0.000     2.159    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_258
    SLICE_X52Y114        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.901     2.243    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y114        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[256]/C
                         clock pessimism             -0.264     1.979    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.091     2.070    design_1_i/uart_top_0/inst/rResult_reg[256]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[503]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.848%)  route 0.269ns (59.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.622     1.709    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y123        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[503]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[503]/Q
                         net (fo=2, routed)           0.269     2.119    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[503]
    SLICE_X48Y125        LUT4 (Prop_lut4_I3_O)        0.045     2.164 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[503]_i_1/O
                         net (fo=1, routed)           0.000     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_11
    SLICE_X48Y125        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.894     2.236    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y125        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[503]/C
                         clock pessimism             -0.264     1.972    
    SLICE_X48Y125        FDRE (Hold_fdre_C_D)         0.091     2.063    design_1_i/uart_top_0/inst/rResult_reg[503]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[495]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.610%)  route 0.291ns (67.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.621     1.708    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y125        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[511]/Q
                         net (fo=2, routed)           0.291     2.140    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[511]
    SLICE_X47Y125        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3230, routed)        0.894     2.236    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y125        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[495]/C
                         clock pessimism             -0.264     1.972    
    SLICE_X47Y125        FDRE (Hold_fdre_C_D)         0.066     2.038    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[495]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X62Y132   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[176]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/rB_reg[320]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/rB_reg[321]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/rB_reg[328]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   design_1_i/uart_top_0/inst/rB_reg[329]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[320]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[321]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[337]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[353]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y137   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[361]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y137   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[377]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



