
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[tip:x86/platform] x86/hyper-v: Support extended CPU ranges for TLB flush hypercalls - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [tip:x86/platform] x86/hyper-v: Support extended CPU ranges for TLB flush hypercalls</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Aug. 31, 2017, 8:01 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;tip-628f54cc6451d2706ba8a56763dbf93be02aaa80@git.kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9932783/mbox/"
   >mbox</a>
|
   <a href="/patch/9932783/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9932783/">/patch/9932783/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	C524360362 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 31 Aug 2017 20:06:06 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id B781A28A7A
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 31 Aug 2017 20:06:06 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id ABE5228A7B; Thu, 31 Aug 2017 20:06:06 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D375828A55
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 31 Aug 2017 20:06:05 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751439AbdHaUGD (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 31 Aug 2017 16:06:03 -0400
Received: from terminus.zytor.com ([65.50.211.136]:39809 &quot;EHLO
	terminus.zytor.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750880AbdHaUGB (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 31 Aug 2017 16:06:01 -0400
Received: from terminus.zytor.com (localhost [127.0.0.1])
	by terminus.zytor.com (8.15.2/8.15.2) with ESMTP id v7VK1Gnc001250;
	Thu, 31 Aug 2017 13:01:16 -0700
Received: (from tipbot@localhost)
	by terminus.zytor.com (8.15.2/8.15.2/Submit) id v7VK1GG0001245;
	Thu, 31 Aug 2017 13:01:16 -0700
Date: Thu, 31 Aug 2017 13:01:16 -0700
X-Authentication-Warning: terminus.zytor.com: tipbot set sender to
	tipbot@zytor.com using -f
From: tip-bot for Vitaly Kuznetsov &lt;tipbot@zytor.com&gt;
Message-ID: &lt;tip-628f54cc6451d2706ba8a56763dbf93be02aaa80@git.kernel.org&gt;
Cc: rostedt@goodmis.org, kys@microsoft.com, sthemmin@microsoft.com,
	tglx@linutronix.de, hpa@zytor.com, mingo@kernel.org,
	peterz@infradead.org, sixiao@microsoft.com,
	torvalds@linux-foundation.org, vkuznets@redhat.com,
	andy.shevchenko@gmail.com, luto@kernel.org,
	Jork.Loeser@microsoft.com, linux-kernel@vger.kernel.org,
	haiyangz@microsoft.com
Reply-To: haiyangz@microsoft.com, linux-kernel@vger.kernel.org,
	Jork.Loeser@microsoft.com, luto@kernel.org,
	andy.shevchenko@gmail.com, vkuznets@redhat.com,
	sixiao@microsoft.com, torvalds@linux-foundation.org,
	peterz@infradead.org, mingo@kernel.org, hpa@zytor.com,
	tglx@linutronix.de, sthemmin@microsoft.com, kys@microsoft.com,
	rostedt@goodmis.org
In-Reply-To: &lt;20170802160921.21791-9-vkuznets@redhat.com&gt;
References: &lt;20170802160921.21791-9-vkuznets@redhat.com&gt;
To: linux-tip-commits@vger.kernel.org
Subject: [tip:x86/platform] x86/hyper-v: Support extended CPU ranges for TLB
	flush hypercalls
Git-Commit-ID: 628f54cc6451d2706ba8a56763dbf93be02aaa80
X-Mailer: tip-git-log-daemon
Robot-ID: &lt;tip-bot.git.kernel.org&gt;
Robot-Unsubscribe: Contact &lt;mailto:hpa@kernel.org&gt; to get blacklisted from
	these emails
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain; charset=UTF-8
Content-Disposition: inline
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a> - Aug. 31, 2017, 8:01 p.m.</div>
<pre class="content">
Commit-ID:  628f54cc6451d2706ba8a56763dbf93be02aaa80
Gitweb:     http://git.kernel.org/tip/628f54cc6451d2706ba8a56763dbf93be02aaa80
Author:     Vitaly Kuznetsov &lt;vkuznets@redhat.com&gt;
AuthorDate: Wed, 2 Aug 2017 18:09:20 +0200
Committer:  Ingo Molnar &lt;mingo@kernel.org&gt;
CommitDate: Thu, 31 Aug 2017 14:20:36 +0200

x86/hyper-v: Support extended CPU ranges for TLB flush hypercalls

Hyper-V hosts may support more than 64 vCPUs, we need to use
HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX/LIST_EX hypercalls in this
case.
<span class="signed-off-by">
Signed-off-by: Vitaly Kuznetsov &lt;vkuznets@redhat.com&gt;</span>
<span class="reviewed-by">Reviewed-by: Andy Shevchenko &lt;andy.shevchenko@gmail.com&gt;</span>
<span class="reviewed-by">Reviewed-by: Stephen Hemminger &lt;sthemmin@microsoft.com&gt;</span>
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Haiyang Zhang &lt;haiyangz@microsoft.com&gt;
Cc: Jork Loeser &lt;Jork.Loeser@microsoft.com&gt;
Cc: K. Y. Srinivasan &lt;kys@microsoft.com&gt;
Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Peter Zijlstra &lt;peterz@infradead.org&gt;
Cc: Simon Xiao &lt;sixiao@microsoft.com&gt;
Cc: Steven Rostedt &lt;rostedt@goodmis.org&gt;
Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Cc: devel@linuxdriverproject.org
Link: http://lkml.kernel.org/r/20170802160921.21791-9-vkuznets@redhat.com
<span class="signed-off-by">Signed-off-by: Ingo Molnar &lt;mingo@kernel.org&gt;</span>
---
 arch/x86/hyperv/mmu.c              | 133 ++++++++++++++++++++++++++++++++++++-
 arch/x86/include/uapi/asm/hyperv.h |  10 +++
 2 files changed, 140 insertions(+), 3 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/hyperv/mmu.c b/arch/x86/hyperv/mmu.c</span>
<span class="p_header">index 9419a20..51b44be 100644</span>
<span class="p_header">--- a/arch/x86/hyperv/mmu.c</span>
<span class="p_header">+++ b/arch/x86/hyperv/mmu.c</span>
<span class="p_chunk">@@ -18,11 +18,25 @@</span> <span class="p_context"> struct hv_flush_pcpu {</span>
 	u64 gva_list[];
 };
 
<span class="p_add">+/* HvFlushVirtualAddressSpaceEx, HvFlushVirtualAddressListEx hypercalls */</span>
<span class="p_add">+struct hv_flush_pcpu_ex {</span>
<span class="p_add">+	u64 address_space;</span>
<span class="p_add">+	u64 flags;</span>
<span class="p_add">+	struct {</span>
<span class="p_add">+		u64 format;</span>
<span class="p_add">+		u64 valid_bank_mask;</span>
<span class="p_add">+		u64 bank_contents[];</span>
<span class="p_add">+	} hv_vp_set;</span>
<span class="p_add">+	u64 gva_list[];</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
 /* Each gva in gva_list encodes up to 4096 pages to flush */
 #define HV_TLB_FLUSH_UNIT (4096 * PAGE_SIZE)
 
 static struct hv_flush_pcpu __percpu *pcpu_flush;
 
<span class="p_add">+static struct hv_flush_pcpu_ex __percpu *pcpu_flush_ex;</span>
<span class="p_add">+</span>
 /*
  * Fills in gva_list starting from offset. Returns the number of items added.
  */
<span class="p_chunk">@@ -53,6 +67,34 @@</span> <span class="p_context"> static inline int fill_gva_list(u64 gva_list[], int offset,</span>
 	return gva_n - offset;
 }
 
<span class="p_add">+/* Return the number of banks in the resulting vp_set */</span>
<span class="p_add">+static inline int cpumask_to_vp_set(struct hv_flush_pcpu_ex *flush,</span>
<span class="p_add">+				    const struct cpumask *cpus)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int cpu, vcpu, vcpu_bank, vcpu_offset, nr_bank = 1;</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Some banks may end up being empty but this is acceptable.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	for_each_cpu(cpu, cpus) {</span>
<span class="p_add">+		vcpu = hv_cpu_number_to_vp_number(cpu);</span>
<span class="p_add">+		vcpu_bank = vcpu / 64;</span>
<span class="p_add">+		vcpu_offset = vcpu % 64;</span>
<span class="p_add">+</span>
<span class="p_add">+		/* valid_bank_mask can represent up to 64 banks */</span>
<span class="p_add">+		if (vcpu_bank &gt;= 64)</span>
<span class="p_add">+			return 0;</span>
<span class="p_add">+</span>
<span class="p_add">+		__set_bit(vcpu_offset, (unsigned long *)</span>
<span class="p_add">+			  &amp;flush-&gt;hv_vp_set.bank_contents[vcpu_bank]);</span>
<span class="p_add">+		if (vcpu_bank &gt;= nr_bank)</span>
<span class="p_add">+			nr_bank = vcpu_bank + 1;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	flush-&gt;hv_vp_set.valid_bank_mask = GENMASK_ULL(nr_bank - 1, 0);</span>
<span class="p_add">+</span>
<span class="p_add">+	return nr_bank;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static void hyperv_flush_tlb_others(const struct cpumask *cpus,
 				    const struct flush_tlb_info *info)
 {
<span class="p_chunk">@@ -122,17 +164,102 @@</span> <span class="p_context"> do_native:</span>
 	native_flush_tlb_others(cpus, info);
 }
 
<span class="p_add">+static void hyperv_flush_tlb_others_ex(const struct cpumask *cpus,</span>
<span class="p_add">+				       const struct flush_tlb_info *info)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int nr_bank = 0, max_gvas, gva_n;</span>
<span class="p_add">+	struct hv_flush_pcpu_ex *flush;</span>
<span class="p_add">+	u64 status = U64_MAX;</span>
<span class="p_add">+	unsigned long flags;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!pcpu_flush_ex || !hv_hypercall_pg)</span>
<span class="p_add">+		goto do_native;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (cpumask_empty(cpus))</span>
<span class="p_add">+		return;</span>
<span class="p_add">+</span>
<span class="p_add">+	local_irq_save(flags);</span>
<span class="p_add">+</span>
<span class="p_add">+	flush = this_cpu_ptr(pcpu_flush_ex);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (info-&gt;mm) {</span>
<span class="p_add">+		flush-&gt;address_space = virt_to_phys(info-&gt;mm-&gt;pgd);</span>
<span class="p_add">+		flush-&gt;flags = 0;</span>
<span class="p_add">+	} else {</span>
<span class="p_add">+		flush-&gt;address_space = 0;</span>
<span class="p_add">+		flush-&gt;flags = HV_FLUSH_ALL_VIRTUAL_ADDRESS_SPACES;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	flush-&gt;hv_vp_set.valid_bank_mask = 0;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!cpumask_equal(cpus, cpu_present_mask)) {</span>
<span class="p_add">+		flush-&gt;hv_vp_set.format = HV_GENERIC_SET_SPARCE_4K;</span>
<span class="p_add">+		nr_bank = cpumask_to_vp_set(flush, cpus);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!nr_bank) {</span>
<span class="p_add">+		flush-&gt;hv_vp_set.format = HV_GENERIC_SET_ALL;</span>
<span class="p_add">+		flush-&gt;flags |= HV_FLUSH_ALL_PROCESSORS;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * We can flush not more than max_gvas with one hypercall. Flush the</span>
<span class="p_add">+	 * whole address space if we were asked to do more.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	max_gvas =</span>
<span class="p_add">+		(PAGE_SIZE - sizeof(*flush) - nr_bank *</span>
<span class="p_add">+		 sizeof(flush-&gt;hv_vp_set.bank_contents[0])) /</span>
<span class="p_add">+		sizeof(flush-&gt;gva_list[0]);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (info-&gt;end == TLB_FLUSH_ALL) {</span>
<span class="p_add">+		flush-&gt;flags |= HV_FLUSH_NON_GLOBAL_MAPPINGS_ONLY;</span>
<span class="p_add">+		status = hv_do_rep_hypercall(</span>
<span class="p_add">+			HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX,</span>
<span class="p_add">+			0, nr_bank + 2, flush, NULL);</span>
<span class="p_add">+	} else if (info-&gt;end &amp;&amp;</span>
<span class="p_add">+		   ((info-&gt;end - info-&gt;start)/HV_TLB_FLUSH_UNIT) &gt; max_gvas) {</span>
<span class="p_add">+		status = hv_do_rep_hypercall(</span>
<span class="p_add">+			HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX,</span>
<span class="p_add">+			0, nr_bank + 2, flush, NULL);</span>
<span class="p_add">+	} else {</span>
<span class="p_add">+		gva_n = fill_gva_list(flush-&gt;gva_list, nr_bank,</span>
<span class="p_add">+				      info-&gt;start, info-&gt;end);</span>
<span class="p_add">+		status = hv_do_rep_hypercall(</span>
<span class="p_add">+			HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST_EX,</span>
<span class="p_add">+			gva_n, nr_bank + 2, flush, NULL);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	local_irq_restore(flags);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!(status &amp; HV_HYPERCALL_RESULT_MASK))</span>
<span class="p_add">+		return;</span>
<span class="p_add">+do_native:</span>
<span class="p_add">+	native_flush_tlb_others(cpus, info);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 void hyperv_setup_mmu_ops(void)
 {
<span class="p_del">-	if (ms_hyperv.hints &amp; HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED) {</span>
<span class="p_add">+	if (!(ms_hyperv.hints &amp; HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED))</span>
<span class="p_add">+		return;</span>
<span class="p_add">+</span>
<span class="p_add">+	setup_clear_cpu_cap(X86_FEATURE_PCID);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!(ms_hyperv.hints &amp; HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED)) {</span>
 		pr_info(&quot;Using hypercall for remote TLB flush\n&quot;);
 		pv_mmu_ops.flush_tlb_others = hyperv_flush_tlb_others;
<span class="p_del">-		setup_clear_cpu_cap(X86_FEATURE_PCID);</span>
<span class="p_add">+	} else {</span>
<span class="p_add">+		pr_info(&quot;Using ext hypercall for remote TLB flush\n&quot;);</span>
<span class="p_add">+		pv_mmu_ops.flush_tlb_others = hyperv_flush_tlb_others_ex;</span>
 	}
 }
 
 void hyper_alloc_mmu(void)
 {
<span class="p_del">-	if (ms_hyperv.hints &amp; HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED)</span>
<span class="p_add">+	if (!(ms_hyperv.hints &amp; HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED))</span>
<span class="p_add">+		return;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (!(ms_hyperv.hints &amp; HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED))</span>
 		pcpu_flush = __alloc_percpu(PAGE_SIZE, PAGE_SIZE);
<span class="p_add">+	else</span>
<span class="p_add">+		pcpu_flush_ex = __alloc_percpu(PAGE_SIZE, PAGE_SIZE);</span>
 }
<span class="p_header">diff --git a/arch/x86/include/uapi/asm/hyperv.h b/arch/x86/include/uapi/asm/hyperv.h</span>
<span class="p_header">index a6fdd3b..7032f4d 100644</span>
<span class="p_header">--- a/arch/x86/include/uapi/asm/hyperv.h</span>
<span class="p_header">+++ b/arch/x86/include/uapi/asm/hyperv.h</span>
<span class="p_chunk">@@ -149,6 +149,9 @@</span> <span class="p_context"></span>
  */
 #define HV_X64_DEPRECATING_AEOI_RECOMMENDED	(1 &lt;&lt; 9)
 
<span class="p_add">+/* Recommend using the newer ExProcessorMasks interface */</span>
<span class="p_add">+#define HV_X64_EX_PROCESSOR_MASKS_RECOMMENDED	(1 &lt;&lt; 11)</span>
<span class="p_add">+</span>
 /*
  * HV_VP_SET available
  */
<span class="p_chunk">@@ -245,6 +248,8 @@</span> <span class="p_context"></span>
 #define HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE	0x0002
 #define HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST	0x0003
 #define HVCALL_NOTIFY_LONG_SPIN_WAIT		0x0008
<span class="p_add">+#define HVCALL_FLUSH_VIRTUAL_ADDRESS_SPACE_EX  0x0013</span>
<span class="p_add">+#define HVCALL_FLUSH_VIRTUAL_ADDRESS_LIST_EX   0x0014</span>
 #define HVCALL_POST_MESSAGE			0x005c
 #define HVCALL_SIGNAL_EVENT			0x005d
 
<span class="p_chunk">@@ -266,6 +271,11 @@</span> <span class="p_context"></span>
 #define HV_FLUSH_NON_GLOBAL_MAPPINGS_ONLY	BIT(2)
 #define HV_FLUSH_USE_EXTENDED_RANGE_FORMAT	BIT(3)
 
<span class="p_add">+enum HV_GENERIC_SET_FORMAT {</span>
<span class="p_add">+	HV_GENERIC_SET_SPARCE_4K,</span>
<span class="p_add">+	HV_GENERIC_SET_ALL,</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
 /* hypercall status code */
 #define HV_STATUS_SUCCESS			0
 #define HV_STATUS_INVALID_HYPERCALL_CODE	2

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



