{
  "version": "2025-04-12",
  "description": "Open source digital design and verification tools. Includes tools for RTL synthesis, formal hardware verification, place & route, FPGA programming, and testing with support for HDLs like Verilog, Migen and Amaranth.",
  "homepage": "https://github.com/YosysHQ/oss-cad-suite-build",
  "license": "ISC",
  "architecture": {
    "64bit": {
      "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases/download/2025-04-12/oss-cad-suite-windows-x64-20250412.exe#/dl.7z",
      "hash": "21e2ec56123a7b2bb02be92b6e4dd00a7a8d96ac7ec038914bdd1f881b9c7bf8"
    }
  },
  "extract_dir": "oss-cad-suite",
  "pre_install": "Set-Content -Path \"$dir\\start.bat\" -Value \"@cmd /k $dir\\environment.bat\"",
  "bin": [
    [
      "start.bat",
      "oss-cad"
    ]
  ],
  "checkver": {
    "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases",
    "regex": "tree\\/([\\d-]+)"
  },
  "autoupdate": {
    "architecture": {
      "64bit": {
        "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases/download/$version/oss-cad-suite-windows-x64-$cleanVersion.exe#/dl.7z"
      }
    }
  }
}