<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Implements an asynchronous reset synchronizer module using Xilinx Parameterized Macros.

# Purpose
The `areset_sync` module is an asynchronous reset synchronizer designed to ensure that an asynchronous reset signal (`areset`) is safely synchronized to a destination clock domain (`dclk`). This module uses the Xilinx Parameterized Macro (XPM) for asynchronous reset synchronization, which is a specialized component for handling clock domain crossing issues. The module outputs a synchronized reset signal (`dreset`) that asserts asynchronously and deasserts synchronously with the destination clock, ensuring reliable reset behavior across different clock domains.

The module instantiates the `xpm_cdc_async_rst` component with specific parameters: `DEST_SYNC_FF`, `INIT_SYNC_FF`, and `RST_ACTIVE_HIGH`. `DEST_SYNC_FF` determines the number of synchronization stages and the minimum width of the reset signal. `INIT_SYNC_FF` controls the initialization of simulation values on synchronization registers, and `RST_ACTIVE_HIGH` sets the polarity of the reset signal. The module is essential for designs requiring robust handling of asynchronous reset signals in multi-clock environments, ensuring that reset signals are properly synchronized to the target clock domain.
# Modules

---
### areset\_sync
Synchronizes an asynchronous reset signal to a destination clock domain using the Xilinx Parameterized Macro (XPM) for asynchronous reset synchronization. The module ensures that the reset signal asserts asynchronously and deasserts synchronously to the destination clock.
- **Constants**:
    - ``DEST_SYNC_FF``: Number of register stages used to synchronize the signal in the destination clock domain, with a range of 2 to 10.
    - ``INIT_SYNC_FF``: Enables or disables behavioral simulation initialization values on synchronization registers, with allowed values of 0 or 1.
    - ``RST_ACTIVE_HIGH``: Defines the polarity of the asynchronous reset signal, with 0 for active low and 1 for active high.
- **Ports**:
    - ``areset``: Input wire for the source asynchronous reset signal.
    - ``dclk``: Input wire for the destination clock.
    - ``dreset``: Output wire for the synchronized asynchronous reset signal in the destination clock domain.
- **Logic and Control Flow**:
    - Instantiates the `xpm_cdc_async_rst` module with parameters `DEST_SYNC_FF`, `INIT_SYNC_FF`, and `RST_ACTIVE_HIGH`.
    - Connects the input `areset` to the `src_arst` port of the `xpm_cdc_async_rst` instance.
    - Connects the input `dclk` to the `dest_clk` port of the `xpm_cdc_async_rst` instance.
    - Connects the output `dreset` to the `dest_arst` port of the `xpm_cdc_async_rst` instance.



---
Made with ❤️ by [Driver](https://www.driver.ai/)