$date
	Wed Oct 23 10:09:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RFTest $end
$var wire 32 ! out2 [31:0] $end
$var wire 32 " out1 [31:0] $end
$var reg 1 # RegWrite $end
$var reg 1 $ clk $end
$var reg 32 % in [31:0] $end
$var reg 5 & rd [4:0] $end
$var reg 5 ' rs [4:0] $end
$var reg 5 ( rt [4:0] $end
$scope module u_RegisterFile $end
$var wire 1 # RegWrite $end
$var wire 1 $ clk $end
$var wire 32 ) in [31:0] $end
$var wire 5 * rd [4:0] $end
$var wire 5 + rs [4:0] $end
$var wire 5 , rt [4:0] $end
$var reg 32 - out1 [31:0] $end
$var reg 32 . out2 [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 /
bx .
bx -
b111 ,
b101 +
b100 *
b10 )
b111 (
b101 '
b100 &
b10 %
0$
0#
bx "
bx !
$end
#50000
b111 !
b111 .
b101 "
b101 -
1$
#100000
0$
#150000
1$
#200000
0$
b1001 %
b1001 )
1#
#250000
1$
#300000
0$
#350000
1$
#400000
0$
b110 &
b110 *
b100 '
b100 +
0#
#450000
b1001 "
b1001 -
1$
#500000
0$
#550000
1$
#600000
0$
