{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541517118940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541517118940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 16:11:58 2018 " "Processing started: Tue Nov 06 16:11:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541517118940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541517118940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541517118940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1541517119265 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517119312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:00 Progress: Loading Bricolage3/nios.qsys " "2018.11.06.16:12:00 Progress: Loading Bricolage3/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517120887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Reading input file " "2018.11.06.16:12:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding clk_0 \[clock_source 13.0\] " "2018.11.06.16:12:01 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module clk_0 " "2018.11.06.16:12:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module onchip_memory2_0 " "2018.11.06.16:12:01 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2018.11.06.16:12:01 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module nios2_qsys_0 " "2018.11.06.16:12:01 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding switch \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding switch \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module switch " "2018.11.06.16:12:01 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding buttons \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding buttons \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module buttons " "2018.11.06.16:12:01 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding action \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding action \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module action " "2018.11.06.16:12:01 Progress: Parameterizing module action" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding up \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding up \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module up " "2018.11.06.16:12:01 Progress: Parameterizing module up" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\] " "2018.11.06.16:12:01 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module sysid_qsys_0 " "2018.11.06.16:12:01 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding pause \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding pause \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module pause " "2018.11.06.16:12:01 Progress: Parameterizing module pause" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding down \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding down \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module down " "2018.11.06.16:12:01 Progress: Parameterizing module down" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding left \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding left \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module left " "2018.11.06.16:12:01 Progress: Parameterizing module left" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Adding right \[altera_avalon_pio 13.0.1\] " "2018.11.06.16:12:01 Progress: Adding right \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Parameterizing module right " "2018.11.06.16:12:01 Progress: Parameterizing module right" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:01 Progress: Building connections " "2018.11.06.16:12:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517121916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:02 Progress: Parameterizing connections " "2018.11.06.16:12:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:02 Progress: Validating " "2018.11.06.16:12:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.06.16:12:02 Progress: Done reading input file " "2018.11.06.16:12:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517122790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517123335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 12 modules, 39 connections " "Pipeline_bridge_swap_transform: After transform: 12 modules, 39 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517123492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517123511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 25 modules, 81 connections " "Merlin_translator_transform: After transform: 25 modules, 81 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517123934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 50 modules, 221 connections " "Merlin_domain_transform: After transform: 50 modules, 221 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517124482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 63 modules, 263 connections " "Merlin_router_transform: After transform: 63 modules, 263 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517124654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 65 modules, 273 connections " "Merlin_traffic_limiter_transform: After transform: 65 modules, 273 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517124718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 67 modules, 262 connections " "Reset_adaptation_transform: After transform: 67 modules, 262 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517124783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 92 modules, 314 connections " "Merlin_network_to_switch_transform: After transform: 92 modules, 314 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517124940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 92 modules, 316 connections " "Limiter_update_transform: After transform: 92 modules, 316 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517125070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 92 modules, 316 connections " "Merlin_mm_transform: After transform: 92 modules, 316 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517125070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 93 modules, 319 connections " "Merlin_interrupt_mapper_transform: After transform: 93 modules, 319 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517125102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517125807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0001_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0001_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517125807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517126930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517127008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517127039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0002_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0002_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517127039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:07 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.11.06 16:12:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2018.11.06 16:12:07 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Testbench " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Instruction decoding " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction fields " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction decodes " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction controls " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Pipeline frontend " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Pipeline backend " "Nios2_qsys_0: # 2018.11.06 16:12:08 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:10 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.11.06 16:12:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:13 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2018.11.06 16:12:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.11.06 16:12:14 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.11.06 16:12:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'nios_switch' " "Switch: Starting RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0003_switch_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0003_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0003_switch_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0003_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'nios_switch' " "Switch: Done RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"nios\" instantiated altera_avalon_pio \"switch\" " "Switch: \"nios\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'nios_buttons' " "Buttons: Starting RTL generation for module 'nios_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0004_buttons_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0004_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0004_buttons_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0004_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'nios_buttons' " "Buttons: Done RTL generation for module 'nios_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"nios\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Action: Starting RTL generation for module 'nios_action' " "Action: Starting RTL generation for module 'nios_action'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Action:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_action --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0005_action_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0005_action_gen//nios_action_component_configuration.pl  --do_build_sim=0  \] " "Action:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_action --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0005_action_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7841_7804491529069078033.dir/0005_action_gen//nios_action_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Action: Done RTL generation for module 'nios_action' " "Action: Done RTL generation for module 'nios_action'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Action: \"nios\" instantiated altera_avalon_pio \"action\" " "Action: \"nios\" instantiated altera_avalon_pio \"action\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"nios\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"nios\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"nios\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"nios\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done nios\" with 26 modules, 118 files, 3709654 bytes " "Nios: Done nios\" with 26 modules, 118 files, 3709654 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1541517134899 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517135710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_buttons_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_buttons_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_buttons_s1_translator-rtl " "Found design unit 1: nios_buttons_s1_translator-rtl" {  } { { "nios/synthesis/nios_buttons_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_buttons_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136053 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_buttons_s1_translator " "Found entity 1: nios_buttons_s1_translator" {  } { { "nios/synthesis/nios_buttons_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_buttons_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "nios/synthesis/submodules/nios_sysid_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switch " "Found entity 1: nios_switch" {  } { { "nios/synthesis/submodules/nios_switch.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux " "Found entity 1: nios_rsp_xbar_demux" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_demux.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_position.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_position " "Found entity 1: nios_position" {  } { { "nios/synthesis/submodules/nios_position.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_mult_cell " "Found entity 1: nios_nios2_qsys_0_mult_cell" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_ic_data_module " "Found entity 1: nios_nios2_qsys_0_ic_data_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_nios2_qsys_0_ic_tag_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_bht_module " "Found entity 3: nios_nios2_qsys_0_bht_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_register_bank_a_module " "Found entity 4: nios_nios2_qsys_0_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_register_bank_b_module " "Found entity 5: nios_nios2_qsys_0_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_dc_tag_module " "Found entity 6: nios_nios2_qsys_0_dc_tag_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_dc_data_module " "Found entity 7: nios_nios2_qsys_0_dc_data_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_dc_victim_module " "Found entity 8: nios_nios2_qsys_0_dc_victim_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 9: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_ocimem " "Found entity 11: nios_nios2_qsys_0_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_break " "Found entity 13: nios_nios2_qsys_0_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 23: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_nios2_qsys_0_nios2_oci_im " "Found entity 24: nios_nios2_qsys_0_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_nios2_qsys_0_nios2_oci " "Found entity 26: nios_nios2_qsys_0_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_nios2_qsys_0 " "Found entity 27: nios_nios2_qsys_0" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_buttons " "Found entity 1: nios_buttons" {  } { { "nios/synthesis/submodules/nios_buttons.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_action.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_action.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_action " "Found entity 1: nios_action" {  } { { "nios/synthesis/submodules/nios_action.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_action.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios_sysid_qsys_0_control_slave_translator-rtl" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0_control_slave_translator " "Found entity 1: nios_sysid_qsys_0_control_slave_translator" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_switch_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_switch_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_switch_s1_translator-rtl " "Found design unit 1: nios_switch_s1_translator-rtl" {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_switch_s1_translator " "Found entity 1: nios_switch_s1_translator" {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller_001-rtl " "Found design unit 1: nios_rst_controller_001-rtl" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller_001.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller_001 " "Found entity 1: nios_rst_controller_001" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller-rtl " "Found design unit 1: nios_rst_controller-rtl" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller " "Found entity 1: nios_rst_controller" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pause_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pause_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pause_s1_translator-rtl " "Found design unit 1: nios_pause_s1_translator-rtl" {  } { { "nios/synthesis/nios_pause_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_pause_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pause_s1_translator " "Found entity 1: nios_pause_s1_translator" {  } { { "nios/synthesis/nios_pause_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_pause_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_onchip_memory2_0_s1_translator-rtl" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0_s1_translator " "Found entity 1: nios_onchip_memory2_0_s1_translator" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_nios2_qsys_0_instruction_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator " "Found entity 1: nios_nios2_qsys_0_data_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/synthesis/nios.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test1 " "Found entity 1: Test1" {  } { { "Test1.bdf" "" { Schematic "D:/Bricolage3/Test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "essai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file essai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 essai-a " "Found design unit 1: essai-a" {  } { { "essai.vhd" "" { Text "D:/Bricolage3/essai.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""} { "Info" "ISGN_ENTITY_NAME" "1 essai " "Found entity 1: essai" {  } { { "essai.vhd" "" { Text "D:/Bricolage3/essai.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "D:/Bricolage3/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_action.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_action.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_action " "Found entity 1: nios_action" {  } { { "db/ip/nios/submodules/nios_action.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_action.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_buttons " "Found entity 1: nios_buttons" {  } { { "db/ip/nios/submodules/nios_buttons.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_mux.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517136864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_ic_data_module " "Found entity 1: nios_nios2_qsys_0_ic_data_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_bht_module " "Found entity 3: nios_nios2_qsys_0_bht_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_register_bank_a_module " "Found entity 4: nios_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_register_bank_b_module " "Found entity 5: nios_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_dc_tag_module " "Found entity 6: nios_nios2_qsys_0_dc_tag_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_dc_data_module " "Found entity 7: nios_nios2_qsys_0_dc_data_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_dc_victim_module " "Found entity 8: nios_nios2_qsys_0_dc_victim_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 9: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_ocimem " "Found entity 11: nios_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_break " "Found entity 13: nios_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 23: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_nios2_qsys_0_nios2_oci_im " "Found entity 24: nios_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_nios2_qsys_0_nios2_oci " "Found entity 26: nios_nios2_qsys_0_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_nios2_qsys_0 " "Found entity 27: nios_nios2_qsys_0" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_mult_cell " "Found entity 1: nios_nios2_qsys_0_mult_cell" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux " "Found entity 1: nios_rsp_xbar_demux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switch " "Found entity 1: nios_switch" {  } { { "db/ip/nios/submodules/nios_switch.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Bricolage3/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1541517137597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test1 " "Elaborating entity \"Test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541517137722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:inst " "Elaborating entity \"nios\" for hierarchy \"nios:inst\"" {  } { { "Test1.bdf" "inst" { Schematic "D:/Bricolage3/Test1.bdf" { { 208 280 680 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:inst\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_onchip_memory2_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_onchip_memory2_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137784 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_onchip_memory2_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541517137784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3j1 " "Found entity 1: altsyncram_j3j1" {  } { { "db/altsyncram_j3j1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_j3j1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3j1 nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated " "Elaborating entity \"altsyncram_j3j1\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Bricolage3/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517137940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517137940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_j3j1.tdf" "decode3" { Text "D:/Bricolage3/db/altsyncram_j3j1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517137940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Bricolage3/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"nios:inst\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3j1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_j3j1.tdf" "mux2" { Text "D:/Bricolage3/db/altsyncram_j3j1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_nios2_qsys_0\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_test_bench nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench " "Elaborating entity \"nios_nios2_qsys_0_test_bench\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_test_bench" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_data_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data " "Elaborating entity \"nios_nios2_qsys_0_ic_data_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_data" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_tag_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag " "Elaborating entity \"nios_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_tag" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1on1 " "Found entity 1: altsyncram_1on1" {  } { { "db/altsyncram_1on1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_1on1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1on1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1on1:auto_generated " "Elaborating entity \"altsyncram_1on1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1on1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_bht_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht " "Elaborating entity \"nios_nios2_qsys_0_bht_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_bht" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kbn1 " "Found entity 1: altsyncram_kbn1" {  } { { "db/altsyncram_kbn1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_kbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kbn1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_kbn1:auto_generated " "Elaborating entity \"altsyncram_kbn1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_bht_module:nios_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_kbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_a_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_a" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpm1 " "Found entity 1: altsyncram_kpm1" {  } { { "db/altsyncram_kpm1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_kpm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpm1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kpm1:auto_generated " "Elaborating entity \"altsyncram_kpm1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kpm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_b_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_b" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpm1 " "Found entity 1: altsyncram_lpm1" {  } { { "db/altsyncram_lpm1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_lpm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpm1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_lpm1:auto_generated " "Elaborating entity \"altsyncram_lpm1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_lpm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_dc_tag_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag " "Elaborating entity \"nios_nios2_qsys_0_dc_tag_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_dc_tag" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40n1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_40n1:auto_generated " "Elaborating entity \"altsyncram_40n1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_tag_module:nios_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_40n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_dc_data_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data " "Elaborating entity \"nios_nios2_qsys_0_dc_data_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_dc_data" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_data_module:nios_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_dc_victim_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim " "Elaborating entity \"nios_nios2_qsys_0_dc_victim_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_dc_victim" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_dc_victim_module:nios_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_mult_cell nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell " "Elaborating entity \"nios_nios2_qsys_0_mult_cell\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_mult_cell" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/Bricolage3/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517138985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517138985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517138985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/Bricolage3/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139016 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1541517139016 "|Test1|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/Bricolage3/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517139437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517139437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/Bricolage3/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139437 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1541517139437 "|Test1|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_debug nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_debug" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_ocimem nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_ocimem" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ociram_sp_ram_module nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ociram_sp_ram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fae1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fae1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fae1 " "Found entity 1: altsyncram_fae1" {  } { { "db/altsyncram_fae1.tdf" "" { Text "D:/Bricolage3/db/altsyncram_fae1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541517139827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541517139827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fae1 nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fae1:auto_generated " "Elaborating entity \"altsyncram_fae1\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fae1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_avalon_reg nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_break nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_break" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_xbrk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dbrk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_itrace nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dtrace nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_td_mode nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_compute_tm_count nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifowp_inc nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifocount_inc nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_oci_test_bench nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_pib nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_pib" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_im nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_im" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_wrapper nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_tck nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_sysclk nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:inst\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_switch nios:inst\|nios_switch:switch " "Elaborating entity \"nios_switch\" for hierarchy \"nios:inst\|nios_switch:switch\"" {  } { { "nios/synthesis/nios.vhd" "switch" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_buttons nios:inst\|nios_buttons:buttons " "Elaborating entity \"nios_buttons\" for hierarchy \"nios:inst\|nios_buttons:buttons\"" {  } { { "nios/synthesis/nios.vhd" "buttons" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_action nios:inst\|nios_action:action " "Elaborating entity \"nios_action\" for hierarchy \"nios:inst\|nios_action:action\"" {  } { { "nios/synthesis/nios.vhd" "action" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0 nios:inst\|nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_sysid_qsys_0\" for hierarchy \"nios:inst\|nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios/synthesis/nios.vhd" "sysid_qsys_0" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_instruction_master_translator nios:inst\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139921 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139921 "|Test1|nios:inst|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139921 "|Test1|nios:inst|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139921 "|Test1|nios:inst|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139921 "|Test1|nios:inst|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:inst\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_data_master_translator nios:inst\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_nios2_qsys_0_data_master_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:inst\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_translator nios:inst\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139936 "|Test1|nios:inst|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Bricolage3/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0_s1_translator nios:inst\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_onchip_memory2_0_s1_translator\" for hierarchy \"nios:inst\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0_s1_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/Bricolage3/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_switch_s1_translator nios:inst\|nios_switch_s1_translator:switch_s1_translator " "Elaborating entity \"nios_switch_s1_translator\" for hierarchy \"nios:inst\|nios_switch_s1_translator:switch_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "switch_s1_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139952 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_switch_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_switch_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_switch_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_switch_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_switch_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_switch_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_switch_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_switch_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_switch_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_switch_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_switch_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_switch_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_switch_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_switch_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139952 "|Test1|nios:inst|nios_switch_s1_translator:switch_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_switch_s1_translator:switch_s1_translator\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_switch_s1_translator:switch_s1_translator\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "nios/synthesis/nios_switch_s1_translator.vhd" "switch_s1_translator" { Text "D:/Bricolage3/nios/synthesis/nios_switch_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0_control_slave_translator nios:inst\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"nios_sysid_qsys_0_control_slave_translator\" for hierarchy \"nios:inst\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/nios.vhd" "sysid_qsys_0_control_slave_translator" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541517139967 "|Test1|nios:inst|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:inst\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:inst\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "D:/Bricolage3/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:inst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:inst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:inst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:inst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 3031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:inst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:inst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517139999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router nios:inst\|nios_addr_router:addr_router " "Elaborating entity \"nios_addr_router\" for hierarchy \"nios:inst\|nios_addr_router:addr_router\"" {  } { { "nios/synthesis/nios.vhd" "addr_router" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_default_decode nios:inst\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_default_decode\" for hierarchy \"nios:inst\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "the_default_decode" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001 nios:inst\|nios_addr_router_001:addr_router_001 " "Elaborating entity \"nios_addr_router_001\" for hierarchy \"nios:inst\|nios_addr_router_001:addr_router_001\"" {  } { { "nios/synthesis/nios.vhd" "addr_router_001" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001_default_decode nios:inst\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_001_default_decode\" for hierarchy \"nios:inst\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "the_default_decode" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router nios:inst\|nios_id_router:id_router " "Elaborating entity \"nios_id_router\" for hierarchy \"nios:inst\|nios_id_router:id_router\"" {  } { { "nios/synthesis/nios.vhd" "id_router" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_default_decode nios:inst\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_default_decode\" for hierarchy \"nios:inst\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "the_default_decode" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002 nios:inst\|nios_id_router_002:id_router_002 " "Elaborating entity \"nios_id_router_002\" for hierarchy \"nios:inst\|nios_id_router_002:id_router_002\"" {  } { { "nios/synthesis/nios.vhd" "id_router_002" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002_default_decode nios:inst\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_002_default_decode\" for hierarchy \"nios:inst\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "the_default_decode" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios/synthesis/nios.vhd" "limiter" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller nios:inst\|nios_rst_controller:rst_controller " "Elaborating entity \"nios_rst_controller\" for hierarchy \"nios:inst\|nios_rst_controller:rst_controller\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:inst\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:inst\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios_rst_controller.vhd" "rst_controller" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:inst\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:inst\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller_001 nios:inst\|nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_rst_controller_001\" for hierarchy \"nios:inst\|nios_rst_controller_001:rst_controller_001\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller_001" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:inst\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:inst\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "rst_controller_001" { Text "D:/Bricolage3/nios/synthesis/nios_rst_controller_001.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux nios:inst\|nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_cmd_xbar_demux\" for hierarchy \"nios:inst\|nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux_001 nios:inst\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_cmd_xbar_demux_001\" for hierarchy \"nios:inst\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux_001" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_mux nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_cmd_xbar_mux\" for hierarchy \"nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_mux" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "arb" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:inst\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux nios:inst\|nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_rsp_xbar_demux\" for hierarchy \"nios:inst\|nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_demux" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 5018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux_002 nios:inst\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_rsp_xbar_demux_002\" for hierarchy \"nios:inst\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_demux_002" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux nios:inst\|nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_rsp_xbar_mux\" for hierarchy \"nios:inst\|nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "arb" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux_001 nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_rsp_xbar_mux_001\" for hierarchy \"nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux_001" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "arb" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:inst\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:inst\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:inst\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.vhd" "irq_mapper" { Text "D:/Bricolage3/nios/synthesis/nios.vhd" 5330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "essai essai:inst2 " "Elaborating entity \"essai\" for hierarchy \"essai:inst2\"" {  } { { "Test1.bdf" "inst2" { Schematic "D:/Bricolage3/Test1.bdf" { { 192 776 1064 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541517140155 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Bricolage3/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1541517141309 "|Test1|nios:inst|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1541517145473 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1541517145473 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1541517145519 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1541517145519 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1541517145519 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1541517145519 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1541517145519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517148670 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "111 " "111 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541517149153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517149449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bricolage3/output_files/Test1.map.smsg " "Generated suppressed messages file D:/Bricolage3/output_files/Test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541517149777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541517150791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541517150791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3810 " "Implemented 3810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541517151227 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541517151227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3315 " "Implemented 3315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541517151227 ""} { "Info" "ICUT_CUT_TM_RAMS" "477 " "Implemented 477 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541517151227 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1541517151227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541517151227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541517151290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 16:12:31 2018 " "Processing ended: Tue Nov 06 16:12:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541517151290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541517151290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541517151290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541517151290 ""}
