// Seed: 3232808768
module module_0 (
    output wand id_0,
    input  tri  id_1,
    input  wor  id_2
);
  wire id_4;
  assign id_4 = id_1;
  wire id_5;
  tri0 id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output logic id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input wor id_14,
    input supply1 id_15,
    output tri0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input wand id_19,
    input tri id_20,
    input wor id_21
);
  always @(posedge 1) begin : LABEL_0
    id_6 = #1 1;
  end
  module_0 modCall_1 (
      id_3,
      id_10,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
