#	VLSI Verification




##	VLSI Verification Tools and HVLs


VLSI/IC simulation/verification tools
+ Siemens EDA Certus™ Silicon Debug
+ Siemens EDA Codelink®
+ Siemens EDA ModelSim®
+ Siemens EDA Questa® CDC
+ Siemens EDA Questa® Formal Verification
+ Siemens EDA Questa® inFact
+ Siemens EDA Questa® Power Aware Simulator
+ Siemens EDA Questa® Simulator
+ Siemens EDA Veloce® Emulation
+ Siemens EDA Verification IP
+ Siemens EDA Visualizer™ Debug Environment
+ Aldec Active-HDL™
+ Aldec ALINT-PRO™
+ Aldec HES-DVM™
+ Aldec Riviera-PRO™
+ Aldec Spec-TRACER™
+ AmiqEDA® DVT Debugger
+ AmiqEDA® DVT Eclipse
+ AmiqEDA® Verissimo
+ Ansys/Apache PowerArtist™
+ Ansys® Medini Analyze
+ ASTC Vlab Works
+ Breker Trek™
+ Blue Pearl HDL Creator™
+ Cadence® Incisive Functional Safety Simulator
+ Cadence® Incisive®
+ Cadence® Incisive® Debug Analyzer
+ Cadence® Indago®
+ Cadence® Jasper® Formal apps
+ Cadence® Jasper® Property Checking
+ Cadence® JasperGold® Formal Verification
+ Cadence® JasperGold® Safety
+ Cadence® NC-Sim
+ Cadence® Palladium®
+ Cadence® Pegasus Verification System
+ Cadence® Perspec™
+ Cadence® Protium™
+ Cadence® Safety Planner
+ Cadence® Virtual System Platform
+ Cadence® Xcelium
+ Cadence® Xcelium™ Safety
+ Cadence® vManager Safety
+ Cadence®/Denali VIP
+ Imperas DEV
+ Imperas EPKs
+ Imperas Instruction Set Simulator
+ Imperas M\*SDK
+ Imperas QuantumLeap
+ Metrics Cloud Simulator
+ OneSpin 360 DV - (Inspect/Verify/Certify)
+ OneSpin 360 EC - (ASIC/FPGA/RTL)
+ Real Intent Ascent™
+ Real Intent Meridian™
+ Sigasi® Studio
+ Synopsys Certitude®
+ Synopsys HAPS®
+ Synopsys Platform Architect™
+ Synopsys VCS®
+ Synopsys Verdi® Debug
+ Synopsys Verdi3™
+ Synopsys Virtualizer™
+ Synopsys Z01X™
+ Synopsys Zebu® Emulation
+ Synopsys® Echo
+ Synopsys® MVSim/MVRC
+ Synopsys® Spyglass® CDC
+ Synopsys® Spyglass® Lint
+ Synopsys® VC Formal
+ Synopsys® VIP
+ Wind River® Simics®
+ Xilinx Vivado® Simulator
+ Proprietary prototyping hardware
+ Other technologies and VIP




Languages or libraries for describing assertions:
+ SVA
+ 0-In
+ PSL
+ OVL
+ QVL
+ Vera
+ e



Techniques from VLSI verification methodologies:
+ Assertion Coverage
+ Assertion Based Verification
+ Clock Domain Crossing Verification
+ Code Coverage
+ Constrained Random Testing
+ Directed Testing
+ Formal Functional Verification / Formal Analysis
+ Functional Coverage
+ Hardware / Software Verification
+ Hardware Accelerated Verification
+ In-circuit Emulation
+ Intelligent Testbench Automation
+ Linting and Static Checkers
+ Mixed-signal Verification
+ Software Based Verification
+ Portable Stimulus
+ Transaction Level Verification




Standard communication interface protocols:
+ 10 GB Ethernet
+ 10/100/1000 Ethernet
+ AMBA® AHB/APB On-Chip Bus
+ AMBA® AXI
+ AMBA® 4 ACE
+ AMBA® 5 CHI
+ FibreChannel
+ OCP On-Chip Bus
+ PCI-Express
+ SATA
+ USB





Design languages for verification:
+ Verilog
+ VHDL
+ SystemVerilog
+ SystemC
+ PSL
+ C/C++
+ Vera
+ e
+ MATLAB
+ Portable Stimulus Standard





VLSI verification methodologies:
+ Universal Verification Methodology (UVM)
	- Open Verification Methodology (OVM)
+ Universal Reuse Methodology (URM)
+ e Reuse (eRM)
+ Open Source VHDL Verification Methodology (OSVVM)
+ Universal VHDL Verification Methodology (UVVM)
+ COCOTB (Coroutine Co-simulation Test Bench)
+ Advanced Verification Methodology (AVM)
+ Verification Methodology Manual (VMM)
+ Home-grown





##	Skill Sets for Roles in Digital VLSI Verification






Skill set for roles in digital VLSI verification:
+ initial sandbox verification
+ skill set:
	- Flex Logix is looking for Verification Engineers to join our growing team. You will be involved in functional verification and emulation of Inference SoC and EFLX (embedded FPGA) cores in different process nodes.
	- Responsible for all aspects of verification and emulation.
	- Integration of industry standard Verification IPs.
	- Development and debug of UVM/SV testbenches for SoCs and TPU.
	- Bring-up and integration verification of cores, NoC, LPDDR4X/5 memory, PCIe, USB, DFT subsystems.
	- Development of verification testbench for silicon validation, post-silicon bring-up and checkout; Linux-based validation using C++/Python.
	- Development of coverage plans and metrics, drive coverage activities and test writing.
	- Gate-Level Simulation/UPF simulation and debug.
	- Emulation of SoC and/or TPU using an industry standard emulation tool.
	- Silicon On-tester pattern generation using standard IP functional features.
	- BSEE/MSEE with at least 5 years of relevant industry experience. 
	- Must be very smart and very motivated.
	- Must have hands-on experience in VIP setup/integration of tools from Synopsys, Avery, SmartDV or similar.
	- Must have hands-on experience with UVM/OVM.
	- Must have hands-on experience in developing verification plans for SoC or ASIC architectures.
	- Must have hands-on, test-writing experience with SIMD, RISCV or ARM ISA, AMBA, JTAG/DFT architectures.
	- Must have hands-on functional coverage analysis and assertion implementation experience.
	- Must have hands-on experience with standard functional simulators such as NCSIM or Questa.
	- FPGA debug exposure.
	- LPDDR4X/5, PCIe5/USB4 architecture.
	- Emulation flow development in Mentor Graphics’ Veloce or equivalent emulation hardware.
	- Exposure to Formal Verification techniques.
	- Worked with and directed external contractors.
+ skill set:
	- Hands on system Verilog/UVM development work for modern high performance CPU verification.
	- Work will involve writing test cases, using test generators to generate targeted tests for RISCV CPU verification
	- Working with internal test generators to target coverage/test-plan scenarios
	- 7-15 years of experience in DV preferably in CPU verification.
	- Proficiency in System Verilog and UVM methodology.
	- Very good object oriented programming skills.
	- Any CPU architecture knowledge (x86, ARM or RISC-V) with test writing/test plan implementation experience.
	- Bus interface knowledge like AXI or PCIE
	- Integration experience with third party VIPs like bus VIPs.
+ skill set:
	- Require Knowledge of hardware interfaces SPI, I2C, UART, JTAG, PWM, RTC.
	- Hands on experience using JTAG, GDB and OpenOCD debuggers.
+ Previous experience with HBM-DDR, AXI, Clock-Domain Crossing. Debug highly desired
+ Knowledge of memory coherence, DDR, AXI/ACE is required
+ skill set:
	- PCIE GEN3 or above IP project verification experience;
	- CXL/CCIX project experience;
	- Validation process/tool development;
	- Driver or firmware development experience;
	- Familiarity with UCIE/HBM/DDR protocols is preferred
	- Experience in D2D/HBM/DDR projects is preferred
+ skill set:
	- As a design verification technical lead, you will be responsible for defining the comprehensive verification and validation plan covering block to fullchip and system level validation. You will also be responsible for carrying out design validation to ensure design full functionality from logic simulation, emulation prototyping to system level validation. In additional, you will be driving the verification methodology to improve the verification flow and reduce the verification time through automation.
	- Location: Penang, Malaysia
	- Create verification and validation plan based on IP/FPGA architecture specifications and carry out all the validation tasks. The plan should include functional, system level and fullchip verification and validation perspectives.
	- Developing IP/subsystem/system level/fullchip testbench, create tests, and necessary coverage goals based on specification to verify the design.
	- Lead the results review against the coverage goals. Track and improve the tests to ensure the desire coverage is met.
	- Support cross-functional teams in IP functional validation tests for IP bring-up on actual FPGA.
	- Standardizing verification and validation framework, drive system test design implementation and overall IP system validation on HW.
	- Define and develop verification and validation tools and flows to reduce the verification time.
	- Interfacing with 3rd party vendors for latest industry tool and methodology evaluation.
	- Apply advanced techniques to achieve verification and validation with the highest quality, productivity, and time-to-market.
	- Bachelor's degree in Electrical, Electronics or equivalent.
	- Experience in IC design verification.
	- Experienced using advanced verification methodologies such as UVM, OVM, VMM, System Verilog, constrained-random verification, assertion-based verification, and functional coverage techniques is a strong plus.
	- Experienced creating and executing validation plans.
	- Experience of leading a verification or validation team.
	- Familiar in RTL design with Verilog and/or VHDL is a strong plus.
	- Knowledge of memory interface protocol (DDR, HBM, etc) or high speed interfaces (PCIe, Ethernet, etc) is a strong plus.
	- Familiar with Perl, TCL and shell scripts is a plus.
	- Exceptional analytical, problem solving and communication skills. Able to work independently.
	- Demonstrates fundamental values such as accountability, integrity and a winning mindset.
+ skill set:
	- The ASIC Verification Engineer primary job function is Pre-Silicon Design Verification of Spiking Neural Network IP and SOC designs using industry standard verification methodologies.
	- Pre-Silicon Design verification of next generation Spiking Neural Network IPs and SoCs, blocks and/or chip top-level.
	- Collaborate with other team members to define a verification methodology and a test plan.
	- Develop IP level verification environments including stimulus generators, monitors, scoreboards, and coverage collectors
	- Build self-checking test benches for SoC blocks and chip top-level verification.
	- Develop verification plan for IP and SOC features
	- Generate directed and random test cases, write regression scripts, and report code and functional coverage.
	- Do a first level debug for root cause classification (TB, HW, or SW issue), and work with design team to validate fixes or workarounds.
	- Run Gate level simulations, and replicate Silicon/FPGA bugs in the test bench environment.
	- Develop and grow verification infrastructure to improve verification productivity and regression management
	- Contribute to identifying and adopting best engineering practices with cross-functional teams
	- BS/MS in Electrical Engineering or related degree or certification required.
	- 2+ years of experience in System Verilog or UVM/OVM based verification
	- Good skills in verification methodology, test planning and test bench architecture
	- Very good experience with System Verilog and advanced verification techniques: constrained random verification, code/functional/assertion coverage.
	- Experience in integrating Verification IPs, and HW/SW Co-Simulation is a plus.
	- Knowledge of ARM based SoC architecture and system busses (AHB, AXI, APB) is strongly desired.
	- Knowledge of standard SoC interfaces (SPI, I2C, ect…) and high-speed IO protocols (PCIe, USB, DDR) is a plus.
	- Programming skills in C++, Python, and shell scripting are strongly desired.
	- Good debugging skills, and well experienced with VCS/Verdi or similar toolsets.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.









##	Mixed-Signal VLSI Verification

Skill sets for mixed-signal VLSI verification:
+ skill set:
	- Exposure to verification methodologies such as VMM/OVM/UVM/ is required.
	- Knowledge of one or more of protocols: MIPI-I3C/UFS/Unipro, AMBA (AMBA2, AXI), Ethernet,  DDR, PCIe, USB, SD-MMC, USB.
	- Experience with verification of  Scatter Gather DMA. Host controller interface is a significant plus.
+ skill set:
	- Sr. Principal Design Engineer ( AMS Verification )
	- Location: Bangalore
	- Drives development of products and technologies and has material responsibility for the success of that product/technology.
	- Architect, develop, champion, and implement metric-driven mixed-signal verification solutions, in the areas of:
	- Digital/DMS/AMS testbench creation and generation
	- Automatic Model generation and testing
	- Cadence Design Systems AMS simulation flows
	- Mixed-Signal Assertions and Checkers
	- Behavioral Modeling and Model Validation Methodologies
	- Mixed-Signal VIP integration and testing
	- Mixed-Signal emulation flows and practices
	- Power intent verification including Low power states, state retention and CPF/UPF integration
	- Push technology for mixed-signal modeling, simulation and DV in order to improve mixed signal verification efficiency and accuracy.
	- Ensure scalable mixed-signal DV solutions to cover the breadth of IPG offerings including SerDes, DDR, A2D converters and custom solutions
	- Drive adoption of analog behavioral modeling methodologies for efficient mixed-signal verification
	- Develop efficient debug solutions and techniques
	- Develop efficient and accurate full stack mixed signal methodology for entire IP stack from controller to analog circuit.
	- Mentor junior engineers Collaborate closely with
	- Digital, Analog, Firmware and Test engineers  
	- Internal methodology and tool development teams, such as, Virtuoso/ADE/Xcelium. PDK teams and 
	- Customer management and engineering support teams
	- 7-15+ Years’ experience in working with Digital and Analog mixed-signal environment and teams.
	- Must have good written and verbal cross-functional communication skills.
	- Creating Verification infrastructure (test-bench, environment, scripting)
	- Scripting of verification flows, design automation
	- Debugging verification testcases 
	- Knowledge of existing and upcoming standards such as PCIE, USB, DDR4 etc.
	- Must be comfortable interacting across the IPG development team including the ability to understand design constraints.
	- Knowledge of Mixed-Signal Cadence tools and mixed signal methodology is a plus
	- Knowledge of SystemVerilog and UVM Test environment and methods is a plus
	- Working knowledge of revision control tools such as SOS, SVN is a plus
		* Cliosoft SOS is a revision control tool, or version control tool, for IC designs.
	- Education Level: Bachelor's Degree (MSEE Preferred)



















##	VLSI Power Verification

+ Power Verification Engineer
	- We are looking for an experienced engineer to join a growing CPU/SoC verification team working on a new line of complex SoC devices for AI applications. You will join a team responsible for exhaustively verifying the architecture and microarchitecture of the CPU, as well as its integration into the larger SoC. We are looking for highly talented, passionate, and versatile engineers that can push hardware to highest performance and quality standards.
	- Within this role, the candidate would work closely with Architecture and RTL teams to verify power intent. In addition, would work closely with the Physical Design team for obtaining inputs for Gate-Level simulations.
	- Ownership of the Low Power Verification
	- Ownership of the Gate-Level Simulations (Gatesim)
	- Technical ownership of the validation of various functional blocks of the CPU and/or SoC
	- Documenting testplans and driving reviews of the plans with the design team and architects
	- Develop validation content like test benches, directed and constrained random assembly tests, and functional coverage
	- BS in EE or related technical field
	- 5+ years of experience in CPU/SoC validation
	- Experience with Low Power Verification and UPF is a plus 
	- Experience with VCS-NP and VCLP is a plus
	- Experience with Gate-Level simulations is a plus
	- Knowledge of CPU and SoC architectures is a plus
	- Knowledge of high-level verification flow methodology (testplan development, test generation and debug, coverage analysis and closure)
	- Experience with SystemVerilog and UVM
	- Experience with C/C++ and assembly
	- Experience with Python or other scripting languages
	- Ability to clearly communicate across teams with multidisciplinary backgrounds
	- Business fluent English









#	VLSI Testing



Skill set for roles in VLSI testing:
+ ***Waveform Generation Language (WGL)***: https://www.edn.com/understanding-wgl-scan-data-structures-and-some-common-issues/
	- compare with IEEE STIL, VCD, and eVCD.
+ ***Silicon bring-up***
+ ***Silicon characterisation***
+ skill set:
	- GDB
	- JTAG
	- OpenCD
+ skill set:
	- Develop chip circuit test method and ATE test scheme with quality, cost, and schedule in mind
	- Implement ATE test pattern according to test plans and verify correctness via RTL simulations
	- Create loadboard and probe card schematics and work with vendor for timely board availability
	- Bring up test programs on ATE and drive readiness from NPI to high volume manufacturing
	- Actively improve test coverage and reduce test cost through innovations and new methodologies
	- Support yield improvement initiatives, customer issue resolutions, and other tasks as assigned
	- Bachelor’s Degree in Electrical/ Electronics/ Microelectronics Engineering
	- Good understanding in IC development flow from design till wafer fabrication stage
	- Familiar with Verilog as well as RTL/ Gate-Level simulations
	- Skilled in programming languages such as C, Python, etc.
	- Strong knowledge in digital electronics, circuit analysis, and high-speed signal integrity is a plus
	- Exposure to IC Testing methodology through coursework or having passion in it is a strong plus
	- Fresh graduates are welcomed to apply
+ skill set:
	- DFT Testability Design Engineer
	- Participate in the early planning of chip project DFT
	- Cooperate with the front-end design team to formulate chip DFT implementation strategies
	- DFT implementation, including jtag, scan, boundary scan, Mem BIST and logic BIST
	- Develop high-coverage and low-cost test patterns (test patterns)
	- Simulation verification and timing analysis of DFT logic and test vectors
	- Participate in the implementation and simulation verification of DFT test logic such as high-speed interface and analog PHY
	- Assist other teams to solve DFT related problems
	- Microelectronics and related majors, more than 2 years of DFT work experience;
	- Proficient in digital circuit design, the whole process of digital design, including simulation, verification, synthesis, timing analysis
	- Proficiency in DFT methodology, including scan, BIST, JTAG, ATPG
	- Familiar with Mentor/Synopsys DFT process tools
	- Proficiency in scripting language, such as one or more of Shell/TCL/Perl, proficiency in C language
	- Possess strong hands-on ability, independent learning and analysis and problem-solving ability, strong sense of responsibility and work initiative, excellent professionalism, teamwork and professionalism.
	- Good command of English.
	- Master the basic knowledge of DFT (JTAG/BSD/SCAN/MBIST/PHY test), covering at least 2~3 directions of knowledge accumulation and work experience in brackets
	- Familiar with the chip design process, master the basic knowledge of digital logic design, including verilog, SV, etc.
	- Experienced in simulation, able to use VCS, Verdi and other simulation debugging tools
	- Have script development experience (TCL, Python, Perl, Makefile, etc.), master at least one script development language
	- Tape-out experience of large-scale chips
	- Deliver test vectors and provide debugging support
	- DFT engineering experience of GPGPU, GPU, AI and other chips
	- Experienced in DFT timing closure
+ skill set:
	- This role spans both hardware test automation and simulation/synthesis test automation. You will be responsible for automating and testing our AI accelerator.  You'll be working with multiple software teams, deep learning scientists, and hardware designers
		* Review and create test plans to have full test coverage of inferX Compiler.
		* Develop new automated regressions test suits as needed
		* Create simulation tests and generate golden inputs/outputs and collaterals
		* Develop debug tools for automatically finding causes of test failures
		* Create test tool to track and report regressions and failures, identify faulty check-in and notify owner automatically.
		* Operate tests and collect quality metrics to support releases.
		* Develop and maintain test automation for inference software products
	- You'll implement the features needed to accelerate the next generation of machine learning algorithms, to design and develop the appropriate test tools and harnesses to rigorously test and report upon the quality of the InferX application and get it ready for release.
	- You are the person who has always enjoyed developing tools and scripts to help automate anything which can be automated! A smooth-running end to end flow of software tools and executables is what makes your day.
	- You are passionate about testing and test automation, and willing to go extra mile to keep the best quality of software product.
	- Rolling up your sleeves and getting involved in the implementation when needed is in your DNA; you lead by example
	- You are good at breaking-down a large problem into its constituent components; the flow from unit test through to end-to-end system verification is well understood by you
	- You feel strongly about the term ‘design for testability’ and the use of modern modular SW design techniques
	- You are experienced in the verification of embedded systems, from top-level API to Verilog and have always prided yourself on keeping up with the latest trends in system testing and reporting
	- You have worked as a SW test engineer and been a technical leader in this space for some time and are eager to be part of a challenging opportunity which will allow you to stretch yourself and grow with the company
	- 10+ years of experience in software/system test and test automation.
	- Highly proficient in Python, shell scripting, JSON, and Jenkins
	- Highly skilled at system level debug in Linux based systems.
	- Extensive experience in development of automation test system and tools
	- Experience in writing C/C++ applications
	- Working experience with Linux, Windows and MacOS, and Gitlab, Jira, modern test frameworks
	- Understand how to build and manage automation for system testing.
	- Very experienced in writing test plans, and in the design of test suits for a new product.
	- BS or higher in computer/software engineering, electrical engineering, or related field
+ skill set:
	- Staff Senior DFT Engineer
	- The employee will own test-ability of the core fabric of high-performance standalone and embedded FPGAs.
	- Develop the test methodology of the FPGA core fabric; work actively with front-end and back-end designers to support DFT implementation
	- Create and validate custom and ATPG test vectors for SAF/TF testing of the core fabric
	- Work with external vendor on memory BIST architecture and implementation
	- Work with test engineers to get patterns ready for the ATE; support the test program from wafer sort to final test
	- Provide support to customers on the testability of Achronix eFPGA products
	- Mentor junior engineers
	- Experience with industry standard DFT flows (ATPG, BIST, etc.) and tools
	- Experience with production test pattern generation, fault coverage and fault analysis
	- Experience with digital VLSI design and verification
	- Experience programming in a scripting language
	- Familiarity with WGL and STIL formats for test vectors
	- Familiarity with using and/or designing FPGAs is a plus
	- Excellent problem solving and debugging skills
	- Well organized and excellent communication skills
	- BS/MS in Electrical Engineering or Computer Science + 4-10 years' experience
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.















#	VLSI Post-Silicon Validation



Skill set for roles in VLSI post-silicon validation:
+ skill set:
	- Senior Post-Silicon Validation Engineer
	- The successful candidate will join, as a key member, a team of post-silicon validation engineers that work towards the productization of high-performance FPGAs in 7nm and below.
	- Work with leading-edge protocols, including PCIe Gen5, 400Gbps Ethernet, die-to-die communications and high-speed external memory interfaces such as GDDR6, HBM and DDR5
	- Drive the bring-up, hardware validation and debug of new FPGA products
	- Execute detailed test plans based on specifications, outlining validation experiments and procedures
	- Selection, acquisition and set-up of required test equipment and software, leveraging automation wherever possible
	- Analyze results and measurements, develop visualizations to assist in deeper understanding of data
	- Collaborate with hardware and software teams to resolve hardware issues and optimize results
	- Collaborate with the operations team to optimize parametric yield from high volume ATE tests
	- MS in Electrical/Computer Engineering with 4+ Years of experience in digital design/verification and/or post-silicon validation
	- Proficiency in scripting languages such as Python, Perl and TCL
	- Proficiency in tools and methods for data collection and organization
	- Familiarity with high-end serial protocols (e.g., PCIe Gen3/4/5 and 100/200/400Gbps Ethernet)
	- Familiarity with high speed external memory interfaces (e.g., DDR4/5 memory protocols)
	- Familiarity with PLLs and I/O standards
	- Familiarity with test and measurement equipment:
		* High-bandwidth Oscilloscopes
		* BERTs
		* Serial and memory protocol analyzers and exercisers
	- Familiarity with signal and power integrity aspects of high speed interfaces, packages, and PCBs a plus
	- Experience with FPGA design and implementation is desirable
	- Excellent debugging skills
	- Excellent verbal and written communication skills
+ skill set:
	- Staff Post-Silicon Validation Engineer
	- The successful candidate will lead a team of post-silicon validation engineers towards the productization of high-performance FPGAs in 7nm and below.
	- Working with leading-edge protocols, including PCIe Gen5, 400Gbps Ethernet, die-to-die communications and high-speed external memory interfaces like GDDR6, HBM and DDR5
	- Driving the bring-up, hardware validation and debug of new FPGA products; tracking the bringup and validation schedules through to completion
	- Owning the generation and maintenance of detailed test plans based on specifications, outlining validation experiments and procedures
	- Selection, acquisition and set-up of required test equipment and software, leveraging automation wherever possible
	- Analyzing results and measurements, developing visualizations to assist in deeper understanding of data
	- Collaborating with hardware and software teams to resolve hardware issues and optimize results
	- Collaborating with the operations team to optimize parametric yield from high volume ATE tests
	- Mentoring and guiding junior engineers
	- MS in Electrical/Computer Engineering with 8+ Years of experience in post-silicon validation
	- Proficiency in scripting languages such as Python, Perl and TCL
	- Proficiency in tools and methods for data collection and organization
	- Expertise in high-end serial protocols like PCIe Gen3/4/5 and 100/200/400Gbps Ethernet, high speed external memory interfaces, memory protocols like DDR4/5 and PLLs and IO standards
	- Familiarity with test and measurement equipment – high-bandwidth Oscilloscopes, BERTs, serial and memory protocol analyzers and exercisers
	- Familiarity with signal integrity and power integrity aspects of high speed interfaces, packages, PCBs and measurement equipment is a plus
	- Experience with FPGA design and implementation is desirable
	- Excellent debugging skills
	- Excellent verbal and written communication skills
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.

















#	VLSI Device, Circuit, and System Characterization



Skill set for roles in VLSI device, circuit, and system characterization:
+ skill set:
	- Staff/Senior Characterization Engineer
	- Be part of a team that is changing the FPGA industry. We are looking for bold, collaborative, and innovative people to help us lead the industry transformation. As a characterization engineer, you will develop methodologies to validate and characterize our latest FPGA using various lab equipment. You have a proven capability in analysing data, solving complex problems, and drawing conclusions. You will also collaborate with internal teams at different geographical locations to deliver added values for both customers and company.
	- Location: Penang, Malaysia
	- Define detailed test plans for datasheet specifications and determine instrument resources required to perform each test.
	- Design characterization boards and work with vendors on schematics/ layout review and sign-off.
	- Develop appropriate and innovative bench validation solutions and complete tasks per schedule.
	- Troubleshoot issues and work with design teams on root causing and fix proposal.
	- Analyse statistical data and translate them into operational limits to guarantee device performance.
	- Correlate bench results with design data from simulation and/ or production data from ATE.
	- Support customer issue resolution which includes working with various teams to roll out timely and innovative solutions.
	- Identify and implement continuous improvement initiatives for efficiency gain and quality improvement.
	- Bachelor’s Degree in Engineering (Electrical/Electronic). Master’s Degree preferred
	- Min 5 years of working experience in silicon characterization
	- Good understanding of device technology, custom circuit and digital designs and electrical analysis
	- Familiar with Verilog and proficient in at least 1 programming language
	- Excellent analytical, troubleshooting, problem-solving, and communication skills
	- Experience with FPGA design/ implementation tools is a plus
	- Experience in validating FPGA blocks such as DSP, PLL, I/O, high-speed interfaces, etc. is a strong plus
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
