set OCC_CLK_GATE(arm_1)  { 
    u_hcm_lif_u0_fxsch_u0_fxsch_opro_top_u0.fxsch_opro_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_nppu_u0_odma_u0.odma_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_nppu_u0_pkt_recv_u0.pkt_recv_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_tm_others_u0.tm_others_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_2)  { 
    u_hcm_nppu_u0_pktrx_u0.pktrx_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.ppu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_sa_u0_sa_xsw_u0.sa_xsw_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_3)  { 
    u_hcm_se_u0_smmu0_u0.smmu0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_stat_u0.stat_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_4)  { 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_alg_altro_inst.alg_altro_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_pcs_top_v0_u0_fec_fec_rx_v0.fec_rx_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_pcs_top_v0_u0_fec_fec_tx_v0.fec_tx_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_fxsch_u0_fxsch_ipro_crm_top_u0.fxsch_ipro_crm_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lif0_u0.lif0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_5)  { 
    u_hcm_ppu_u0.cluster_u0.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u1.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u10.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u11.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u12.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u13.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u14.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u15.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u2.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u3.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u4.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u5.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u6.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u7.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u8.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u9.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_6)  { 
    u_hcm_tm_u0_crdt_u0.crdt_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_pcs_top_v1_u0_fec_fec_tx.fec_tx_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lif0_u1.lif02_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lif2_u0.lif2_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lifcc_u0.lifcc_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_rx_top_v0_u0_mac_rx_adapter_wrapper_0_v0_u0.mac_rx_adapter_wrapper_0_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_adapter_wrapper_0_v1_u0.mac_rx_adapter_wrapper_0_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_rx_top_v0_u0_mac_rx_adapter_wrapper_1_v0_u0.mac_rx_adapter_wrapper_1_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_adapter_wrapper_1_v1_u0.mac_rx_adapter_wrapper_1_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_1__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_2__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_3__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_4__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_5__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_6__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_ctrl_ip_u0_sdram_sys_top_inst_7__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_1__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_2__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_3__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_4__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_5__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_6__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_ctrl_ip_u0_sdram_sys_top_inst_7__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_1__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_2__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_3__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_4__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_5__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_6__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_ctrl_ip_u0_sdram_sys_top_inst_7__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_1__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_2__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_3__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_4__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_5__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_6__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_ctrl_ip_u0_sdram_sys_top_inst_7__sdram_sys_top.nwl_sdram_sys_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_7)  { 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_oh_v0_u0.flexe_oh_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_oh_v1_u0.flexe_oh_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_rx_top_v0_u0_mac_rx_wrapper_v0_u0.mac_rx_wrapper_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_wrapper_v1_u0.mac_rx_wrapper_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_tx_top_v0_u0.mac_tx_top_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_tx_top_v1_u0.mac_tx_top_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_pcs_top_v0_u0_pcs.pcs_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_pcs_top_v1_u0_pcs.pcs_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u0.zgroup_a0_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u2.zgroup_a0_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u1.zgroup_a1_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u3.zgroup_a1_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_8)  { 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_rx_v0_u0_flexe_rx_wrapper_2_v0_u0.flexe_rx_wrapper_2_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_rx_v1_u0_flexe_rx_wrapper_2_v1_u0.flexe_rx_wrapper_2_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_tx_v0_u0_flexe_tx_client_fifo_v0_u0_flexe_tx_client_fifo_h_v0_u0.flexe_tx_client_fifo_h_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_client_fifo_v1_u0_flexe_tx_client_fifo_h_v1_u0.flexe_tx_client_fifo_h_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lif1_u0.lif1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_lif12_u0.lif12_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.ppu_mf_out_group_u0.ppu_mf_out_group_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_9)  { 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_tx_v0_u0_flexe_tx_client_fifo_v0_u0_flexe_tx_client_fifo_l_v0_u0.flexe_tx_client_fifo_l_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_client_fifo_v1_u0_flexe_tx_client_fifo_l_v1_u0.flexe_tx_client_fifo_l_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_tx_v0_u0_flexe_tx_wrapper_01_v0_u0.flexe_tx_wrapper_01_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_wrapper_01_v1_u0.flexe_tx_wrapper_01_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_octa_channel_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_octa_channel_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_octa_channel_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_octa_channel_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_10)  { 
    u_hcm_mmu_u0_s_mmu_u0.s_mmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_sa_u0_sa_asm_u0.sa_asm_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_sa_u0_sa_mac_top_u0.sa_mac_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_sa_u0_sa_mac_top_u1.sa_mac_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_schd_other_u0.se_schd_other_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_tcam_u0_se_tcam_other_u0.se_tcam_other_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_shap_u0.shap_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_rd_pack_u0.st_mmu_rd_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_wr_pack_u0.st_mmu_wr_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_11)  { 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_pcs_top_v1_u0_fec_fec_rx.fec_rx_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_u0.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_u1.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_smmu1_u0.se_smmu1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
