Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct  7 14:09:31 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_methodology -file counting_state_machine_methodology_drc_routed.rpt -pb counting_state_machine_methodology_drc_routed.pb -rpx counting_state_machine_methodology_drc_routed.rpx
| Design       : counting_state_machine
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 20         |
| TIMING-20 | Warning  | Non-clocked latch                        | 3          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 1          |
| LATCH-1   | Advisory | Existing latches in the design           | 1          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on anode[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on anode[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on anode[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on anode[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on anode[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on anode[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on anode[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on anode[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on cathode[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on cathode[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on cathode[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on cathode[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on cathode[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on cathode[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on cathode[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cathode[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Z_reg[0] cannot be properly analyzed as its control pin Z_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Z_reg[1] cannot be properly analyzed as its control pin Z_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Z_reg[2] cannot be properly analyzed as its control pin Z_reg[2]/G is not reached by a timing clock
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'BTNC' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 1.000 [get_ports BTNC]
C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab7/lab7.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc (Line: 62)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 3 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


