Model {
  Name			  "vipabandonedobj_bayer_sg"
  Version		  10.0
  SavedCharacterEncoding  "ISO-8859-1"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.1318"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    IsArchitectureModel	    0
    IsAUTOSARArchitectureModel 0
    NumParameterArguments   0
    NumExternalFileReferences 203
    ExternalFileReference {
      Reference		      "vipconversions/Color Space\n Conversion"
      Path		      "vipabandonedobj_bayer_sg/Color Space  Conversion"
      SID		      "1"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipstatistics/Blob Analysis"
      Path		      "vipabandonedobj_bayer_sg/Detect/Blob Analysis"
      SID		      "13"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      Path		      "vipabandonedobj_bayer_sg/Detect/Color Segmentation/Compare To Constant"
      SID		      "19"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipconversions/Autothreshold"
      Path		      "vipabandonedobj_bayer_sg/Detect/Luminace Segmenatation/Autothreshold"
      SID		      "27"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipmorphops/Opening"
      Path		      "vipabandonedobj_bayer_sg/Detect/Opening"
      SID		      "30"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipsnks/Video Viewer"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Abandoned Objects"
      SID		      "44"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Abandoned Tracks/DSP Constant"
      SID		      "50"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Draw Shapes"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Abandoned Tracks/Draw Shapes"
      SID		      "51"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Insert Text"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Abandoned Tracks/Insert Text"
      SID		      "52"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipsnks/Video Viewer"
      Path		      "vipabandonedobj_bayer_sg/Display Results/All Objects"
      SID		      "57"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/DSP\nConstant"
      Path		      "vipabandonedobj_bayer_sg/Display Results/All Tracks/DSP Constant"
      SID		      "63"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Draw Shapes"
      Path		      "vipabandonedobj_bayer_sg/Display Results/All Tracks/Draw Shapes"
      SID		      "64"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Insert Text"
      Path		      "vipabandonedobj_bayer_sg/Display Results/All Tracks/Insert Text"
      SID		      "65"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Draw Shapes"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Draw"
      SID		      "70"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "viptextngfix/Draw Shapes"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Draw Shapes1"
      SID		      "71"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipsnks/Video Viewer"
      Path		      "vipabandonedobj_bayer_sg/Display Results/Threshold"
      SID		      "73"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipmisc/Info"
      Path		      "vipabandonedobj_bayer_sg/Info"
      SID		      "75"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspswit3/N-Sample\nEnable"
      Path		      "vipabandonedobj_bayer_sg/N-Sample Enable"
      SID		      "76"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsigops/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Frame-to-Serial/Subsystem1/Delay"
      SID		      "84"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/Signal From\nWorkspace"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Frame-to-Serial/Subsystem1/hsync"
      SID		      "93"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/Signal From\nWorkspace"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Frame-to-Serial/Subsystem1/vsync"
      SID		      "94"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspwin32/From Multimedia File"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/From Multimedia File"
      SID		      "101"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel/Buffer"
      SID		      "118"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel/Buffer1"
      SID		      "119"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel/Transpose"
      SID		      "124"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel1/Buffer"
      SID		      "129"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel1/Buffer1"
      SID		      "130"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel1/Transpose"
      SID		      "135"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel2/Buffer"
      SID		      "140"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel2/Buffer1"
      SID		      "141"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/Serial-to-Frame/Red Channel2/Transpose"
      SID		      "146"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/ System Generator"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/ System Generator"
      SID		      "154"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Black Box"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Black Box"
      SID		      "155"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Constant"
      SID		      "156"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay1"
      SID		      "157"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay2"
      SID		      "158"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay3"
      SID		      "159"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay4"
      SID		      "160"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay5"
      SID		      "161"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay6"
      SID		      "162"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay7"
      SID		      "163"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay8"
      SID		      "164"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/Delay9"
      SID		      "165"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub1"
      SID		      "174"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub2"
      SID		      "175"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub3"
      SID		      "176"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub5"
      SID		      "177"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub6"
      SID		      "178"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/AddSub7"
      SID		      "179"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/BitBasher"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/BitBasher"
      SID		      "180"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Concat"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Concat"
      SID		      "181"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay1"
      SID		      "182"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay10"
      SID		      "183"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay11"
      SID		      "184"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay12"
      SID		      "185"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay13"
      SID		      "186"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay14"
      SID		      "187"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay15"
      SID		      "188"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay17"
      SID		      "189"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay19"
      SID		      "190"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay2"
      SID		      "191"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay20"
      SID		      "192"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay3"
      SID		      "193"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay4"
      SID		      "194"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay5"
      SID		      "195"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay6"
      SID		      "196"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay7"
      SID		      "197"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay8"
      SID		      "198"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Delay9"
      SID		      "199"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Logical"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Logical"
      SID		      "200"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Mux2"
      SID		      "201"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Mux3"
      SID		      "202"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Mux4"
      SID		      "203"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Shift"
      SID		      "204"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Shift1"
      SID		      "205"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Shift2"
      SID		      "206"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Single Port RAM"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Single Port RAM"
      SID		      "207"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Single Port RAM"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Single Port RAM1"
      SID		      "208"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice"
      SID		      "209"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice1"
      SID		      "210"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice15"
      SID		      "211"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice16"
      SID		      "212"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice2"
      SID		      "213"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice3"
      SID		      "214"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice4"
      SID		      "215"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice5"
      SID		      "216"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice6"
      SID		      "217"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice7"
      SID		      "218"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice8"
      SID		      "219"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Slice9"
      SID		      "220"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Mux7"
      SID		      "223"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Mux8"
      SID		      "224"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Mux9"
      SID		      "225"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice10"
      SID		      "226"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice11"
      SID		      "227"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice12"
      SID		      "228"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice13"
      SID		      "229"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice14"
      SID		      "230"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice17"
      SID		      "231"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice3"
      SID		      "232"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice4"
      SID		      "233"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice5"
      SID		      "234"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice6"
      SID		      "235"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice7"
      SID		      "236"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice8"
      SID		      "237"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/Slice9"
      SID		      "238"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/Subsystem/bayer_ctrl"
      SID		      "239"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/hsdelay"
      SID		      "243"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/bayer/vsdelay"
      SID		      "244"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/blue_o"
      SID		      "253"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/AddSub2"
      SID		      "259"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Convert"
      SID		      "260"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Convert1"
      SID		      "261"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Delay"
      SID		      "262"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Inverter2"
      SID		      "263"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Mult"
      SID		      "264"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Mux"
      SID		      "265"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Mux1"
      SID		      "266"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Register"
      SID		      "267"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Register1"
      SID		      "268"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Register2"
      SID		      "269"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Slice"
      SID		      "270"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/Slice1"
      SID		      "271"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/bc_ctrl"
      SID		      "272"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/brightness"
      SID		      "273"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/contrast"
      SID		      "274"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/hsdelay"
      SID		      "275"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/brightness_contrast/vsdelay"
      SID		      "276"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/Constant"
      SID		      "295"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/Convert1"
      SID		      "296"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/Inverter1"
      SID		      "297"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/Inverter2"
      SID		      "298"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/Convert"
      SID		      "303"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/Delay"
      SID		      "304"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/Mult"
      SID		      "305"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/Mux"
      SID		      "306"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/Register"
      SID		      "307"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_b/b_bal"
      SID		      "308"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/Convert"
      SID		      "315"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/Delay"
      SID		      "316"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/Mult"
      SID		      "317"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/Mux"
      SID		      "318"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/Register"
      SID		      "319"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_g/g_bal"
      SID		      "320"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/Convert"
      SID		      "327"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/Delay"
      SID		      "328"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/Mult"
      SID		      "329"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/Mux"
      SID		      "330"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/Register"
      SID		      "331"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/bal_r/r_bal"
      SID		      "332"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/hsdelay"
      SID		      "335"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/color_balance/vsdelay"
      SID		      "336"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway In"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/data_i"
      SID		      "345"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/de_o"
      SID		      "346"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway In"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/frame_valid_i"
      SID		      "347"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/frame_valid_o"
      SID		      "348"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/green_o"
      SID		      "349"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway In"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/line_valid_i"
      SID		      "350"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/line_valid_o"
      SID		      "351"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/red_o"
      SID		      "352"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/Delay20"
      SID		      "357"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/Delay21"
      SID		      "358"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/Expression"
      SID		      "359"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/Expression1"
      SID		      "360"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/Expression3"
      SID		      "361"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/bool1"
      SID		      "364"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/bool2"
      SID		      "365"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/AddSub1"
      SID		      "370"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant1"
      SID		      "371"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant6"
      SID		      "372"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant7"
      SID		      "373"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Expression"
      SID		      "374"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Expression1"
      SID		      "375"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Mux"
      SID		      "376"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Relational"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/Relational5"
      SID		      "377"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/always_one"
      SID		      "379"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/bool"
      SID		      "380"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/bool1"
      SID		      "381"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/bool2"
      SID		      "382"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/rctr"
      SID		      "383"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/rctr1"
      SID		      "384"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/tcfb1"
      SID		      "385"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/tcfb2"
      SID		      "386"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr1/tco"
      SID		      "387"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/AddSub1"
      SID		      "394"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant1"
      SID		      "395"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant6"
      SID		      "396"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant7"
      SID		      "397"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Expression"
      SID		      "398"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Expression1"
      SID		      "399"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Mux"
      SID		      "400"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Relational"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/Relational5"
      SID		      "401"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/always_one"
      SID		      "403"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/bool"
      SID		      "404"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/bool1"
      SID		      "405"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/bool2"
      SID		      "406"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/rctr"
      SID		      "407"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/rctr1"
      SID		      "408"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/tcfb1"
      SID		      "409"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/tcfb2"
      SID		      "410"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "vipabandonedobj_bayer_sg/Source Demosaic Gamma/vsk_camera_vop/xy_ctrs/loop_ctr2/tco"
      SID		      "411"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsigops/Sample\nand Hold"
      Path		      "vipabandonedobj_bayer_sg/Store Background/Background Estimation"
      SID		      "430"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsigops/Sample\nand Hold"
      Path		      "vipabandonedobj_bayer_sg/Store Background/Background Estimation1"
      SID		      "431"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  WebScopes_FoundationPlugin "on"
  DiagnosticSuppressor	  "on"
  AnimationPlugin	  "on"
  SLCCPlugin		  "on"
  NotesPlugin		  "on"
  LogicAnalyzerPlugin	  "on"
  EnableAccessToBaseWorkspace on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  CloseFcn		  "clear line_row;"
  InitFcn		  "init"
  StartFcn		  "tic"
  StopFcn		  "toc"
  LastSavedArchitecture	  "maci64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    WindowsInfo		    []
    BDUuid		    ""
  }
  HideAutomaticNames	  on
  Created		  "Tue Mar 11 19:44:39 2003"
  Creator		  "don"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "bhisma"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 01 16:50:47 2021"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:1318>"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  SILPILModeSetting	  "automated"
  SILPILSystemUnderTest	  "topmodel"
  SILPILSimulationModeTopModel "normal"
  SILPILSimulationModeModelRef "normal"
  SimTabSimulationMode	  "normal"
  CodeVerificationMode	  "software-in-the-loop (sil)"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "vipabandonedobj_bayer_sg"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "vipabandonedobj_bayer_sg"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      3
      Version		      "19.1.1"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  4
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  StartTime		  "0.0"
	  StopTime		  "500000"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	  SolverOrder		  3
	}
	Simulink.DataIOCC {
	  $ObjectID		  5
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveOperatingPoint	  off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  off
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  6
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "EfficientTunableParamExpr"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  GainParamInheritBuiltInType off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  off
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  UseRowMajorAlgorithm	  off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  LabelGuidedReuse	  off
	  MultiThreadedLoops	  off
	  DenormalBehavior	  "GradualUnderflow"
	  EfficientTunableParamExpr off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  7
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "none"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "none"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "warning"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  OperatingPointInterfaceChecksumMismatchMsg "warning"
	  NonCurrentReleaseOperatingPointMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  PregeneratedLibrarySubsystemCodeDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "none"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	  DebugExecutionForFMUViaOutOfProcess off
	  ArithmeticOperatorsInVariantConditions "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  8
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdBitPerSizeT	  32
	  ProdBitPerPtrDiffT	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  64
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  64
	  TargetBitPerSizeT	  64
	  TargetBitPerPtrDiffT	  64
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  on
	  TargetIntDivRoundTo	  "Zero"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  64
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	  HardwareBoardFeatureSet "EmbeddedCoderHSP"
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  9
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  10
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  on
	  SimParseCustomCode	  off
	  SimAnalyzeCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	  CustomCodeUndefinedFunction "FilterOut"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  11
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  ShowCustomHardwareApp	  off
	  ShowEmbeddedHardwareApp off
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  on
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      12
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"IgnoreTestpoints"
		Cell			"BlockCommentType"
		Cell			"InsertPolySpaceComments"
		Cell			"MATLABFcnDesc"
		Cell			"InternalIdentifier"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrUtil"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		Cell			"CustomUserTokenString"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	      EnumMemberNameClash     "error"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      13
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"RemoveResetFunc"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"PurelyIntegerCode"
		Cell			"PreserveStateflowLocalDataDimensions"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"GenerateAllocFcn"
		Cell			"ExistingSharedCode"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"RemoveDisableFunc"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      PreserveStateflowLocalDataDimensions off
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  14
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Components		  []
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dw"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  on
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Hardware Implementation"
      ConfigPrmDlgPosition    [ 579, 270, 1469, 1010 ]
      ExtraOptions	      ""
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    3
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    15
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
  }
  ExplicitPartitioning	  off
  WSDataSource		  "MATLAB Code"
  WSMATLABCode		  "roi = [80 100 240 360]; % UL corner row, UL corner col, height, width\nmaxNumObj = 200;  % maximum "
  "number of objects to track\n"
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Assignment
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      OutputInitialize	      "Initialize using input port <Y0>"
      DiagnosticForDimensions "None"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      BusCreator
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
    }
    Block {
      BlockType		      Concatenate
      NumInputs		      "2"
      Mode		      "Vector"
      ConcatenateDimension    "1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
      DisallowConstTsAndPrmTs off
      PortDimensions	      "1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      Interpolate	      on
    }
    Block {
      BlockType		      FrameConversion
      InheritSamplingMode     off
      OutFrame		      "Frame-based"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      SignedPower	      on
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected on
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      InitialCondition	      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reshape
      OutputDimensionality    "1-D array"
      OutputDimensions	      "[1,1]"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      MultiThreadCoSim	      "auto"
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      ScheduleAs	      "Sample time"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      VariantControlMode      "Expression"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "vipabandonedobj_bayer_sg"
    Location		    [8, 44, 1031, 518]
    Open		    off
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "444"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "Color Space\n Conversion"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [345, 153, 425, 207]
      ZOrder		      -1
      ShowName		      off
      SourceBlock	      "vipconversions/Color Space\n Conversion"
      SourceType	      "Color Space Conversion"
      SourceProductName	      "Computer Vision Toolbox"
      SourceProductBaseCode   "VP"
      conversion	      "Obsolete"
      conversionActive	      "R'G'B' to Y'CbCr"
      wp_str		      "D65"
      rec		      "Rec. 601 (SDTV)"
      sys		      "1125/60/2:1"
      imagePorts	      "One multidimensional signal"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detect"
      SID		      "2"
      Ports		      [1, 5, 1]
      Position		      [610, 100, 730, 220]
      ZOrder		      -2
      TreatAsAtomicUnit	      on
      RTWMemSecFuncInitTerm   "Default"
      RTWMemSecFuncExecute    "Default"
      RTWMemSecDataConstants  "Default"
      RTWMemSecDataInternal   "Default"
      RTWMemSecDataParameters "Default"
      RequestExecContextInheritance off
      System {
	Name			"Detect"
	Location		[743, 599, 1657, 985]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "Data"
	  SID			  "3"
	  Position		  [15, 83, 45, 97]
	  ZOrder		  -1
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  "4"
	  Ports			  []
	  Position		  [30, 15, 50, 35]
	  ZOrder		  -2
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Abandoned Object\nTracker"
	  SID			  "5"
	  Ports			  [4, 2]
	  Position		  [580, 59, 750, 131]
	  ZOrder		  -3
	  RequestExecContextInheritance	off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    16
	    $ClassName		    "Simulink.Mask"
	    Type		    "Abandoned Object Tracker"
	    Description		    "Detects objects that remain stationary for a specified period of time.  This is accomplished th"
	    "rough tracking area, centroid and bounding box of each object."
	    Help		    "This block illustrates use of EML for multiple object tracking.  Look under its mask to see the implem"
	    "entation details."
	    Display		    "disp('Abandoned Object\\nTracker');"
	    IconOpaque		    "transparent"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      5
	      Object {
		$ObjectID		17
		Type			"edit"
		Name			"alarmCount"
		Prompt			"Number of frames that an object remains stationary before alarm is raised:"
		Value			"45"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		18
		Type			"edit"
		Name			"maxConsecutiveMiss"
		Prompt			"Maximum consecutive misses tolerance in number of frames:"
		Value			"4"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		19
		Type			"edit"
		Name			"areaChangeFraction"
		Prompt			"Area change tolerance in %:"
		Value			"15"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		20
		Type			"edit"
		Name			"centroidChangeFraction"
		Prompt			"Centroid change tolerance in %:"
		Value			"20"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		21
		Type			"edit"
		Name			"minPersistenceRatio"
		Prompt			"Minimum persistence ratio:"
		Value			"0.7"
		Tunable			"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "Abandoned Object\nTracker"
	    Location		    [596, 86, 1004, 452]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Area"
	      SID		      "6"
	      Position		      [30, 43, 60, 57]
	      ZOrder		      -1
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Centroid"
	      SID		      "7"
	      Position		      [30, 73, 60, 87]
	      ZOrder		      -2
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "BBox"
	      SID		      "8"
	      Position		      [30, 93, 60, 107]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Count"
	      SID		      "9"
	      Position		      [30, 123, 60, 137]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Abandoned Object\nTracker (EML)"
	      SID		      "10"
	      Ports		      [4, 2]
	      Position		      [120, 46, 255, 134]
	      ZOrder		      -5
	      ErrorFcn		      "Stateflow.Translate.translate"
	      PermitHierarchicalResolution "ExplicitOnly"
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      SFBlockType	      "MATLAB Function"
	      System {
		Name			"Abandoned Object\nTracker (EML)"
		Location		[219, 337, 814, 775]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"12"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "Area"
		  SID			  "10::1"
		  Position		  [20, 101, 40, 119]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Centroid"
		  SID			  "10::2"
		  Position		  [20, 136, 40, 154]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "BBox"
		  SID			  "10::3"
		  Position		  [20, 171, 40, 189]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Count"
		  SID			  "10::4"
		  Position		  [20, 206, 40, 224]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Demux
		  Name			  " Demux "
		  SID			  "10::11"
		  Ports			  [1, 1]
		  Position		  [270, 230, 320, 270]
		  ZOrder		  2
		  Outputs		  "1"
		}
		Block {
		  BlockType		  S-Function
		  Name			  " SFunction "
		  SID			  "10::10"
		  Tag			  "Stateflow S-Function 2"
		  Ports			  [4, 3]
		  Position		  [180, 102, 230, 203]
		  ZOrder		  1
		  FunctionName		  "sf_sfun"
		  Parameters		  "alarmCount,areaChangeFraction,centroidChangeFraction,maxConsecutiveMiss,minPersistenceRatio"
		  PortCounts		  "[4 3]"
		  SFunctionDeploymentMode off
		  EnableBusSupport	  off
		  SFcnIsStateOwnerBlock	  off
		  Port {
		    PortNumber		    2
		    Name		    "OutCount"
		  }
		  Port {
		    PortNumber		    3
		    Name		    "OutBBox"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  " Terminator "
		  SID			  "10::12"
		  Position		  [460, 241, 480, 259]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Outport
		  Name			  "OutCount"
		  SID			  "10::8"
		  Position		  [460, 101, 480, 119]
		  ZOrder		  -8
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "OutBBox"
		  SID			  "10::9"
		  Position		  [460, 136, 480, 154]
		  ZOrder		  -9
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Area"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Centroid"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "BBox"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  3
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "Count"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  4
		}
		Line {
		  Name			  "OutCount"
		  ZOrder		  13
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  2
		  DstBlock		  "OutCount"
		  DstPort		  1
		}
		Line {
		  Name			  "OutBBox"
		  ZOrder		  14
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  3
		  DstBlock		  "OutBBox"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  " Demux "
		  SrcPort		  1
		  DstBlock		  " Terminator "
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  " SFunction "
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  " Demux "
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OutCount"
	      SID		      "11"
	      Position		      [300, 63, 330, 77]
	      ZOrder		      -6
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OutBBox"
	      SID		      "12"
	      Position		      [300, 108, 330, 122]
	      ZOrder		      -7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Centroid"
	      SrcPort		      1
	      DstBlock		      "Abandoned Object\nTracker (EML)"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "BBox"
	      SrcPort		      1
	      DstBlock		      "Abandoned Object\nTracker (EML)"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Abandoned Object\nTracker (EML)"
	      SrcPort		      1
	      DstBlock		      "OutCount"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Abandoned Object\nTracker (EML)"
	      SrcPort		      2
	      DstBlock		      "OutBBox"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Area"
	      SrcPort		      1
	      Points		      [30, 0; 0, 10]
	      DstBlock		      "Abandoned Object\nTracker (EML)"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Count"
	      SrcPort		      1
	      Points		      [30, 0; 0, -10]
	      DstBlock		      "Abandoned Object\nTracker (EML)"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Blob Analysis"
	  SID			  "13"
	  Ports			  [1, 4]
	  Position		  [375, 58, 505, 132]
	  ZOrder		  -4
	  SourceBlock		  "vipstatistics/Blob Analysis"
	  SourceType		  "Blob Analysis"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  area			  on
	  centroid		  on
	  bBox			  on
	  majorAxis		  off
	  minorAxis		  off
	  angle			  off
	  eccentricity		  off
	  equivDiameterSq	  off
	  extent		  off
	  perimeter		  off
	  maxBlobs		  "maxNumObj"
	  warnIfNumBlobsExceeded  on
	  isCount		  on
	  useMinArea		  on
	  minArea		  "100"
	  useMaxArea		  on
	  maxArea		  "2500"
	  excludeBorderBlob	  on
	  outDT			  "double"
	  isFill		  on
	  fillValues		  "-1"
	  conn			  "8"
	  isLabel		  off
	  outputMode		  "Binary point scaling"
	  outputWordLength	  "32"
	  outputFracLength	  "16"
	  memoryMode		  "Same as product output"
	  memoryWordLength	  "32"
	  memoryFracLength	  "16"
	  firstCoeffMode	  "Binary point scaling"
	  firstCoeffWordLength	  "16"
	  firstCoeffFracLength	  "14"
	  secondCoeffMode	  "Binary point scaling"
	  secondCoeffWordLength	  "32"
	  secondCoeffFracLength	  "16"
	  accumMode		  "Binary point scaling"
	  accumWordLength	  "32"
	  accumFracLength	  "0"
	  prodOutputMode	  "Binary point scaling"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "16"
	  roundingMode		  "Floor"
	  overflowMode		  off
	  LockScale		  off
	}
	Block {
	  BlockType		  BusSelector
	  Name			  "Bus\nSelector"
	  SID			  "14"
	  Ports			  [1, 4]
	  Position		  [75, 41, 85, 134]
	  ZOrder		  -5
	  ShowName		  off
	  OutputSignals		  "vid_Y,bg_Y,vid_CbCr,bg_CbCr"
	  OutputAsBus		  off
	  Port {
	    PortNumber		    1
	    Name		    "<vid_Y>"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "<bg_Y>"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "<vid_CbCr>"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "<bg_CbCr>"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Color\nSegmentation"
	  SID			  "15"
	  Ports			  [2, 1]
	  Position		  [150, 121, 230, 154]
	  ZOrder		  -6
	  RTWMemSecFuncInitTerm	  "Default"
	  RTWMemSecFuncExecute	  "Default"
	  RTWMemSecDataConstants  "Default"
	  RTWMemSecDataInternal	  "Default"
	  RTWMemSecDataParameters "Default"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Color\nSegmentation"
	    Location		    [927, 338, 1464, 642]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Color"
	      SID		      "16"
	      Position		      [15, 43, 45, 57]
	      ZOrder		      -1
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Bkgd"
	      SID		      "17"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs3"
	      SID		      "18"
	      Position		      [215, 45, 245, 75]
	      ZOrder		      -3
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "19"
	      Ports		      [1, 1]
	      Position		      [305, 45, 350, 75]
	      ZOrder		      -4
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      ">"
	      const		      "0.05"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "20"
	      Ports		      [2, 1]
	      Position		      [125, 41, 150, 79]
	      ZOrder		      -5
	      ShowName		      off
	      Inputs		      "+-"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Seg"
	      SID		      "21"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Bkgd"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Color"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Abs3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      DstBlock		      "Seg"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Abs3"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "22"
	  Ports			  [2, 1]
	  Position		  [255, 77, 285, 108]
	  ZOrder		  -7
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Luminace\nSegmenatation"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [150, 32, 230, 68]
	  ZOrder		  -8
	  RTWMemSecFuncInitTerm	  "Default"
	  RTWMemSecFuncExecute	  "Default"
	  RTWMemSecDataConstants  "Default"
	  RTWMemSecDataInternal	  "Default"
	  RTWMemSecDataParameters "Default"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Luminace\nSegmenatation"
	    Location		    [1095, 355, 1728, 682]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Y'"
	      SID		      "24"
	      Position		      [15, 43, 45, 57]
	      ZOrder		      -1
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Bkgd"
	      SID		      "25"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs3"
	      SID		      "26"
	      Position		      [195, 45, 225, 75]
	      ZOrder		      -3
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Autothreshold"
	      SID		      "27"
	      Ports		      [1, 1]
	      Position		      [280, 42, 390, 78]
	      ZOrder		      -4
	      SourceBlock	      "vipconversions/Autothreshold"
	      SourceType	      "Autothreshold"
	      SourceProductName	      "Computer Vision Toolbox"
	      SourceProductBaseCode   "VP"
	      operator		      ">"
	      threshOut		      off
	      effMetricOut	      off
	      userDefinedRange	      off
	      umin		      "0"
	      umax		      "100"
	      outOfRngOpt	      "Warn and saturate"
	      scaleThreshold	      on
	      scaleFactor	      "1.3"
	      P1Mode		      "Specify word length"
	      P1WordLength	      "32"
	      P1FracLength	      "30"
	      A1Mode		      "Same as Product 1"
	      A1WordLength	      "32"
	      A1FracLength	      "30"
	      P2Mode		      "Specify word length"
	      P2WordLength	      "32"
	      P2FracLength	      "22"
	      A2Mode		      "Same as Product 2"
	      A2WordLength	      "32"
	      A2FracLength	      "22"
	      P3Mode		      "Specify word length"
	      P3WordLength	      "32"
	      P3FracLength	      "14"
	      A3Mode		      "Same as Product 3"
	      A3WordLength	      "32"
	      A3FracLength	      "14"
	      P4Mode		      "Binary point scaling"
	      P4WordLength	      "32"
	      P4FracLength	      "15"
	      A4Mode		      "Same as Product 4"
	      A4WordLength	      "16"
	      A4FracLength	      "4"
	      Q1Mode		      "Specify word length"
	      Q1WordLength	      "32"
	      Q1FracLength	      "16"
	      EMMode		      "Specify word length"
	      EMWordLength	      "16"
	      EMFracLength	      "14"
	      roundingMode	      "Floor"
	      overflowMode	      off
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "28"
	      Ports		      [2, 1]
	      Position		      [115, 41, 140, 79]
	      ZOrder		      -5
	      ShowName		      off
	      Inputs		      "+-"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Seg"
	      SID		      "29"
	      Position		      [460, 53, 490, 67]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Abs3"
	      SrcPort		      1
	      DstBlock		      "Autothreshold"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Autothreshold"
	      SrcPort		      1
	      DstBlock		      "Seg"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Abs3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Y'"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Bkgd"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Opening"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [310, 79, 350, 111]
	  ZOrder		  -9
	  SourceBlock		  "vipmorphops/Opening"
	  SourceType		  "Opening"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  nhoodsrc		  "Specify via dialog"
	  strel			  "strel('square',3)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "foundBBox"
	  SID			  "31"
	  Position		  [795, 108, 825, 122]
	  ZOrder		  -10
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "foundCount"
	  SID			  "32"
	  Position		  [795, 73, 825, 87]
	  ZOrder		  -11
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "allBBox"
	  SID			  "33"
	  Position		  [560, 168, 590, 182]
	  ZOrder		  -12
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "allCount"
	  SID			  "34"
	  Position		  [475, 168, 505, 182]
	  ZOrder		  -13
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Segmented"
	  SID			  "35"
	  Position		  [385, 168, 415, 182]
	  ZOrder		  -14
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Abandoned Object\nTracker"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "foundCount"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Abandoned Object\nTracker"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "foundBBox"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Data"
	  SrcPort		  1
	  DstBlock		  "Bus\nSelector"
	  DstPort		  1
	}
	Line {
	  Name			  "<vid_Y>"
	  ZOrder		  4
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  1
	  Points		  [40, 0; 0, -10]
	  DstBlock		  "Luminace\nSegmenatation"
	  DstPort		  1
	}
	Line {
	  Name			  "<bg_Y>"
	  ZOrder		  5
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Luminace\nSegmenatation"
	  DstPort		  2
	}
	Line {
	  Name			  "<vid_CbCr>"
	  ZOrder		  6
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  3
	  Points		  [45, 0]
	  DstBlock		  "Color\nSegmentation"
	  DstPort		  1
	}
	Line {
	  Name			  "<bg_CbCr>"
	  ZOrder		  7
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  4
	  Points		  [0, 20]
	  DstBlock		  "Color\nSegmentation"
	  DstPort		  2
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "Luminace\nSegmenatation"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "Color\nSegmentation"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "Blob Analysis"
	  SrcPort		  4
	  Points		  [0, 0; 15, 0]
	  Branch {
	    ZOrder		    11
	    Points		    [0, 50]
	    DstBlock		    "allCount"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    DstBlock		    "Abandoned Object\nTracker"
	    DstPort		    4
	  }
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Blob Analysis"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Abandoned Object\nTracker"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Blob Analysis"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "Abandoned Object\nTracker"
	  DstPort		  2
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Blob Analysis"
	  SrcPort		  3
	  Points		  [35, 0]
	  Branch {
	    ZOrder		    16
	    DstBlock		    "Abandoned Object\nTracker"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    17
	    DstBlock		    "allBBox"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Opening"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Opening"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    20
	    DstBlock		    "Blob Analysis"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    21
	    Points		    [0, 80]
	    DstBlock		    "Segmented"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "36"
	  Name			  "Changed from Close to Open"
	  Position		  [306, 28, 437, 40]
	  InternalMargins	  [0, 0, 0, 0]
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Display Results"
      SID		      "37"
      Ports		      [6]
      Position		      [820, 96, 900, 249]
      ZOrder		      -3
      RTWMemSecFuncInitTerm   "Default"
      RTWMemSecFuncExecute    "Default"
      RTWMemSecDataConstants  "Default"
      RTWMemSecDataInternal   "Default"
      RTWMemSecDataParameters "Default"
      RequestExecContextInheritance off
      System {
	Name			"Display Results"
	Location		[708, 44, 1384, 691]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "foundBBox"
	  SID			  "38"
	  Position		  [25, 58, 55, 72]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "foundCount"
	  SID			  "39"
	  Position		  [25, 88, 55, 102]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BBox"
	  SID			  "40"
	  Position		  [25, 208, 55, 222]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Count"
	  SID			  "41"
	  Position		  [25, 238, 55, 252]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Segmented"
	  SID			  "42"
	  Position		  [25, 372, 55, 388]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Video In"
	  SID			  "43"
	  Position		  [25, 272, 55, 288]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Abandoned Objects"
	  SID			  "44"
	  Ports			  [1]
	  Position		  [390, 64, 500, 126]
	  ZOrder		  -7
	  SourceBlock		  "vipsnks/Video Viewer"
	  SourceType		  "Video Viewer"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  inputType		  "Obsolete"
	  imagePorts		  "One multidimensional signal"
	  useColorMap		  off
	  colormapValue		  "jet(256);"
	  specRange		  off
	  minInputVal		  "0"
	  maxInputVal		  "255"
	  FigPos		  "[729 739 360 240]"
	  AxisZoom		  on
	  trueSizedOnce		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Abandoned Tracks"
	  SID			  "45"
	  Ports			  [3, 1]
	  Position		  [225, 44, 310, 146]
	  ZOrder		  -8
	  RTWMemSecFuncInitTerm	  "Default"
	  RTWMemSecFuncExecute	  "Default"
	  RTWMemSecDataConstants  "Default"
	  RTWMemSecDataInternal	  "Default"
	  RTWMemSecDataParameters "Default"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Abandoned Tracks"
	    Location		    [743, 513, 1466, 931]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "BBox"
	      SID		      "46"
	      Position		      [15, 107, 45, 123]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Count"
	      SID		      "47"
	      Position		      [395, 158, 425, 172]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Video In"
	      SID		      "48"
	      Position		      [15, 57, 45, 73]
	      ZOrder		      -3
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Assignment
	      Name		      "Assignment"
	      SID		      "49"
	      Ports		      [2, 1]
	      Position		      [310, 80, 405, 115]
	      ZOrder		      -4
	      NumberOfDimensions      "3"
	      IndexOptions	      "Index vector (dialog),Index vector (dialog),Assign all"
	      Indices		      "[1:15],[1:30],[]"
	      OutputSizes	      "1, 1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP\nConstant"
	      SID		      "50"
	      Ports		      [0, 1]
	      Position		      [235, 174, 270, 206]
	      ZOrder		      -5
	      SourceBlock	      "dspsrcs4/DSP\nConstant"
	      SourceType	      "DSP Constant"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Value		      "0"
	      SampleMode	      "Discrete"
	      discreteOutput	      "Sample-based"
	      continuousOutput	      "Sample-based"
	      sampTime		      "inf"
	      framePeriod	      "2"
	      additionalParams	      off
	      allowOverrides	      on
	      dataType		      "Inherit via back propagation"
	      isSigned		      on
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      InterpretAs1D	      "-inf"
	      Ts		      "-inf"
	      FramebasedOutput	      "-inf"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Draw Shapes"
	      SID		      "51"
	      Ports		      [2, 1]
	      Position		      [175, 42, 255, 138]
	      ZOrder		      -6
	      SourceBlock	      "viptextngfix/Draw Shapes"
	      SourceType	      "Draw Shapes"
	      SourceProductName	      "Computer Vision Toolbox"
	      SourceProductBaseCode   "VP"
	      shape		      "Rectangles"
	      fill		      on
	      display		      "User-specified value"
	      intensity		      "200"
	      color		      "[1 0 0]"
	      opacity		      "0.5"
	      viewport		      "Entire image"
	      antialiasing	      off
	      inType		      "Obsolete"
	      imagePorts	      "One multidimensional signal"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Insert Text"
	      SID		      "52"
	      Ports		      [2, 1]
	      Position		      [460, 68, 545, 197]
	      ZOrder		      -7
	      SourceBlock	      "viptextngfix/Insert Text"
	      SourceType	      "Insert Text"
	      SourceProductName	      "Computer Vision Toolbox"
	      SourceProductBaseCode   "VP"
	      inputType		      "Obsolete"
	      theText		      "'%4d'"
	      fontFace		      "LucidaTypewriterRegular"
	      dummyVar1		      "0"
	      blockFontSize	      "12"
	      antiAliased	      on
	      getTextLocFrom	      "Specify via dialog"
	      textLoc		      "[0 0]"
	      getTextColorFrom	      "Specify via dialog"
	      textColor		      "[1 1 1]"
	      getTextIntensityFrom    "Specify via dialog"
	      textIntensity	      "1"
	      getTextOpacityFrom      "Specify via dialog"
	      textOpacity	      "1.0"
	      dummyVar2		      "0"
	      dummyVar3		      "0"
	      dummyVar4		      "0"
	      imagePorts	      "One multidimensional signal"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Video Out"
	      SID		      "53"
	      Position		      [615, 128, 645, 142]
	      ZOrder		      -8
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "DSP\nConstant"
	      SrcPort		      1
	      Points		      [5, 0; 0, -85]
	      DstBlock		      "Assignment"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Insert Text"
	      SrcPort		      1
	      DstBlock		      "Video Out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Video In"
	      SrcPort		      1
	      DstBlock		      "Draw Shapes"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Assignment"
	      SrcPort		      1
	      DstBlock		      "Insert Text"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Draw Shapes"
	      SrcPort		      1
	      DstBlock		      "Assignment"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "BBox"
	      SrcPort		      1
	      DstBlock		      "Draw Shapes"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Count"
	      SrcPort		      1
	      DstBlock		      "Insert Text"
	      DstPort		      2
	    }
	    Annotation {
	      SID		      "54"
	      Name		      "Black background\nfor count"
	      Position		      [324, 44, 405, 66]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "55"
	  Ports			  [2, 1]
	  Position		  [105, 42, 135, 73]
	  ZOrder		  -9
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "int32"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add2"
	  SID			  "56"
	  Ports			  [2, 1]
	  Position		  [115, 192, 145, 223]
	  ZOrder		  -10
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "int32"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "All Objects"
	  SID			  "57"
	  Ports			  [1]
	  Position		  [520, 224, 620, 316]
	  ZOrder		  -11
	  SourceBlock		  "vipsnks/Video Viewer"
	  SourceType		  "Video Viewer"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  inputType		  "Obsolete"
	  imagePorts		  "One multidimensional signal"
	  useColorMap		  off
	  colormapValue		  "jet(256);"
	  specRange		  off
	  minInputVal		  "0"
	  maxInputVal		  "255"
	  FigPos		  "[361 738 360 240]"
	  AxisZoom		  on
	  trueSizedOnce		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "All Tracks"
	  SID			  "58"
	  Ports			  [3, 1]
	  Position		  [230, 194, 315, 296]
	  ZOrder		  -12
	  RTWMemSecFuncInitTerm	  "Default"
	  RTWMemSecFuncExecute	  "Default"
	  RTWMemSecDataConstants  "Default"
	  RTWMemSecDataInternal	  "Default"
	  RTWMemSecDataParameters "Default"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "All Tracks"
	    Location		    [769, 464, 1480, 903]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "BBox"
	      SID		      "59"
	      Position		      [15, 112, 45, 128]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Count"
	      SID		      "60"
	      Position		      [395, 168, 425, 182]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Video In"
	      SID		      "61"
	      Position		      [15, 62, 45, 78]
	      ZOrder		      -3
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Assignment
	      Name		      "Assignment1"
	      SID		      "62"
	      Ports		      [2, 1]
	      Position		      [330, 83, 405, 132]
	      ZOrder		      -4
	      NumberOfDimensions      "3"
	      IndexOptions	      "Index vector (dialog),Index vector (dialog),Assign all"
	      Indices		      "[1:15],[1:30],[]"
	      OutputSizes	      "1, 1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP\nConstant"
	      SID		      "63"
	      Ports		      [0, 1]
	      Position		      [270, 129, 305, 161]
	      ZOrder		      -5
	      SourceBlock	      "dspsrcs4/DSP\nConstant"
	      SourceType	      "DSP Constant"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Value		      "0"
	      SampleMode	      "Discrete"
	      discreteOutput	      "Sample-based"
	      continuousOutput	      "Sample-based"
	      sampTime		      "inf"
	      framePeriod	      "2"
	      additionalParams	      off
	      allowOverrides	      on
	      dataType		      "Inherit via back propagation"
	      isSigned		      on
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      InterpretAs1D	      "-inf"
	      Ts		      "-inf"
	      FramebasedOutput	      "-inf"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Draw Shapes"
	      SID		      "64"
	      Ports		      [2, 1]
	      Position		      [175, 47, 255, 143]
	      ZOrder		      -6
	      SourceBlock	      "viptextngfix/Draw Shapes"
	      SourceType	      "Draw Shapes"
	      SourceProductName	      "Computer Vision Toolbox"
	      SourceProductBaseCode   "VP"
	      shape		      "Rectangles"
	      fill		      off
	      display		      "User-specified value"
	      intensity		      "200"
	      color		      "[0 1 0]"
	      opacity		      "0.6"
	      viewport		      "Entire image"
	      antialiasing	      off
	      inType		      "Obsolete"
	      imagePorts	      "One multidimensional signal"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Insert Text"
	      SID		      "65"
	      Ports		      [2, 1]
	      Position		      [460, 78, 545, 207]
	      ZOrder		      -7
	      SourceBlock	      "viptextngfix/Insert Text"
	      SourceType	      "Insert Text"
	      SourceProductName	      "Computer Vision Toolbox"
	      SourceProductBaseCode   "VP"
	      inputType		      "Obsolete"
	      theText		      "'%4d'"
	      fontFace		      "LucidaTypewriterRegular"
	      dummyVar1		      "0"
	      blockFontSize	      "12"
	      antiAliased	      on
	      getTextLocFrom	      "Specify via dialog"
	      textLoc		      "[0 0]"
	      getTextColorFrom	      "Specify via dialog"
	      textColor		      "[1 1 1]"
	      getTextIntensityFrom    "Specify via dialog"
	      textIntensity	      "1"
	      getTextOpacityFrom      "Specify via dialog"
	      textOpacity	      "1.0"
	      dummyVar2		      "0"
	      dummyVar3		      "0"
	      dummyVar4		      "0"
	      imagePorts	      "One multidimensional signal"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Video Out"
	      SID		      "66"
	      Position		      [610, 138, 640, 152]
	      ZOrder		      -8
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "DSP\nConstant"
	      SrcPort		      1
	      Points		      [0, -25]
	      DstBlock		      "Assignment1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Insert Text"
	      SrcPort		      1
	      DstBlock		      "Video Out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Count"
	      SrcPort		      1
	      DstBlock		      "Insert Text"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Video In"
	      SrcPort		      1
	      DstBlock		      "Draw Shapes"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "BBox"
	      SrcPort		      1
	      DstBlock		      "Draw Shapes"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Draw Shapes"
	      SrcPort		      1
	      DstBlock		      "Assignment1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Assignment1"
	      SrcPort		      1
	      DstBlock		      "Insert Text"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "67"
	      Name		      "Black background\nfor count"
	      Position		      [324, 44, 405, 66]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "68"
	  Position		  [40, 14, 70, 36]
	  ZOrder		  -13
	  ShowName		  off
	  Value			  "repmat([roi(1); roi(2); 0 ; 0],[1 maxNumObj])"
	  VectorParams1D	  off
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "69"
	  Position		  [205, 310, 345, 330]
	  ZOrder		  -14
	  ShowName		  off
	  Value			  "roi"
	  VectorParams1D	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Draw"
	  SID			  "70"
	  Ports			  [2, 1]
	  Position		  [235, 360, 315, 435]
	  ZOrder		  -15
	  ShowName		  off
	  SourceBlock		  "viptextngfix/Draw Shapes"
	  SourceType		  "Draw Shapes"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  shape			  "Rectangles"
	  fill			  off
	  display		  "User-specified value"
	  intensity		  "200"
	  color			  "[0 1 0]"
	  opacity		  "0.6"
	  viewport		  "Entire image"
	  antialiasing		  off
	  inType		  "Obsolete"
	  imagePorts		  "One multidimensional signal"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Draw Shapes1"
	  SID			  "71"
	  Ports			  [2, 1]
	  Position		  [390, 223, 465, 312]
	  ZOrder		  -16
	  ShowName		  off
	  SourceBlock		  "viptextngfix/Draw Shapes"
	  SourceType		  "Draw Shapes"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  shape			  "Rectangles"
	  fill			  off
	  display		  "User-specified value"
	  intensity		  "200"
	  color			  "[1 1 0]"
	  opacity		  "0.6"
	  viewport		  "Entire image"
	  antialiasing		  off
	  inType		  "Obsolete"
	  imagePorts		  "One multidimensional signal"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Matrix\nConcatenate"
	  SID			  "72"
	  Ports			  [3, 1]
	  Position		  [145, 359, 200, 401]
	  ZOrder		  -17
	  ShowName		  off
	  NumInputs		  "3"
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Threshold"
	  SID			  "73"
	  Ports			  [1]
	  Position		  [390, 361, 505, 439]
	  ZOrder		  -18
	  SourceBlock		  "vipsnks/Video Viewer"
	  SourceType		  "Video Viewer"
	  SourceProductName	  "Computer Vision Toolbox"
	  SourceProductBaseCode	  "VP"
	  inputType		  "Obsolete"
	  imagePorts		  "One multidimensional signal"
	  useColorMap		  off
	  colormapValue		  "jet(256);"
	  specRange		  off
	  minInputVal		  "0"
	  maxInputVal		  "255"
	  FigPos		  "[92 738 261 161]"
	  AxisZoom		  on
	  trueSizedOnce		  on
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Draw"
	  SrcPort		  1
	  DstBlock		  "Threshold"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Matrix\nConcatenate"
	  SrcPort		  1
	  DstBlock		  "Draw"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Segmented"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [0, 0]
	    Branch {
	      ZOrder		      5
	      Points		      [0, 15]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      3
	    }
	    Branch {
	      ZOrder		      6
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      2
	    }
	  }
	  Branch {
	    ZOrder		    7
	    Points		    [0, -15]
	    DstBlock		    "Matrix\nConcatenate"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "Draw Shapes1"
	  SrcPort		  1
	  DstBlock		  "All Objects"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "All Tracks"
	  SrcPort		  1
	  DstBlock		  "Draw Shapes1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "Abandoned Tracks"
	  SrcPort		  1
	  DstBlock		  "Abandoned Objects"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Draw Shapes1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  DstBlock		  "All Tracks"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  Branch {
	    ZOrder		    14
	    Points		    [0, 150]
	    DstBlock		    "Add2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    15
	    DstBlock		    "Add1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "Abandoned Tracks"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "foundBBox"
	  SrcPort		  1
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "foundCount"
	  SrcPort		  1
	  DstBlock		  "Abandoned Tracks"
	  DstPort		  2
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Video In"
	  SrcPort		  1
	  Points		  [0, 0; 100, 0]
	  Branch {
	    ZOrder		    20
	    Points		    [0, -150]
	    DstBlock		    "Abandoned Tracks"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    21
	    DstBlock		    "All Tracks"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "Count"
	  SrcPort		  1
	  DstBlock		  "All Tracks"
	  DstPort		  2
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "BBox"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    ZOrder		    24
	    Points		    [0, 220; 115, 0; 0, -20]
	    DstBlock		    "Draw"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    25
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      Selector
      Name		      "Extract ROI"
      SID		      "74"
      Ports		      [1, 1]
      Position		      [225, 165, 300, 195]
      ZOrder		      -4
      NumberOfDimensions      "3"
      IndexOptions	      "Index vector (dialog),Index vector (dialog),Select all"
      Indices		      "[roi(1):240],[roi(2):360],[]"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Info"
      SID		      "75"
      Ports		      []
      Position		      [60, 59, 114, 111]
      ZOrder		      -5
      ShowName		      off
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "vipmisc/Info"
      SourceType	      "Info"
      SourceProductName	      "Computer Vision Toolbox"
      SourceProductBaseCode   "VP"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "N-Sample\nEnable"
      SID		      "76"
      Ports		      [0, 1]
      Position		      [195, 53, 240, 97]
      ZOrder		      -6
      SourceBlock	      "dspswit3/N-Sample\nEnable"
      SourceType	      "N-Sample Enable"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      N			      "1"
      ActiveLevel	      "High (1)"
      reset		      off
      TriggerType	      "Rising edge"
      Ts		      "-1"
      DataType		      "Logical"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Source Demosaic Gamma"
      SID		      "77"
      Ports		      [0, 1]
      Position		      [35, 150, 145, 210]
      ZOrder		      -7
      RequestExecContextInheritance off
      System {
	Name			"Source Demosaic Gamma"
	Location		[8, 44, 984, 767]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  SubSystem
	  Name			  "Frame-to-Serial"
	  SID			  "78"
	  Ports			  [1, 3]
	  Position		  [260, 59, 345, 281]
	  ZOrder		  -1
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Frame-to-Serial"
	    Location		    [208, 152, 983, 572]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "I"
	      SID		      "79"
	      Position		      [125, 98, 155, 112]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      "80"
	      Ports		      [1, 1]
	      Position		      [205, 90, 235, 120]
	      ZOrder		      -2
	      Operator		      "transpose"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem1"
	      SID		      "81"
	      Ports		      [1, 3]
	      Position		      [275, 58, 325, 152]
	      ZOrder		      -3
	      RequestExecContextInheritance off
	      System {
		Name			"Subsystem1"
		Location		[917, 181, 1693, 773]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "I"
		  SID			  "82"
		  Position		  [35, 198, 65, 212]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "83"
		  Ports			  [2, 1]
		  Position		  [450, 217, 480, 248]
		  ZOrder		  -2
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "84"
		  Ports			  [2, 1]
		  Position		  [435, 275, 490, 315]
		  ZOrder		  -3
		  BlockMirror		  on
		  SourceBlock		  "dspsigops/Delay"
		  SourceType		  "Delay"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  dly_unit		  "Samples"
		  delay			  "1"
		  ic_detail		  off
		  dif_ic_for_ch		  off
		  dif_ic_for_dly	  off
		  ic			  "0"
		  reset_popup		  "Falling edge"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Enabled\nSubsystem"
		  SID			  "85"
		  Ports			  [2, 1, 1]
		  Position		  [560, 190, 630, 250]
		  ZOrder		  -4
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [412, 203, 950, 681]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "I"
		    SID			    "86"
		    Position		    [110, 88, 140, 102]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Idx"
		    SID			    "87"
		    Position		    [110, 128, 140, 142]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    SID			    "88"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector"
		    SID			    "89"
		    Ports		    [2, 1]
		    Position		    [225, 96, 275, 134]
		    ZOrder		    -4
		    InputPortWidth	    "rows*cols"
		    SampleTime		    "(1/fps)/(rows*(cols+2*blk))"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 4]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "90"
		    Position		    [360, 108, 390, 122]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Selector"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "I"
		    SrcPort		    1
		    Points		    [35, 0; 0, 10]
		    DstBlock		    "Selector"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Idx"
		    SrcPort		    1
		    Points		    [35, 0; 0, -10]
		    DstBlock		    "Selector"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "91"
		  Ports			  [2, 1]
		  Position		  [495, 137, 525, 168]
		  ZOrder		  -5
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Reshape
		  Name			  "Reshape"
		  SID			  "92"
		  Ports			  [1, 1]
		  Position		  [125, 193, 155, 217]
		  ZOrder		  -6
		}
		Block {
		  BlockType		  Reference
		  Name			  "hsync"
		  SID			  "93"
		  Ports			  [0, 1]
		  Position		  [30, 100, 195, 130]
		  ZOrder		  -7
		  SourceBlock		  "dspsrcs4/Signal From\nWorkspace"
		  SourceType		  "Signal From Workspace"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  X			  "[zeros(1,blk) ones(1,cols) zeros(1,blk)]"
		  Ts			  "(1/fps)/ (rows*(cols+2*blk))"
		  nsamps		  "1"
		  OutputAfterFinalValue	  "Cyclic repetition"
		  ignoreOrWarnInputAndFrameLengths off
		  Port {
		    PortNumber		    1
		    Name		    "Line Valid"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "vsync"
		  SID			  "94"
		  Ports			  [0, 1]
		  Position		  [30, 22, 190, 48]
		  ZOrder		  -8
		  SourceBlock		  "dspsrcs4/Signal From\nWorkspace"
		  SourceType		  "Signal From Workspace"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  X			  "[ zeros(1,blk) ones(1,rows*(cols+2*blk)-2*blk) zeros(1,blk) ]"
		  Ts			  "(1/fps)/(rows*(cols+2*blk))"
		  nsamps		  "1"
		  OutputAfterFinalValue	  "Cyclic repetition"
		  ignoreOrWarnInputAndFrameLengths off
		  Port {
		    PortNumber		    1
		    Name		    "Frame Valid"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "vs"
		  SID			  "95"
		  Position		  [680, 28, 710, 42]
		  ZOrder		  -9
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "hs"
		  SID			  "96"
		  Position		  [680, 108, 710, 122]
		  ZOrder		  -10
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data"
		  SID			  "97"
		  Position		  [680, 213, 710, 227]
		  ZOrder		  -11
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "I"
		  SrcPort		  1
		  DstBlock		  "Reshape"
		  DstPort		  1
		}
		Line {
		  Name			  "Frame Valid"
		  ZOrder		  2
		  Labels		  [0, 1]
		  SrcBlock		  "vsync"
		  SrcPort		  1
		  Points		  [165, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 310; 170, 0; 0, -40]
		    DstBlock		    "Delay"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    4
		    Points		    [105, 0]
		    Branch {
		    ZOrder		    5
		    DstBlock		    "vs"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    6
		    Points		    [0, 110]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  Name			  "Line Valid"
		  ZOrder		  7
		  Labels		  [0, 1]
		  SrcBlock		  "hsync"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, 125]
		    DstBlock		    "Add"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    9
		    Points		    [175, 0]
		    Branch {
		    ZOrder		    10
		    DstBlock		    "hs"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, 45]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [-40, 0; 0, -70]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, 50]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    15
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "Enabled\nSubsystem"
		  SrcPort		  1
		  DstBlock		  "data"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "Reshape"
		  SrcPort		  1
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  enable
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vs"
	      SID		      "98"
	      Position		      [400, 68, 430, 82]
	      ZOrder		      -4
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hs"
	      SID		      "99"
	      Position		      [400, 98, 430, 112]
	      ZOrder		      -5
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      SID		      "100"
	      Position		      [400, 128, 430, 142]
	      ZOrder		      -6
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "I"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Subsystem1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Subsystem1"
	      SrcPort		      1
	      DstBlock		      "vs"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Subsystem1"
	      SrcPort		      2
	      DstBlock		      "hs"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Subsystem1"
	      SrcPort		      3
	      DstBlock		      "data"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Multimedia File"
	  SID			  "101"
	  Ports			  [0, 1]
	  Position		  [35, 139, 175, 201]
	  ZOrder		  -2
	  SourceBlock		  "dspwin32/From Multimedia File"
	  SourceType		  "From Multimedia File"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  inputFilename		  "C:\\hill\\WWM\\seminars\\mathworks_vsk\\viptrain_gbrg.avi"
	  loop			  on
	  numPlays		  "inf"
	  outputStreams		  "Video only"
	  videoDataType		  "uint8"
	  audioDataType		  "int16"
	  inheritSampleTime	  off
	  userDefinedSampleTime	  "1/fps"
	  noAudioOutput		  off
	  isIntensityVideo	  on
	  colorVideoFormat	  "One multidimensional signal"
	  outputEOF		  off
	  dataOrg		  "Column-major"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Serial-to-Frame"
	  SID			  "102"
	  Ports			  [6, 1]
	  Position		  [575, 55, 670, 280]
	  ZOrder		  -3
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Serial-to-Frame"
	    Location		    [153, 376, 1005, 1117]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "vsync"
	      SID		      "103"
	      Position		      [50, 48, 80, 62]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "hsync"
	      SID		      "104"
	      Position		      [50, 93, 80, 107]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "r"
	      SID		      "105"
	      Position		      [50, 193, 80, 207]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g"
	      SID		      "106"
	      Position		      [50, 278, 80, 292]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "107"
	      Position		      [45, 363, 75, 377]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "de"
	      SID		      "108"
	      Position		      [50, 473, 80, 487]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "109"
	      Position		      [660, 270, 690, 300]
	      ZOrder		      -7
	      Gain		      "1/255"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "110"
	      Ports		      [2, 1]
	      Position		      [130, 62, 160, 93]
	      ZOrder		      -8
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Concatenate
	      Name		      "Matrix\nConcatenate"
	      SID		      "111"
	      Ports		      [3, 1]
	      Position		      [555, 157, 635, 413]
	      ZOrder		      -9
	      NumInputs		      "3"
	      Mode		      "Multidimensional array"
	      ConcatenateDimension    "3"
	    }
	    Block {
	      BlockType		      RateTransition
	      Name		      "Rate Transition1"
	      SID		      "112"
	      Position		      [475, 179, 515, 221]
	      ZOrder		      -10
	      Deterministic	      off
	      OutPortSampleTime	      "1/fps"
	    }
	    Block {
	      BlockType		      RateTransition
	      Name		      "Rate Transition2"
	      SID		      "113"
	      Position		      [475, 264, 515, 306]
	      ZOrder		      -11
	      Deterministic	      off
	      OutPortSampleTime	      "1/fps"
	    }
	    Block {
	      BlockType		      RateTransition
	      Name		      "Rate Transition3"
	      SID		      "114"
	      Position		      [475, 349, 515, 391]
	      ZOrder		      -12
	      Deterministic	      off
	      OutPortSampleTime	      "1/fps"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Red Channel"
	      SID		      "115"
	      Ports		      [1, 1, 1]
	      Position		      [175, 175, 410, 225]
	      ZOrder		      -13
	      RequestExecContextInheritance off
	      System {
		Name			"Red Channel"
		Location		[303, 557, 1320, 1070]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "116"
		  Position		  [30, 143, 60, 157]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  SID			  "117"
		  Ports			  []
		  Position		  [290, 70, 310, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer"
		  SID			  "118"
		  Ports			  [1, 1]
		  Position		  [225, 125, 275, 175]
		  ZOrder		  -3
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "cols"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer1"
		  SID			  "119"
		  Ports			  [1, 1]
		  Position		  [430, 125, 480, 175]
		  ZOrder		  -4
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "rows"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  FrameConversion
		  Name			  "Frame Conversion1"
		  SID			  "120"
		  Ports			  [1, 1]
		  Position		  [730, 130, 785, 170]
		  ZOrder		  -5
		  OutFrame		  "Sample-based"
		}
		Block {
		  BlockType		  Concatenate
		  Name			  "Matrix\nConcatenate"
		  SID			  "121"
		  Ports			  [2, 1]
		  Position		  [645, 129, 700, 171]
		  ZOrder		  -6
		  Mode			  "Multidimensional array"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector"
		  SID			  "122"
		  Ports			  [1, 1]
		  Position		  [565, 101, 605, 139]
		  ZOrder		  -7
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "22:rows,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector1"
		  SID			  "123"
		  Ports			  [1, 1]
		  Position		  [565, 171, 605, 209]
		  ZOrder		  -8
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "1:21,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Transpose"
		  SID			  "124"
		  Ports			  [1, 1]
		  Position		  [330, 130, 385, 170]
		  ZOrder		  -9
		  SourceBlock		  "dspmtrx3/Transpose"
		  SourceType		  "Transpose"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  Hermitian		  off
		  overflowFlag		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "125"
		  Position		  [845, 143, 875, 157]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Buffer"
		  SrcPort		  1
		  DstBlock		  "Transpose"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Buffer"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Transpose"
		  SrcPort		  1
		  DstBlock		  "Buffer1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Frame Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Matrix\nConcatenate"
		  SrcPort		  1
		  DstBlock		  "Frame Conversion1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Selector"
		  SrcPort		  1
		  Points		  [10, 0; 0, 20]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Selector1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Buffer1"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 40]
		    DstBlock		    "Selector1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [0, -30]
		    DstBlock		    "Selector"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Red Channel1"
	      SID		      "126"
	      Ports		      [1, 1, 1]
	      Position		      [175, 260, 410, 310]
	      ZOrder		      -14
	      RequestExecContextInheritance off
	      System {
		Name			"Red Channel1"
		Location		[303, 557, 1320, 1070]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "127"
		  Position		  [30, 143, 60, 157]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  SID			  "128"
		  Ports			  []
		  Position		  [290, 70, 310, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer"
		  SID			  "129"
		  Ports			  [1, 1]
		  Position		  [225, 125, 275, 175]
		  ZOrder		  -3
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "cols"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer1"
		  SID			  "130"
		  Ports			  [1, 1]
		  Position		  [430, 125, 480, 175]
		  ZOrder		  -4
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "rows"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  FrameConversion
		  Name			  "Frame Conversion1"
		  SID			  "131"
		  Ports			  [1, 1]
		  Position		  [730, 130, 785, 170]
		  ZOrder		  -5
		  OutFrame		  "Sample-based"
		}
		Block {
		  BlockType		  Concatenate
		  Name			  "Matrix\nConcatenate"
		  SID			  "132"
		  Ports			  [2, 1]
		  Position		  [645, 129, 700, 171]
		  ZOrder		  -6
		  Mode			  "Multidimensional array"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector"
		  SID			  "133"
		  Ports			  [1, 1]
		  Position		  [565, 101, 605, 139]
		  ZOrder		  -7
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "22:rows,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector1"
		  SID			  "134"
		  Ports			  [1, 1]
		  Position		  [565, 171, 605, 209]
		  ZOrder		  -8
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "1:21,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Transpose"
		  SID			  "135"
		  Ports			  [1, 1]
		  Position		  [330, 130, 385, 170]
		  ZOrder		  -9
		  SourceBlock		  "dspmtrx3/Transpose"
		  SourceType		  "Transpose"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  Hermitian		  off
		  overflowFlag		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "136"
		  Position		  [845, 143, 875, 157]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Buffer1"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, -30]
		    DstBlock		    "Selector"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    3
		    Points		    [0, 40]
		    DstBlock		    "Selector1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Selector1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  2
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Selector"
		  SrcPort		  1
		  Points		  [10, 0; 0, 20]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Matrix\nConcatenate"
		  SrcPort		  1
		  DstBlock		  "Frame Conversion1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Frame Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Transpose"
		  SrcPort		  1
		  DstBlock		  "Buffer1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Buffer"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Buffer"
		  SrcPort		  1
		  DstBlock		  "Transpose"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Red Channel2"
	      SID		      "137"
	      Ports		      [1, 1, 1]
	      Position		      [175, 345, 410, 395]
	      ZOrder		      -15
	      RequestExecContextInheritance off
	      System {
		Name			"Red Channel2"
		Location		[303, 557, 1320, 1070]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "138"
		  Position		  [30, 143, 60, 157]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  SID			  "139"
		  Ports			  []
		  Position		  [290, 70, 310, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer"
		  SID			  "140"
		  Ports			  [1, 1]
		  Position		  [225, 125, 275, 175]
		  ZOrder		  -3
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "cols"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Buffer1"
		  SID			  "141"
		  Ports			  [1, 1]
		  Position		  [430, 125, 480, 175]
		  ZOrder		  -4
		  SourceBlock		  "dspbuff3/Buffer"
		  SourceType		  "Buffer"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  N			  "rows"
		  V			  "0"
		  ic			  "0"
		}
		Block {
		  BlockType		  FrameConversion
		  Name			  "Frame Conversion1"
		  SID			  "142"
		  Ports			  [1, 1]
		  Position		  [730, 130, 785, 170]
		  ZOrder		  -5
		  OutFrame		  "Sample-based"
		}
		Block {
		  BlockType		  Concatenate
		  Name			  "Matrix\nConcatenate"
		  SID			  "143"
		  Ports			  [2, 1]
		  Position		  [645, 129, 700, 171]
		  ZOrder		  -6
		  Mode			  "Multidimensional array"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector"
		  SID			  "144"
		  Ports			  [1, 1]
		  Position		  [565, 101, 605, 139]
		  ZOrder		  -7
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "22:rows,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector1"
		  SID			  "145"
		  Ports			  [1, 1]
		  Position		  [565, 171, 605, 209]
		  ZOrder		  -8
		  NumberOfDimensions	  "2"
		  InputPortWidth	  "3"
		  IndexOptions		  "Index vector (dialog),Select all"
		  Indices		  "1:21,1"
		  OutputSizes		  "1,1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Transpose"
		  SID			  "146"
		  Ports			  [1, 1]
		  Position		  [330, 130, 385, 170]
		  ZOrder		  -9
		  SourceBlock		  "dspmtrx3/Transpose"
		  SourceType		  "Transpose"
		  SourceProductName	  "DSP System Toolbox"
		  SourceProductBaseCode	  "DS"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  Hermitian		  off
		  overflowFlag		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "147"
		  Position		  [845, 143, 875, 157]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Buffer"
		  SrcPort		  1
		  DstBlock		  "Transpose"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Buffer"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Transpose"
		  SrcPort		  1
		  DstBlock		  "Buffer1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Frame Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Matrix\nConcatenate"
		  SrcPort		  1
		  DstBlock		  "Frame Conversion1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Selector"
		  SrcPort		  1
		  Points		  [10, 0; 0, 20]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Selector1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Buffer1"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 40]
		    DstBlock		    "Selector1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [0, -30]
		    DstBlock		    "Selector"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "148"
	      Position		      [120, 470, 140, 490]
	      ZOrder		      -16
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v_out"
	      SID		      "149"
	      Position		      [715, 278, 745, 292]
	      ZOrder		      -17
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "de"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Matrix\nConcatenate"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "r"
	      SrcPort		      1
	      DstBlock		      "Red Channel"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "g"
	      SrcPort		      1
	      DstBlock		      "Red Channel1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Red Channel2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Red Channel"
	      SrcPort		      1
	      DstBlock		      "Rate Transition1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Red Channel1"
	      SrcPort		      1
	      DstBlock		      "Rate Transition2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Red Channel2"
	      SrcPort		      1
	      DstBlock		      "Rate Transition3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "vsync"
	      SrcPort		      1
	      Points		      [20, 0; 0, 15]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "hsync"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		ZOrder			12
		DstBlock		"Red Channel"
		DstPort			enable
	      }
	      Branch {
		ZOrder			13
		Points			[160, 0; 0, 160]
		Branch {
		  ZOrder		  14
		  Points		  [-160, 0]
		  DstBlock		  "Red Channel1"
		  DstPort		  enable
		}
		Branch {
		  ZOrder		  15
		  Points		  [0, 90]
		  DstBlock		  "Red Channel2"
		  DstPort		  enable
		}
	      }
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "Rate Transition1"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "Rate Transition2"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "Rate Transition3"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "v_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vsk_camera_vop"
	  SID			  "150"
	  Ports			  [3, 6]
	  Position		  [415, 56, 505, 279]
	  ZOrder		  -4
	  BackgroundColor	  "[0.937255, 0.878431, 0.760784]"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "vsk_camera_vop"
	    Location		    [8, 44, 1060, 867]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "vs_in"
	      SID		      "151"
	      Position		      [50, 253, 80, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "hs_in"
	      SID		      "152"
	      Position		      [50, 293, 80, 307]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      SID		      "153"
	      Position		      [50, 333, 80, 347]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      " System Generator"
	      SID		      "154"
	      Tag		      "genX"
	      Ports		      []
	      Position		      [502, 460, 553, 510]
	      ZOrder		      -4
	      ShowName		      off
	      AttributesFormatString  "System\\nGenerator"
	      UserDataPersistent      on
	      UserData		      "DataTag0"
	      SourceBlock	      "xbsIndex_r4/ System Generator"
	      SourceType	      "Xilinx System Generator Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      infoedit		      " System Generator"
	      xilinxfamily	      "virtex4"
	      part		      "xc4vsx35"
	      speed		      "-10"
	      package		      "ff668"
	      synthesis_tool	      "XST"
	      directory		      "./netlist"
	      testbench		      off
	      simulink_period	      "(1/fps)/ (rows*(cols+2*blk))"
	      sysclk_period	      "10"
	      incr_netlist	      off
	      trim_vbits	      "Everywhere in SubSystem"
	      dbl_ovrd		      "According to Block Masks"
	      core_generation	      "According to Block Masks"
	      run_coregen	      off
	      deprecated_control      off
	      eval_field	      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sysgen"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 "
	      "0.86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45"
	      " 37 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Black Box"
	      SID		      "155"
	      Ports		      []
	      Position		      [895, 462, 950, 518]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Black Box"
	      SourceType	      "Xilinx Black Box Block"
	      infoedit		      " Incorporates black box HDL and simulation model into a System Generator design.<P><P>You must"
	      " supply a Black Box with certain information about the HDL component you would like to bring into System Genera"
	      "tor. This information is provided through a Matlab function.<P><P>When \"Simulation mode\" is set to \"Inactive"
	      "\", you will typically want to provide a separate simulation model by using a Simulation Multiplexer.<P>When \""
	      "Simulation mode\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	      sim_method	      "Inactive"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "blackbox2"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,56,0,0,white,blue,0,75ccfc7e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50"
	      " 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "156"
	      Ports		      [0, 1]
	      Position		      [325, 367, 345, 393]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 2"
	      "3 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf(''"
	      ",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "157"
	      Ports		      [1, 1]
	      Position		      [230, 327, 260, 353]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "158"
	      Ports		      [1, 1]
	      Position		      [900, 252, 930, 278]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "159"
	      Ports		      [1, 1]
	      Position		      [230, 287, 260, 313]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "160"
	      Ports		      [1, 1]
	      Position		      [230, 247, 260, 273]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      "161"
	      Ports		      [1, 1]
	      Position		      [900, 292, 930, 318]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "162"
	      Ports		      [1, 1]
	      Position		      [900, 332, 930, 358]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "163"
	      Ports		      [1, 1]
	      Position		      [900, 192, 930, 218]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      SID		      "164"
	      Ports		      [1, 1]
	      Position		      [900, 102, 930, 128]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      SID		      "165"
	      Ports		      [1, 1]
	      Position		      [900, 147, 930, 173]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,294"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator_2"
	      SID		      "166"
	      Position		      [855, 380, 865, 390]
	      ZOrder		      -16
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bayer"
	      SID		      "167"
	      Ports		      [6, 6]
	      Position		      [605, 164, 685, 406]
	      ZOrder		      -17
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"bayer"
		Location		[8, 44, 1316, 1058]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "vs"
		  SID			  "168"
		  Position		  [50, 483, 80, 497]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hs"
		  SID			  "169"
		  Position		  [50, 528, 80, 542]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  SID			  "170"
		  Position		  [35, 33, 65, 47]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    Name		    "y_cnt"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  SID			  "171"
		  Position		  [35, 63, 65, 77]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "vid_in"
		  SID			  "172"
		  Position		  [35, 98, 65, 112]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "e"
		  SID			  "173"
		  Position		  [50, 448, 80, 462]
		  ZOrder		  -6
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "174"
		  Ports			  [2, 1]
		  Position		  [685, 77, 735, 128]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  SID			  "175"
		  Ports			  [2, 1]
		  Position		  [680, 327, 730, 378]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "vavg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  SID			  "176"
		  Ports			  [2, 1]
		  Position		  [865, 307, 915, 358]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "davg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub5"
		  SID			  "177"
		  Ports			  [2, 1]
		  Position		  [680, 252, 730, 303]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub6"
		  SID			  "178"
		  Ports			  [2, 1]
		  Position		  [685, 157, 735, 208]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "havg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub7"
		  SID			  "179"
		  Ports			  [2, 1]
		  Position		  [865, 77, 915, 128]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "davg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "BitBasher"
		  SID			  "180"
		  Ports			  [1, 1]
		  Position		  [185, 92, 225, 118]
		  ZOrder		  -13
		  SourceBlock		  "xbsIndex_r4/BitBasher"
		  SourceType		  "Xilinx BitBasher Block"
		  infoedit		  "Allows extraction, concatenation and augmentation of bits"
		  bitexpr		  "<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: p"
		  "re-wrap; }\n</style></head><body style=\" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:400; font-st"
		  "yle:normal;\">\n<p style=\" margin-top:12px; margin-bottom:12px; margin-left:0px; margin-right:0px; -qt-block-inde"
		  "nt:0; text-indent:0px; font-family:'MS Shell Dlg'; font-size:8pt;\">pad={in,2'b00}</p></body></html>"
		  display_expr		  off
		  sr_1			  "1"
		  arith_type1		  "Unsigned"
		  bin_pt1		  "0"
		  sr_2			  "2"
		  arith_type2		  "Unsigned"
		  bin_pt2		  "0"
		  sr_3			  "3"
		  arith_type3		  "Unsigned"
		  bin_pt3		  "0"
		  sr_4			  "4"
		  arith_type4		  "Unsigned"
		  bin_pt4		  "0"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,352"
		  block_type		  "bitbasher"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "40,26,1,1,white,blue,0,dbc8175c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([13 9 15 9 13 20 22 24 31 25 19 15 21 15 19 25 31 24 22 20 13 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 "
		  "9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
		  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'in');\ncolor('black');port_label('ou"
		  "tput',1,'pad');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "181"
		  Ports			  [2, 1]
		  Position		  [230, 21, 270, 59]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "40,38,2,1,white,blue,0,59d62d82"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "182"
		  Ports			  [2, 1]
		  Position		  [485, 109, 515, 136]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay10"
		  SID			  "183"
		  Ports			  [2, 1]
		  Position		  [490, 189, 520, 216]
		  ZOrder		  -16
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay11"
		  SID			  "184"
		  Ports			  [2, 1]
		  Position		  [490, 284, 520, 311]
		  ZOrder		  -17
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay12"
		  SID			  "185"
		  Ports			  [2, 1]
		  Position		  [590, 109, 620, 136]
		  ZOrder		  -18
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay13"
		  SID			  "186"
		  Ports			  [2, 1]
		  Position		  [590, 189, 620, 216]
		  ZOrder		  -19
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay14"
		  SID			  "187"
		  Ports			  [2, 1]
		  Position		  [590, 284, 620, 311]
		  ZOrder		  -20
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay15"
		  SID			  "188"
		  Ports			  [2, 1]
		  Position		  [310, 39, 340, 66]
		  ZOrder		  -21
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay17"
		  SID			  "189"
		  Ports			  [2, 1]
		  Position		  [950, 94, 980, 121]
		  ZOrder		  -22
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay19"
		  SID			  "190"
		  Ports			  [2, 1]
		  Position		  [955, 219, 985, 246]
		  ZOrder		  -23
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  "191"
		  Ports			  [1, 1]
		  Position		  [1330, 107, 1360, 133]
		  ZOrder		  -24
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay20"
		  SID			  "192"
		  Ports			  [2, 1]
		  Position		  [955, 324, 985, 351]
		  ZOrder		  -25
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  SID			  "193"
		  Ports			  [1, 1]
		  Position		  [1330, 202, 1360, 228]
		  ZOrder		  -26
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  SID			  "194"
		  Ports			  [1, 1]
		  Position		  [1330, 302, 1360, 328]
		  ZOrder		  -27
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  SID			  "195"
		  Ports			  [2, 1]
		  Position		  [955, 174, 985, 201]
		  ZOrder		  -28
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay6"
		  SID			  "196"
		  Ports			  [2, 1]
		  Position		  [955, 269, 985, 296]
		  ZOrder		  -29
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay7"
		  SID			  "197"
		  Ports			  [2, 1]
		  Position		  [400, 102, 425, 133]
		  ZOrder		  -30
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "2"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,31,2,1,white,blue,0,301e54e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16 11 7 12 6"
		  " 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
		  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-2}','t"
		  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "d0"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  SID			  "198"
		  Ports			  [2, 1]
		  Position		  [400, 184, 425, 211]
		  ZOrder		  -31
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,27,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4"
		  " 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "d1"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay9"
		  SID			  "199"
		  Ports			  [2, 1]
		  Position		  [320, 99, 350, 126]
		  ZOrder		  -32
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "2"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,301e54e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);"
		  "\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-2}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  SID			  "200"
		  Ports			  [2, 1]
		  Position		  [1035, 513, 1060, 542]
		  ZOrder		  -33
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,29,2,1,white,blue,0,087b5522"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 "
		  "8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "hs_new"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  SID			  "201"
		  Ports			  [3, 1]
		  Position		  [1120, 182, 1145, 248]
		  ZOrder		  -34
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,66,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  SID			  "202"
		  Ports			  [5, 1]
		  Position		  [1120, 281, 1145, 349]
		  ZOrder		  -35
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,68,5,1,white,blue,3,27e96ab5"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port"
		  "_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux4"
		  SID			  "203"
		  Ports			  [5, 1]
		  Position		  [1120, 96, 1145, 164]
		  ZOrder		  -36
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,306"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,68,5,1,white,blue,3,27e96ab5"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port"
		  "_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  SID			  "204"
		  Ports			  [1, 1]
		  Position		  [870, 173, 915, 197]
		  ZOrder		  -37
		  SourceBlock		  "xbsIndex_r4/Shift"
		  SourceType		  "Xilinx Binary Shift Operator Block"
		  infoedit		  "Hardware notes: In hardware this block costs nothing if full output precision is used."
		  shift_dir		  "Left"
		  shift_bits		  "1"
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,432,415"
		  block_type		  "shift"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,24,1,1,white,blue,0,2fc565b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode'"
		  ",'on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "havg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  SID			  "205"
		  Ports			  [1, 1]
		  Position		  [870, 268, 915, 292]
		  ZOrder		  -38
		  SourceBlock		  "xbsIndex_r4/Shift"
		  SourceType		  "Xilinx Binary Shift Operator Block"
		  infoedit		  "Hardware notes: In hardware this block costs nothing if full output precision is used."
		  shift_dir		  "Left"
		  shift_bits		  "1"
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,432,415"
		  block_type		  "shift"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,24,1,1,white,blue,0,2fc565b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez^{-0}','texmode'"
		  ",'on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "vavg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift2"
		  SID			  "206"
		  Ports			  [1, 1]
		  Position		  [870, 218, 915, 242]
		  ZOrder		  -39
		  SourceBlock		  "xbsIndex_r4/Shift"
		  SourceType		  "Xilinx Binary Shift Operator Block"
		  infoedit		  "Hardware notes: In hardware this block costs nothing if full output precision is used."
		  shift_dir		  "Left"
		  shift_bits		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,432,415"
		  block_type		  "shift"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,24,1,1,white,blue,0,b8ff1049"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 2}\\newlinez^{-0}','texmode'"
		  ",'on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "dir"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM"
		  SID			  "207"
		  Ports			  [4, 1]
		  Position		  [295, 171, 360, 224]
		  ZOrder		  -40
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "1024"
		  initVector		  "0"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read Before Write"
		  rst			  off
		  init_reg		  "0"
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  use_rpm		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "226,240,432,397"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,53,4,1,white,blue,0,2e4df7f6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);"
		  "\npatch([19 10 22 10 19 33 37 41 56 44 33 25 37 25 33 44 56 41 37 33 19 ],[6 15 27 39 48 48 44 48 48 36 47 39 27 1"
		  "5 7 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphi"
		  "cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_"
		  "label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');port_label('input',4,'en');\n"
		  "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM1"
		  SID			  "208"
		  Ports			  [4, 1]
		  Position		  [295, 266, 360, 319]
		  ZOrder		  -41
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "1024"
		  initVector		  "0"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read Before Write"
		  rst			  off
		  init_reg		  "0"
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  use_rpm		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,53,4,1,white,blue,0,2e4df7f6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);"
		  "\npatch([19 10 22 10 19 33 37 41 56 44 33 25 37 25 33 44 56 41 37 33 19 ],[6 15 27 39 48 48 44 48 48 36 47 39 27 1"
		  "5 7 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphi"
		  "cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_"
		  "label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');port_label('input',4,'en');\n"
		  "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "d3"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "209"
		  Ports			  [1, 1]
		  Position		  [175, 22, 200, 38]
		  ZOrder		  -42
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "210"
		  Ports			  [1, 1]
		  Position		  [1000, 97, 1025, 113]
		  ZOrder		  -43
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "davg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  SID			  "211"
		  Ports			  [1, 1]
		  Position		  [195, 167, 220, 183]
		  ZOrder		  -44
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  SID			  "212"
		  Ports			  [1, 1]
		  Position		  [195, 267, 220, 283]
		  ZOrder		  -45
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "213"
		  Ports			  [1, 1]
		  Position		  [1000, 177, 1025, 193]
		  ZOrder		  -46
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "havg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "214"
		  Ports			  [1, 1]
		  Position		  [1005, 227, 1030, 243]
		  ZOrder		  -47
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "dir"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "215"
		  Ports			  [1, 1]
		  Position		  [1005, 272, 1030, 288]
		  ZOrder		  -48
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "vavg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "216"
		  Ports			  [1, 1]
		  Position		  [1000, 332, 1025, 348]
		  ZOrder		  -49
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "10"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		  Port {
		    PortNumber		    1
		    Name		    "xavg"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "217"
		  Ports			  [1, 1]
		  Position		  [150, 47, 175, 63]
		  ZOrder		  -50
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,433"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "218"
		  Ports			  [1, 1]
		  Position		  [1240, 117, 1265, 133]
		  ZOrder		  -51
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "219"
		  Ports			  [1, 1]
		  Position		  [1240, 207, 1265, 223]
		  ZOrder		  -52
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "220"
		  Ports			  [1, 1]
		  Position		  [1240, 302, 1265, 318]
		  ZOrder		  -53
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Subsystem"
		  SID			  "221"
		  Ports			  [1, 3]
		  Position		  [410, 33, 450, 97]
		  ZOrder		  -54
		  RequestExecContextInheritance	off
		  System {
		    Name		    "Subsystem"
		    Location		    [505, 44, 1150, 737]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "pos"
		    SID			    "222"
		    Position		    [25, 83, 55, 97]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux7"
		    SID			    "223"
		    Ports		    [5, 1]
		    Position		    [400, 95, 425, 205]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "4"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,110,5,1,white,blue,3,27e96ab5"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','t"
		    "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux8"
		    SID			    "224"
		    Ports		    [5, 1]
		    Position		    [400, 230, 425, 340]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "4"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,110,5,1,white,blue,3,27e96ab5"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','t"
		    "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux9"
		    SID			    "225"
		    Ports		    [5, 1]
		    Position		    [395, 380, 420, 490]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "4"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,110,5,1,white,blue,3,27e96ab5"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','t"
		    "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    SID			    "226"
		    Ports		    [1, 1]
		    Position		    [285, 317, 310, 333]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "14"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    SID			    "227"
		    Ports		    [1, 1]
		    Position		    [285, 467, 310, 483]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "6"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    SID			    "228"
		    Ports		    [1, 1]
		    Position		    [315, 447, 340, 463]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "4"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    SID			    "229"
		    Ports		    [1, 1]
		    Position		    [285, 427, 310, 443]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "2"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    SID			    "230"
		    Ports		    [1, 1]
		    Position		    [315, 407, 340, 423]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice17"
		    SID			    "231"
		    Ports		    [1, 1]
		    Position		    [490, 277, 515, 293]
		    ZOrder		    -10
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "1"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    SID			    "232"
		    Ports		    [1, 1]
		    Position		    [320, 162, 345, 178]
		    ZOrder		    -11
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "20"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    SID			    "233"
		    Ports		    [1, 1]
		    Position		    [290, 142, 315, 158]
		    ZOrder		    -12
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "18"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    SID			    "234"
		    Ports		    [1, 1]
		    Position		    [320, 122, 345, 138]
		    ZOrder		    -13
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "16"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    SID			    "235"
		    Ports		    [1, 1]
		    Position		    [290, 182, 315, 198]
		    ZOrder		    -14
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "22"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    SID			    "236"
		    Ports		    [1, 1]
		    Position		    [315, 297, 340, 313]
		    ZOrder		    -15
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "12"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    SID			    "237"
		    Ports		    [1, 1]
		    Position		    [285, 277, 310, 293]
		    ZOrder		    -16
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "10"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    SID			    "238"
		    Ports		    [1, 1]
		    Position		    [315, 257, 340, 273]
		    ZOrder		    -17
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "2"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "8"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "139,126,516,446"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,16,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bayer_ctrl"
		    SID			    "239"
		    Ports		    [0, 1]
		    Position		    [110, 137, 205, 163]
		    ZOrder		    -18
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "hex2dec('11B41E4');"
		    n_bits		    "32"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,414,344"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "95,26,0,1,white,blue,0,7fb64863"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([40 36 42 36 40 47 49 51 58 52 46 42 48 42 46 52 58 51 49 47 40 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 95 95 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'18563556');\nfprintf('"
		    "','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rsel"
		    SID			    "240"
		    Position		    [450, 143, 480, 157]
		    ZOrder		    -19
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "gsel"
		    SID			    "241"
		    Position		    [550, 278, 580, 292]
		    ZOrder		    -20
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bsel"
		    SID			    "242"
		    Position		    [445, 428, 475, 442]
		    ZOrder		    -21
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Mux9"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "bsel"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Slice17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "gsel"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Mux7"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "rsel"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "pos"
		    SrcPort		    1
		    Points		    [155, 0; 0, -10; 150, 0; 0, 30]
		    Branch {
		    ZOrder		    5
		    Points		    [0, 135]
		    Branch {
		    ZOrder		    6
		    DstBlock		    "Mux8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [0, 150]
		    DstBlock		    "Mux9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    8
		    DstBlock		    "Mux7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    DstBlock		    "Mux9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    DstBlock		    "Mux9"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    DstBlock		    "Mux9"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    DstBlock		    "Mux9"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "Mux8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    DstBlock		    "Mux8"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    DstBlock		    "Mux8"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    DstBlock		    "Mux8"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    DstBlock		    "Mux7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    DstBlock		    "Mux7"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "Mux7"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "Mux7"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "bayer_ctrl"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    ZOrder		    22
		    Points		    [0, -20]
		    Branch {
		    ZOrder		    23
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    24
		    Points		    [0, 20]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    25
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    26
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    27
		    Points		    [0, 75]
		    Branch {
		    ZOrder		    28
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    29
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    30
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    31
		    Points		    [0, 90]
		    Branch {
		    ZOrder		    32
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    33
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    34
		    Points		    [0, 20]
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    35
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    36
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    37
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    38
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    39
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    40
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    41
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    42
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    43
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    ZOrder		    44
		    SrcBlock		    "Mux8"
		    SrcPort		    1
		    DstBlock		    "Slice17"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "hsdelay"
		  SID			  "243"
		  Ports			  [2, 1]
		  Position		  [1125, 528, 1155, 557]
		  ZOrder		  -55
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "7"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,29,2,1,white,blue,0,f3cb102b"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-7}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "vsdelay"
		  SID			  "244"
		  Ports			  [1, 1]
		  Position		  [1125, 755, 1155, 785]
		  ZOrder		  -56
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  off
		  latency		  "7"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,4c76d8d2"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3"
		  " 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-7}','texmode','on');\nfprintf('','COMMENT: end icon "
		  "text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "vso"
		  SID			  "245"
		  Position		  [1385, 763, 1415, 777]
		  ZOrder		  -57
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "hso"
		  SID			  "246"
		  Position		  [1390, 538, 1420, 552]
		  ZOrder		  -58
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "red"
		  SID			  "247"
		  Position		  [1400, 113, 1430, 127]
		  ZOrder		  -59
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "grn"
		  SID			  "248"
		  Position		  [1395, 208, 1425, 222]
		  ZOrder		  -60
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "blu"
		  SID			  "249"
		  Position		  [1395, 308, 1425, 322]
		  ZOrder		  -61
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "eo"
		  SID			  "250"
		  Position		  [1390, 448, 1420, 462]
		  ZOrder		  -62
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  Name			  "hs_new"
		  ZOrder		  1
		  Labels		  [0, 0]
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "hsdelay"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "vs"
		  SrcPort		  1
		  Points		  [50, 0; 0, 280]
		  DstBlock		  "vsdelay"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "e"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, 95]
		    DstBlock		    "hsdelay"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    5
		    Points		    [60, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, -140]
		    Branch {
		    ZOrder		    7
		    DstBlock		    "Single Port RAM1"
		    DstPort		    4
		    }
		    Branch {
		    ZOrder		    8
		    Points		    [0, -10]
		    Branch {
		    ZOrder		    9
		    Points		    [0, -85]
		    Branch {
		    ZOrder		    10
		    Points		    [0, -15]
		    Branch {
		    ZOrder		    11
		    Points		    [0, -145]
		    DstBlock		    "Delay15"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    12
		    DstBlock		    "Single Port RAM"
		    DstPort		    3
		    }
		    }
		    Branch {
		    ZOrder		    13
		    DstBlock		    "Single Port RAM"
		    DstPort		    4
		    }
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [10, 0]
		    DstBlock		    "Single Port RAM1"
		    DstPort		    3
		    }
		    }
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [110, 0]
		    Branch {
		    ZOrder		    16
		    Points		    [90, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [0, -155]
		    Branch {
		    ZOrder		    18
		    Points		    [0, -95]
		    Branch {
		    ZOrder		    19
		    DstBlock		    "Delay10"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    DstBlock		    "Delay1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    21
		    DstBlock		    "Delay11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    22
		    Points		    [100, 0]
		    Branch {
		    ZOrder		    23
		    Points		    [360, 0]
		    Branch {
		    ZOrder		    24
		    Points		    [0, -110]
		    Branch {
		    ZOrder		    25
		    DstBlock		    "Delay20"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    26
		    Points		    [0, -55]
		    Branch {
		    ZOrder		    27
		    DstBlock		    "Delay6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    28
		    Points		    [0, -50]
		    Branch {
		    ZOrder		    29
		    DstBlock		    "Delay19"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    30
		    Points		    [0, -45]
		    Branch {
		    ZOrder		    31
		    DstBlock		    "Delay5"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    32
		    Points		    [0, -80]
		    DstBlock		    "Delay17"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    ZOrder		    33
		    DstBlock		    "eo"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    34
		    Points		    [0, -150]
		    Branch {
		    ZOrder		    35
		    Points		    [0, -100]
		    Branch {
		    ZOrder		    36
		    Points		    [5, 0]
		    DstBlock		    "Delay13"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    37
		    Points		    [0, -75]
		    DstBlock		    "Delay12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    38
		    DstBlock		    "Delay14"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Branch {
		    ZOrder		    39
		    Points		    [0, -255]
		    Branch {
		    ZOrder		    40
		    Points		    [0, -45]
		    Branch {
		    ZOrder		    41
		    Points		    [0, -30]
		    DstBlock		    "Delay7"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    42
		    Points		    [-75, 0]
		    DstBlock		    "Delay9"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    43
		    DstBlock		    "Delay8"
		    DstPort		    2
		    }
		    }
		    }
		  }
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "hs"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    ZOrder		    45
		    Points		    [0, -15]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    46
		    Labels		    [0, 0]
		    Points		    [0, 205; 865, 0]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [20, 0; 0, 5]
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [20, 0; 0, -5]
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "vid_in"
		  SrcPort		  1
		  DstBlock		  "BitBasher"
		  DstPort		  1
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "BitBasher"
		  SrcPort		  1
		  DstBlock		  "Delay9"
		  DstPort		  1
		}
		Line {
		  Name			  "vavg"
		  ZOrder		  52
		  Labels		  [0, 0]
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    ZOrder		    53
		    Points		    [0, 50]
		    DstBlock		    "Mux3"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    54
		    Points		    [0, -135]
		    DstBlock		    "Mux4"
		    DstPort		    4
		  }
		}
		Line {
		  Name			  "havg"
		  ZOrder		  55
		  Labels		  [0, 0]
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    ZOrder		    56
		    Points		    [0, 130]
		    DstBlock		    "Mux3"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    57
		    Points		    [0, -55]
		    DstBlock		    "Mux4"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "davg"
		  ZOrder		  58
		  Labels		  [0, 0]
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [35, 0; 0, 55]
		  Branch {
		    ZOrder		    59
		    Points		    [0, 185]
		    DstBlock		    "Mux3"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    60
		    DstBlock		    "Mux4"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  61
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "Delay15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  62
		  SrcBlock		  "Delay15"
		  SrcPort		  1
		  Points		  [50, 0]
		  DstBlock		  "Subsystem"
		  DstPort		  1
		}
		Line {
		  ZOrder		  63
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  ZOrder		  64
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  Name			  "xavg"
		  ZOrder		  65
		  Labels		  [0, 0]
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [25, 0; 0, -85; 50, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  Name			  "dir"
		  ZOrder		  66
		  Labels		  [0, 0]
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, -10]
		  Branch {
		    ZOrder		    67
		    Points		    [0, -10; 10, 0; 0, 85]
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    68
		    Points		    [10, 0; 0, -10]
		    Branch {
		    ZOrder		    69
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    70
		    Points		    [0, -100]
		    DstBlock		    "Mux4"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "d1"
		  ZOrder		  71
		  Labels		  [0, 0]
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [0, -5; 15, 0]
		  Branch {
		    ZOrder		    72
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "AddSub6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    73
		    DstBlock		    "Delay10"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "d0"
		  ZOrder		  74
		  Labels		  [0, 0]
		  SrcBlock		  "Delay7"
		  SrcPort		  1
		  Points		  [0, -5; 35, 0]
		  Branch {
		    ZOrder		    75
		    Points		    [0, -25]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    76
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  77
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [75, 0]
		  Branch {
		    ZOrder		    78
		    Points		    [0, -15]
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    79
		    Points		    [0, 110; 35, 0]
		    Branch {
		    ZOrder		    80
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    81
		    Points		    [-35, 0; 0, 95]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  Name			  "dir"
		  ZOrder		  82
		  Labels		  [0, 0]
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Delay19"
		  DstPort		  1
		}
		Line {
		  Name			  "vavg"
		  ZOrder		  83
		  Labels		  [0, 0]
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Line {
		  Name			  "havg"
		  ZOrder		  84
		  Labels		  [0, 0]
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  85
		  SrcBlock		  "Delay20"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
		Line {
		  Name			  "davg"
		  ZOrder		  86
		  Labels		  [2, 0]
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Delay20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  87
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  88
		  SrcBlock		  "Delay19"
		  SrcPort		  1
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  89
		  SrcBlock		  "Delay6"
		  SrcPort		  1
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
		Line {
		  Name			  "vavg"
		  ZOrder		  90
		  Labels		  [0, 0]
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    ZOrder		    91
		    Points		    [0, -75]
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    92
		    Points		    [20, 0]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  93
		  SrcBlock		  "Subsystem"
		  SrcPort		  2
		  Points		  [635, 0; 0, 125]
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  94
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Single Port RAM1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  95
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  1
		}
		Line {
		  ZOrder		  96
		  SrcBlock		  "Subsystem"
		  SrcPort		  1
		  Points		  [630, 0; 0, 55]
		  DstBlock		  "Mux4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  97
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "blu"
		  DstPort		  1
		}
		Line {
		  ZOrder		  98
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "grn"
		  DstPort		  1
		}
		Line {
		  ZOrder		  99
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "red"
		  DstPort		  1
		}
		Line {
		  ZOrder		  100
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [55, 0; 0, -5]
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  101
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "Slice8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  102
		  SrcBlock		  "Mux4"
		  SrcPort		  1
		  Points		  [35, 0; 0, -5]
		  DstBlock		  "Slice7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  103
		  SrcBlock		  "Subsystem"
		  SrcPort		  3
		  Points		  [640, 0; 0, 200]
		  DstBlock		  "Mux3"
		  DstPort		  1
		}
		Line {
		  Name			  "y_cnt"
		  ZOrder		  104
		  Labels		  [0, 0]
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [15, 0; 0, -10]
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  Name			  "havg"
		  ZOrder		  105
		  Labels		  [0, 0]
		  SrcBlock		  "AddSub6"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    ZOrder		    106
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    107
		    Points		    [0, 135]
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  108
		  SrcBlock		  "Delay17"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  Name			  "davg"
		  ZOrder		  109
		  Labels		  [0, 1]
		  SrcBlock		  "AddSub7"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Delay17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  110
		  SrcBlock		  "AddSub5"
		  SrcPort		  1
		  Points		  [80, 0; 0, -165]
		  DstBlock		  "AddSub7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  111
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -15]
		  DstBlock		  "AddSub7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  112
		  SrcBlock		  "Delay13"
		  SrcPort		  1
		  DstBlock		  "AddSub6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  113
		  SrcBlock		  "Delay14"
		  SrcPort		  1
		  DstBlock		  "AddSub5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  114
		  SrcBlock		  "Delay12"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  115
		  SrcBlock		  "Delay11"
		  SrcPort		  1
		  Points		  [30, -10]
		  Branch {
		    ZOrder		    116
		    Points		    [0, 75]
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    117
		    DstBlock		    "Delay14"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  118
		  SrcBlock		  "Delay10"
		  SrcPort		  1
		  Points		  [20, -10]
		  Branch {
		    ZOrder		    119
		    Points		    [0, 35]
		    DstBlock		    "Shift2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    120
		    DstBlock		    "Delay13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  121
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [40, -10]
		  Branch {
		    ZOrder		    122
		    Points		    [0, 225]
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    123
		    DstBlock		    "Delay12"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "d3"
		  ZOrder		  124
		  Labels		  [0, 0]
		  SrcBlock		  "Single Port RAM1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5; 65, 0]
		  Branch {
		    ZOrder		    125
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "AddSub5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    126
		    DstBlock		    "Delay11"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  127
		  SrcBlock		  "Delay9"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    ZOrder		    128
		    Points		    [10, 0]
		    DstBlock		    "Delay7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    129
		    Points		    [-15, 0; 0, 30; -105, 0; 0, 45]
		    DstBlock		    "Single Port RAM"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  130
		  SrcBlock		  "Single Port RAM"
		  SrcPort		  1
		  Points		  [0, -5; 10, 0]
		  Branch {
		    ZOrder		    131
		    Points		    [0, 40; -125, 0; 0, 50]
		    DstBlock		    "Single Port RAM1"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    132
		    Points		    [0, -5]
		    DstBlock		    "Delay8"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  133
		  SrcBlock		  "hsdelay"
		  SrcPort		  1
		  DstBlock		  "hso"
		  DstPort		  1
		}
		Line {
		  ZOrder		  134
		  SrcBlock		  "vsdelay"
		  SrcPort		  1
		  DstBlock		  "vso"
		  DstPort		  1
		}
		Annotation {
		  SID			  "251"
		  Name			  "Gate HS with VS to keep \nrest of system from \nprocessing during blanking"
		  Position		  [967, 473, 1087, 505]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
		Annotation {
		  SID			  "252"
		  Name			  "vavg"
		  Position		  [786, 624, 809, 636]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "blue_o"
	      SID		      "253"
	      Ports		      [1, 1]
	      Position		      [985, 334, 1040, 356]
	      ZOrder		      -18
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,384"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "brightness_contrast"
	      SID		      "254"
	      Ports		      [4, 4]
	      Position		      [375, 239, 450, 401]
	      ZOrder		      -19
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"brightness_contrast"
		Location		[16, 44, 1068, 884]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "vs"
		  SID			  "255"
		  Position		  [45, 78, 75, 92]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hs"
		  SID			  "256"
		  Position		  [45, 33, 75, 47]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "v_in"
		  SID			  "257"
		  Position		  [45, 323, 75, 337]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "258"
		  Position		  [45, 128, 75, 142]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  SID			  "259"
		  Ports			  [2, 1]
		  Position		  [315, 317, 365, 368]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  pipelined		  off
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,306"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "260"
		  Ports			  [1, 1]
		  Position		  [620, 345, 665, 375]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "449,54,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "261"
		  Ports			  [1, 1]
		  Position		  [145, 172, 165, 188]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "20,16,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "262"
		  Ports			  [1, 1]
		  Position		  [470, 277, 505, 303]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,26,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "263"
		  Ports			  [1, 1]
		  Position		  [105, 168, 125, 192]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "20,24,1,1,white,blue,0,1ab4a85f"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "264"
		  Ports			  [2, 1]
		  Position		  [465, 332, 515, 383]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated multi"
		  "plier you must select 'Pipeline to Greatest Extent Possible'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,435,531"
		  block_type		  "mult"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,9c0d74db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-"
		  "3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "265"
		  Ports			  [3, 1]
		  Position		  [400, 262, 425, 358]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,96,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  SID			  "266"
		  Ports			  [3, 1]
		  Position		  [550, 282, 575, 378]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,96,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "267"
		  Ports			  [2, 1]
		  Position		  [155, 243, 190, 287]
		  ZOrder		  -13
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,44,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "268"
		  Ports			  [2, 1]
		  Position		  [160, 418, 195, 462]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,44,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "269"
		  Ports			  [2, 1]
		  Position		  [160, 558, 195, 602]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,44,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "270"
		  Ports			  [1, 1]
		  Position		  [230, 270, 260, 290]
		  ZOrder		  -16
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "271"
		  Ports			  [1, 1]
		  Position		  [230, 225, 260, 245]
		  ZOrder		  -17
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bc_ctrl"
		  SID			  "272"
		  Ports			  [0, 1]
		  Position		  [35, 242, 90, 268]
		  ZOrder		  -18
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "0"
		  n_bits		  "9"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,c7c04a0c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "brightness"
		  SID			  "273"
		  Ports			  [0, 1]
		  Position		  [35, 417, 90, 443]
		  ZOrder		  -19
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "0"
		  n_bits		  "9"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,c7c04a0c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "contrast"
		  SID			  "274"
		  Ports			  [0, 1]
		  Position		  [35, 557, 90, 583]
		  ZOrder		  -20
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "8"
		  n_bits		  "7"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,56172e47"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "hsdelay"
		  SID			  "275"
		  Ports			  [2, 1]
		  Position		  [410, 33, 440, 62]
		  ZOrder		  -21
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,29,2,1,white,blue,0,a4288dd8"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-3}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "vsdelay"
		  SID			  "276"
		  Ports			  [2, 1]
		  Position		  [410, 78, 440, 107]
		  ZOrder		  -22
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,29,2,1,white,blue,0,a4288dd8"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-3}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "vso"
		  SID			  "277"
		  Position		  [660, 88, 690, 102]
		  ZOrder		  -23
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "hso"
		  SID			  "278"
		  Position		  [660, 43, 690, 57]
		  ZOrder		  -24
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "v_out"
		  SID			  "279"
		  Position		  [715, 353, 745, 367]
		  ZOrder		  -25
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "eno"
		  SID			  "280"
		  Position		  [660, 128, 690, 142]
		  ZOrder		  -26
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "hs"
		  SrcPort		  1
		  DstBlock		  "hsdelay"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55; -45, 0; 0, 40]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 175]
		    Branch {
		    ZOrder		    4
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    5
		    Points		    [0, 140]
		    DstBlock		    "Register2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    ZOrder		    6
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [250, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [50, 0; 0, -85]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "contrast"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "brightness"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [0, -30]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [0, 15]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "bc_ctrl"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [10, 0; 0, 40]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [270, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 30]
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    ZOrder		    22
		    Points		    [0, -20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 35]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [265, 0]
		  Branch {
		    ZOrder		    26
		    Points		    [0, -35]
		    Branch {
		    ZOrder		    27
		    DstBlock		    "vsdelay"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    28
		    Points		    [0, -45]
		    DstBlock		    "hsdelay"
		    DstPort		    2
		    }
		  }
		  Branch {
		    ZOrder		    29
		    DstBlock		    "eno"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "vs"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    ZOrder		    31
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    32
		    DstBlock		    "vsdelay"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "v_in"
		  SrcPort		  1
		  Points		  [200, 0]
		  Branch {
		    ZOrder		    34
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    35
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "v_out"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "hsdelay"
		  SrcPort		  1
		  DstBlock		  "hso"
		  DstPort		  1
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "vsdelay"
		  SrcPort		  1
		  DstBlock		  "vso"
		  DstPort		  1
		}
		Annotation {
		  SID			  "281"
		  Name			  "Only enable new settings \nduring vertical blanking"
		  Position		  [206, 156, 322, 178]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
		Annotation {
		  SID			  "282"
		  Name			  "bc_cntl\nbit 0: 0 - brightness disabled (bypass)\n1 - brightness enabled (default)\nbit 1: 0 - contrast "
		  "disabled (bypass)\n1 - contrast enabled (default)"
		  Position		  [490, 436, 657, 488]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -2
		}
		Annotation {
		  SID			  "283"
		  Name			  "Contrast\n0-1.99 in steps of 1/128"
		  Position		  [13, 517, 119, 539]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -3
		}
		Annotation {
		  SID			  "284"
		  Name			  "Brightness\n+/-255"
		  Position		  [40, 371, 89, 393]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -4
		}
		Annotation {
		  SID			  "285"
		  Name			  "3"
		  Position		  [498, 141, 505, 153]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -5
		}
		Annotation {
		  SID			  "286"
		  Name			  "3"
		  Position		  [491, 113, 498, 125]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -6
		}
		Annotation {
		  SID			  "287"
		  Name			  "3"
		  Position		  [494, 57, 501, 69]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -7
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "color_balance"
	      SID		      "288"
	      Ports		      [6, 6]
	      Position		      [725, 166, 805, 404]
	      ZOrder		      -20
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"color_balance"
		Location		[517, 44, 1168, 934]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "vs"
		  SID			  "289"
		  Position		  [65, 53, 95, 67]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "hs"
		  SID			  "290"
		  Position		  [70, 118, 100, 132]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "r"
		  SID			  "291"
		  Position		  [65, 283, 95, 297]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "g"
		  SID			  "292"
		  Position		  [65, 368, 95, 382]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "293"
		  Position		  [70, 453, 100, 467]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "e"
		  SID			  "294"
		  Position		  [70, 193, 100, 207]
		  ZOrder		  -6
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "295"
		  Ports			  [0, 1]
		  Position		  [65, 542, 120, 568]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "296"
		  Ports			  [1, 1]
		  Position		  [190, 232, 210, 248]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "20,16,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  SID			  "297"
		  Ports			  [1, 1]
		  Position		  [160, 543, 180, 567]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "20,24,1,1,white,blue,0,1ab4a85f"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "298"
		  Ports			  [1, 1]
		  Position		  [150, 228, 170, 252]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "20,24,1,1,white,blue,0,1ab4a85f"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bal_b"
		  SID			  "299"
		  Ports			  [3, 1]
		  Position		  [290, 453, 360, 507]
		  ZOrder		  -11
		  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
		  RequestExecContextInheritance	off
		  System {
		    Name		    "bal_b"
		    Location		    [369, 44, 1097, 629]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "v_in"
		    SID			    "300"
		    Position		    [20, 58, 50, 72]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "bypass"
		    SID			    "301"
		    Position		    [455, 28, 485, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "update"
		    SID			    "302"
		    Position		    [55, 288, 85, 302]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    SID			    "303"
		    Ports		    [1, 1]
		    Position		    [435, 80, 480, 110]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,470,336"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "304"
		    Ports		    [1, 1]
		    Position		    [370, 185, 400, 205]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,254"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,20,1,1,white,blue,0,eabd56db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "305"
		    Ports		    [2, 1]
		    Position		    [330, 67, 380, 118]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated m"
		    "ultiplier you must select 'Pipeline to Greatest Extent Possible'."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    use_embedded	    on
		    opt			    "Speed"
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular shape"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,435,531"
		    block_type		    "mult"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,9c0d74db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "306"
		    Ports		    [3, 1]
		    Position		    [550, 63, 575, 127]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,64,3,1,white,blue,3,613f58e1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "307"
		    Ports		    [2, 1]
		    Position		    [180, 185, 215, 225]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,192"
		    block_type		    "register"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,40,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');"
		    "port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','tex"
		    "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "b_bal"
		    SID			    "308"
		    Ports		    [0, 1]
		    Position		    [40, 182, 95, 208]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "1"
		    n_bits		    "8"
		    bin_pt		    "7"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,414,344"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "v_out"
		    SID			    "309"
		    Position		    [620, 88, 650, 102]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "update"
		    SrcPort		    1
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "b_bal"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "v_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "bypass"
		    SrcPort		    1
		    Points		    [20, 0; 0, 40]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "v_in"
		    SrcPort		    1
		    Points		    [195, 0; 0, 15; 35, 0]
		    Branch {
		    ZOrder		    10
		    Points		    [0, 115]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    SID			    "310"
		    Name		    "Gain\n0-1.99 in steps of 1/128"
		    Position		    [18, 142, 124, 164]
		    InternalMargins	    [0, 0, 0, 0]
		    ZOrder		    -1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bal_g"
		  SID			  "311"
		  Ports			  [3, 1]
		  Position		  [290, 368, 360, 422]
		  ZOrder		  -12
		  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
		  RequestExecContextInheritance	off
		  System {
		    Name		    "bal_g"
		    Location		    [282, 44, 1008, 615]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "v_in"
		    SID			    "312"
		    Position		    [20, 58, 50, 72]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "bypass"
		    SID			    "313"
		    Position		    [425, 28, 455, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "update"
		    SID			    "314"
		    Position		    [60, 288, 90, 302]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    SID			    "315"
		    Ports		    [1, 1]
		    Position		    [435, 80, 480, 110]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,470,336"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "316"
		    Ports		    [1, 1]
		    Position		    [340, 180, 370, 200]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,254"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,20,1,1,white,blue,0,eabd56db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "317"
		    Ports		    [2, 1]
		    Position		    [330, 67, 380, 118]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated m"
		    "ultiplier you must select 'Pipeline to Greatest Extent Possible'."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    use_embedded	    on
		    opt			    "Speed"
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular shape"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,435,531"
		    block_type		    "mult"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,9c0d74db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "318"
		    Ports		    [3, 1]
		    Position		    [520, 63, 545, 127]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,64,3,1,white,blue,3,613f58e1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "319"
		    Ports		    [2, 1]
		    Position		    [185, 185, 220, 225]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,192"
		    block_type		    "register"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,40,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');"
		    "port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','tex"
		    "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "g_bal"
		    SID			    "320"
		    Ports		    [0, 1]
		    Position		    [40, 182, 95, 208]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "1"
		    n_bits		    "8"
		    bin_pt		    "7"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,414,344"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "v_out"
		    SID			    "321"
		    Position		    [620, 88, 650, 102]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "update"
		    SrcPort		    1
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "g_bal"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "v_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "bypass"
		    SrcPort		    1
		    Points		    [45, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "v_in"
		    SrcPort		    1
		    Points		    [195, 0; 0, 15]
		    Branch {
		    ZOrder		    9
		    Points		    [0, 110]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Annotation {
		    SID			    "322"
		    Name		    "Gain\n0-1.99 in steps of 1/128"
		    Position		    [18, 142, 124, 164]
		    InternalMargins	    [0, 0, 0, 0]
		    ZOrder		    -1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bal_r"
		  SID			  "323"
		  Ports			  [3, 1]
		  Position		  [290, 283, 360, 337]
		  ZOrder		  -13
		  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
		  RequestExecContextInheritance	off
		  System {
		    Name		    "bal_r"
		    Location		    [506, 44, 1229, 686]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "v_in"
		    SID			    "324"
		    Position		    [20, 58, 50, 72]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "bypass"
		    SID			    "325"
		    Position		    [425, 18, 455, 32]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "update"
		    SID			    "326"
		    Position		    [55, 288, 85, 302]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    SID			    "327"
		    Ports		    [1, 1]
		    Position		    [435, 80, 480, 110]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,470,336"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "328"
		    Ports		    [1, 1]
		    Position		    [340, 175, 370, 195]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,254"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,20,1,1,white,blue,0,eabd56db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "329"
		    Ports		    [2, 1]
		    Position		    [330, 67, 380, 118]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated m"
		    "ultiplier you must select 'Pipeline to Greatest Extent Possible'."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "3"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    use_embedded	    on
		    opt			    "Speed"
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular shape"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,435,531"
		    block_type		    "mult"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,9c0d74db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\"
		    "newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "330"
		    Ports		    [3, 1]
		    Position		    [520, 63, 545, 127]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,64,3,1,white,blue,3,613f58e1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "331"
		    Ports		    [2, 1]
		    Position		    [180, 185, 215, 225]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,192"
		    block_type		    "register"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,40,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');"
		    "port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','tex"
		    "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "r_bal"
		    SID			    "332"
		    Ports		    [0, 1]
		    Position		    [40, 182, 95, 208]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "1"
		    n_bits		    "8"
		    bin_pt		    "7"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,414,344"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "v_out"
		    SID			    "333"
		    Position		    [590, 88, 620, 102]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "update"
		    SrcPort		    1
		    Points		    [35, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "r_bal"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "v_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "bypass"
		    SrcPort		    1
		    Points		    [20, 0; 0, 50]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "v_in"
		    SrcPort		    1
		    Points		    [195, 0; 0, 15]
		    Branch {
		    ZOrder		    10
		    Points		    [0, 105]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    SID			    "334"
		    Name		    "Gain\n0-1.99 in steps of 1/128"
		    Position		    [18, 142, 124, 164]
		    InternalMargins	    [0, 0, 0, 0]
		    ZOrder		    -1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "hsdelay"
		  SID			  "335"
		  Ports			  [2, 1]
		  Position		  [260, 118, 290, 147]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,29,2,1,white,blue,0,a4288dd8"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-3}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "vsdelay"
		  SID			  "336"
		  Ports			  [2, 1]
		  Position		  [260, 53, 290, 82]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,29,2,1,white,blue,0,a4288dd8"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);"
		  "\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 "
		  "3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
		  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-3}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "vso"
		  SID			  "337"
		  Position		  [455, 63, 485, 77]
		  ZOrder		  -16
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "hso"
		  SID			  "338"
		  Position		  [455, 128, 485, 142]
		  ZOrder		  -17
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ro"
		  SID			  "339"
		  Position		  [455, 303, 485, 317]
		  ZOrder		  -18
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "go"
		  SID			  "340"
		  Position		  [450, 388, 480, 402]
		  ZOrder		  -19
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "bo"
		  SID			  "341"
		  Position		  [450, 473, 480, 487]
		  ZOrder		  -20
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "eo"
		  SID			  "342"
		  Position		  [455, 193, 485, 207]
		  ZOrder		  -21
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "hs"
		  SrcPort		  1
		  DstBlock		  "hsdelay"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -75]
		  Branch {
		    ZOrder		    3
		    DstBlock		    "bal_b"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    4
		    Points		    [0, -85]
		    Branch {
		    ZOrder		    5
		    DstBlock		    "bal_g"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    6
		    Points		    [0, -85]
		    DstBlock		    "bal_r"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 90]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 85]
		    Branch {
		    ZOrder		    10
		    Points		    [0, 85]
		    DstBlock		    "bal_b"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    11
		    DstBlock		    "bal_g"
		    DstPort		    3
		    }
		  }
		  Branch {
		    ZOrder		    12
		    DstBlock		    "bal_r"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "vs"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    ZOrder		    15
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    DstBlock		    "vsdelay"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "bal_b"
		  SrcPort		  1
		  DstBlock		  "bo"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "bal_b"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "bal_g"
		  SrcPort		  1
		  DstBlock		  "go"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "g"
		  SrcPort		  1
		  DstBlock		  "bal_g"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "bal_r"
		  SrcPort		  1
		  DstBlock		  "ro"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "r"
		  SrcPort		  1
		  DstBlock		  "bal_r"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "e"
		  SrcPort		  1
		  Points		  [110, 0]
		  Branch {
		    ZOrder		    24
		    Points		    [0, -60]
		    Branch {
		    ZOrder		    25
		    Points		    [0, -65]
		    DstBlock		    "vsdelay"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    26
		    DstBlock		    "hsdelay"
		    DstPort		    2
		    }
		  }
		  Branch {
		    ZOrder		    27
		    DstBlock		    "eo"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "vsdelay"
		  SrcPort		  1
		  DstBlock		  "vso"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "hsdelay"
		  SrcPort		  1
		  DstBlock		  "hso"
		  DstPort		  1
		}
		Annotation {
		  SID			  "343"
		  Name			  "Inverter converts enable to bypass"
		  Position		  [212, 566, 366, 578]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
		Annotation {
		  SID			  "344"
		  Name			  "Only enable new settings \nduring vertical blanking"
		  Position		  [246, 241, 362, 263]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_i"
	      SID		      "345"
	      Ports		      [1, 1]
	      Position		      [120, 329, 175, 351]
	      ZOrder		      -21
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "(1/fps)/ (rows*(cols+2*blk))"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "184,75,432,394"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,4bb76ffd"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "de_o"
	      SID		      "346"
	      Ports		      [1, 1]
	      Position		      [985, 149, 1040, 171]
	      ZOrder		      -22
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,384"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "frame_valid_i"
	      SID		      "347"
	      Ports		      [1, 1]
	      Position		      [120, 249, 175, 271]
	      ZOrder		      -23
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "(1/fps)/ (rows*(cols+2*blk))"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "744,76,432,394"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,4bb76ffd"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "frame_valid_o"
	      SID		      "348"
	      Ports		      [1, 1]
	      Position		      [985, 104, 1040, 126]
	      ZOrder		      -24
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "green_o"
	      SID		      "349"
	      Ports		      [1, 1]
	      Position		      [985, 294, 1040, 316]
	      ZOrder		      -25
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,384"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "line_valid_i"
	      SID		      "350"
	      Ports		      [1, 1]
	      Position		      [120, 289, 175, 311]
	      ZOrder		      -26
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "(1/fps)/ (rows*(cols+2*blk))"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,394"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,4bb76ffd"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "line_valid_o"
	      SID		      "351"
	      Ports		      [1, 1]
	      Position		      [985, 194, 1040, 216]
	      ZOrder		      -27
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,384"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "red_o"
	      SID		      "352"
	      Ports		      [1, 1]
	      Position		      [985, 254, 1040, 276]
	      ZOrder		      -28
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,f0cec300"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "xy_ctrs"
	      SID		      "353"
	      Ports		      [3, 2]
	      Position		      [520, 250, 570, 300]
	      ZOrder		      -29
	      BackgroundColor	      "[0.917647, 0.843137, 0.858824]"
	      RequestExecContextInheritance off
	      System {
		Name			"xy_ctrs"
		Location		[87, 44, 863, 688]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "354"
		  Position		  [15, 28, 45, 42]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "h"
		  SID			  "355"
		  Position		  [15, 188, 45, 202]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "e"
		  SID			  "356"
		  Position		  [15, 288, 45, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay20"
		  SID			  "357"
		  Ports			  [2, 1]
		  Position		  [80, 44, 115, 86]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,42,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{"
		  "-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay21"
		  SID			  "358"
		  Ports			  [2, 1]
		  Position		  [80, 199, 115, 241]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,432,315"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,42,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{"
		  "-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  SID			  "359"
		  Ports			  [2, 1]
		  Position		  [170, 25, 250, 60]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "~d0& d1"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "80,35,2,1,white,blue,0,6150b597"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d0');\ncolor('black');port_labe"
		  "l('input',2,'d1');\ncolor('black');disp('~d0& d1');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression1"
		  SID			  "360"
		  Ports			  [2, 1]
		  Position		  [440, 73, 475, 102]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "a & b"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,29,2,1,white,blue,0,af5c1937"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');disp('a & b');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression3"
		  SID			  "361"
		  Ports			  [2, 1]
		  Position		  [195, 187, 275, 238]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "~d0& d1 "
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "80,51,2,1,white,blue,0,f5214eb6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d0');\ncolor('black');port_labe"
		  "l('input',2,'d1');\ncolor('black');disp('~d0& d1 ');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "362"
		  Position		  [620, 74, 635, 86]
		  ZOrder		  -9
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "363"
		  Position		  [465, 244, 480, 256]
		  ZOrder		  -10
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  SID			  "364"
		  Ports			  [1, 1]
		  Position		  [385, 71, 415, 89]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool2"
		  SID			  "365"
		  Ports			  [1, 1]
		  Position		  [30, 66, 60, 84]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "loop_ctr1"
		  SID			  "366"
		  Ports			  [3, 2]
		  Position		  [375, 197, 430, 263]
		  ZOrder		  -13
		  BackgroundColor	  "[0.917647, 0.843137, 0.858824]"
		  RequestExecContextInheritance	off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    22
		    $ClassName		    "Simulink.Mask"
		    Description		    "For ( count=init; count+=inc; count != limit;)"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    23
		    Type		    "edit"
		    Name		    "nbit"
		    Prompt		    "nbits"
		    Value		    "12"
		    }
		    Object {
		    $ObjectID		    24
		    Type		    "edit"
		    Name		    "init"
		    Prompt		    "initial_value"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    25
		    Type		    "edit"
		    Name		    "inc"
		    Prompt		    "increment"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    26
		    Type		    "edit"
		    Name		    "limit"
		    Prompt		    "limit"
		    Value		    "4095"
		    }
		    Object {
		    $ObjectID		    27
		    Type		    "edit"
		    Name		    "stime"
		    Prompt		    "sample time"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "loop_ctr1"
		    Location		    [145, 44, 1127, 617]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    SID			    "367"
		    Position		    [405, 69, 435, 81]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    SID			    "368"
		    Position		    [50, 334, 80, 346]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rate"
		    SID			    "369"
		    Position		    [45, 288, 75, 302]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    SID			    "370"
		    Ports		    [2, 1]
		    Position		    [190, 92, 240, 143]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "0"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    pipelined		    off
		    use_rpm		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,84d1e665"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 "
		    "30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COM"
		    "MENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "371"
		    Ports		    [0, 1]
		    Position		    [40, 101, 75, 119]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "init-inc"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,18,0,1,white,blue,0,995f9384"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-1');\nfprintf('','COM"
		    "MENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    SID			    "372"
		    Ports		    [0, 1]
		    Position		    [160, 122, 175, 138]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "inc"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,16,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant7"
		    SID			    "373"
		    Ports		    [0, 1]
		    Position		    [390, 130, 420, 150]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "floor((limit-init)/inc)*inc-(2*inc)+init"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,20,0,1,white,blue,0,67de8982"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4093');\nfprintf('','C"
		    "OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression"
		    SID			    "374"
		    Ports		    [2, 1]
		    Position		    [575, 68, 660, 97]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "~(tc | reset)"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "85,29,2,1,white,blue,0,0c09f945"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 "
		    "30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('blac"
		    "k');port_label('input',2,'tc');\ncolor('black');disp('~(tc | reset)');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression1"
		    SID			    "375"
		    Ports		    [2, 1]
		    Position		    [765, 118, 850, 147]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "tc & enable"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "85,29,2,1,white,blue,0,ef5c7648"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 "
		    "30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'enable');\ncolor('bla"
		    "ck');port_label('input',2,'tc');\ncolor('black');disp('tc & enable');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "376"
		    Ports		    [3, 1]
		    Position		    [100, 82, 125, 148]
		    ZOrder		    -10
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,66,3,1,white,blue,3,613f58e1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    SID			    "377"
		    Ports		    [2, 1]
		    Position		    [440, 108, 485, 152]
		    ZOrder		    -11
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,1b68ef8e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf(''"
		    ",'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    SID			    "378"
		    Position		    [780, 89, 795, 101]
		    ZOrder		    -12
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "always_one"
		    SID			    "379"
		    Ports		    [3, 1]
		    Position		    [195, 282, 310, 328]
		    ZOrder		    -13
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "( a ^ b ) | ena"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "115,46,3,1,white,blue,0,2b4eb495"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 115 115 0 ],[0 0 46 46 ],[0.77 0.82 0"
		    ".91]);\npatch([46 38 49 38 46 58 61 64 77 67 57 50 62 50 57 67 77 64 61 58 46 ],[5 13 24 35 43 43 40 43 43 33 43"
		    " 36 24 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 115 115 0 ],[0 46 46 0 0 ]);\nfprintf('','COMMENT: end "
		    "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
		    "ck');port_label('input',2,'b');\ncolor('black');port_label('input',3,'ena');\ncolor('black');disp('( a ^ b ) | e"
		    "na');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool"
		    SID			    "380"
		    Ports		    [1, 1]
		    Position		    [465, 66, 495, 84]
		    ZOrder		    -14
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool1"
		    SID			    "381"
		    Ports		    [1, 1]
		    Position		    [200, 171, 230, 189]
		    ZOrder		    -15
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool2"
		    SID			    "382"
		    Ports		    [1, 1]
		    Position		    [45, 126, 75, 144]
		    ZOrder		    -16
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "nbit+1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rctr"
		    SID			    "383"
		    Ports		    [2, 1]
		    Position		    [290, 110, 335, 165]
		    ZOrder		    -17
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,55,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[10 17 28 39 46 46 43 46 46 36 46 39"
		    " 28 17 10 20 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end"
		    " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
		    "ack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}"
		    "','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rctr1"
		    SID			    "384"
		    Ports		    [2, 1]
		    Position		    [700, 76, 725, 109]
		    ZOrder		    -18
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,33,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 33 33 ],[0.77 0.82 0.9"
		    "1]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[7 11 17 23 27 27 25 27 27 21 26 22 17 12 "
		    "8 13 7 7 9 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 33 33 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
		    "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_la"
		    "bel('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','"
		    "on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tcfb1"
		    SID			    "385"
		    Ports		    [2, 1]
		    Position		    [520, 115, 535, 150]
		    ZOrder		    -19
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,35,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.9"
		    "1]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12"
		    " 12 13 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		    ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^"
		    "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tcfb2"
		    SID			    "386"
		    Ports		    [2, 1]
		    Position		    [520, 55, 535, 90]
		    ZOrder		    -20
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,35,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.9"
		    "1]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12"
		    " 12 13 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		    ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^"
		    "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tco"
		    SID			    "387"
		    Ports		    [2, 1]
		    Position		    [700, 122, 725, 153]
		    ZOrder		    -21
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 0.9"
		    "1]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16 11 "
		    "7 12 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
		    "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('"
		    "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "count"
		    SID			    "388"
		    Position		    [880, 38, 910, 52]
		    ZOrder		    -22
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "tc"
		    SID			    "389"
		    Position		    [880, 128, 910, 142]
		    ZOrder		    -23
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "rctr1"
		    SrcPort		    1
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "bool"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "tcfb2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "tcfb2"
		    SrcPort		    1
		    DstBlock		    "Expression"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "bool2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "tcfb1"
		    SrcPort		    1
		    Points		    [0, -5; 15, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, -40]
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    7
		    DstBlock		    "tco"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [20, 0; 0, -10]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "tco"
		    SrcPort		    1
		    DstBlock		    "Expression1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [0, -5]
		    DstBlock		    "tcfb1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Constant7"
		    SrcPort		    1
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "bool1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [245, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [0, -40]
		    Branch {
		    ZOrder		    15
		    Points		    [5, 0]
		    DstBlock		    "tcfb2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "tcfb1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [170, 0]
		    Branch {
		    ZOrder		    18
		    Points		    [0, -35]
		    Branch {
		    ZOrder		    19
		    Points		    [0, -45]
		    DstBlock		    "rctr1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    DstBlock		    "tco"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    21
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Expression1"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    ZOrder		    22
		    Points		    [0, -30]
		    DstBlock		    "rctr"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "Expression1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "tc"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "Expression"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    ZOrder		    25
		    Points		    [0, -35; -590, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    26
		    DstBlock		    "rctr1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    27
		    SrcBlock		    "reset"
		    SrcPort		    1
		    DstBlock		    "bool"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "rctr"
		    SrcPort		    1
		    Points		    [40, 0; 0, -20]
		    Branch {
		    ZOrder		    29
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    30
		    Points		    [0, -75]
		    Branch {
		    ZOrder		    31
		    Points		    [-350, 0]
		    DstBlock		    "bool2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    32
		    DstBlock		    "count"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    ZOrder		    33
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    34
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "rctr"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    35
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    36
		    SrcBlock		    "rate"
		    SrcPort		    1
		    Points		    [0, 0; 80, 0]
		    Branch {
		    ZOrder		    37
		    Points		    [0, -5]
		    DstBlock		    "always_one"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    38
		    Points		    [0, 10]
		    DstBlock		    "always_one"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    39
		    SrcBlock		    "always_one"
		    SrcPort		    1
		    Points		    [0, -95; -130, 0]
		    DstBlock		    "bool1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    40
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [45, 0; 0, -20]
		    DstBlock		    "always_one"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "loop_ctr2"
		  SID			  "390"
		  Ports			  [3, 2]
		  Position		  [535, 27, 590, 93]
		  ZOrder		  -14
		  BackgroundColor	  "[0.917647, 0.843137, 0.858824]"
		  RequestExecContextInheritance	off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    28
		    $ClassName		    "Simulink.Mask"
		    Description		    "For ( count=init; count+=inc; count != limit;)"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    29
		    Type		    "edit"
		    Name		    "nbit"
		    Prompt		    "nbits"
		    Value		    "12"
		    }
		    Object {
		    $ObjectID		    30
		    Type		    "edit"
		    Name		    "init"
		    Prompt		    "initial_value"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    31
		    Type		    "edit"
		    Name		    "inc"
		    Prompt		    "increment"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    32
		    Type		    "edit"
		    Name		    "limit"
		    Prompt		    "limit"
		    Value		    "4095"
		    }
		    Object {
		    $ObjectID		    33
		    Type		    "edit"
		    Name		    "stime"
		    Prompt		    "sample time"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "loop_ctr2"
		    Location		    [154, 143, 1136, 716]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    SID			    "391"
		    Position		    [405, 69, 435, 81]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    SID			    "392"
		    Position		    [50, 334, 80, 346]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rate"
		    SID			    "393"
		    Position		    [45, 288, 75, 302]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    SID			    "394"
		    Ports		    [2, 1]
		    Position		    [190, 92, 240, 143]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "0"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    pipelined		    off
		    use_rpm		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,84d1e665"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 "
		    "30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COM"
		    "MENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "395"
		    Ports		    [0, 1]
		    Position		    [40, 101, 75, 119]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "init-inc"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,18,0,1,white,blue,0,995f9384"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-1');\nfprintf('','COM"
		    "MENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    SID			    "396"
		    Ports		    [0, 1]
		    Position		    [160, 122, 175, 138]
		    ZOrder		    -6
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "inc"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,16,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant7"
		    SID			    "397"
		    Ports		    [0, 1]
		    Position		    [390, 130, 420, 150]
		    ZOrder		    -7
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "floor((limit-init)/inc)*inc-(2*inc)+init"
		    n_bits		    "nbit"
		    bin_pt		    "0"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,20,0,1,white,blue,0,67de8982"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4093');\nfprintf('','C"
		    "OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression"
		    SID			    "398"
		    Ports		    [2, 1]
		    Position		    [575, 68, 660, 97]
		    ZOrder		    -8
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "~(tc | reset)"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "85,29,2,1,white,blue,0,0c09f945"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 "
		    "30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('blac"
		    "k');port_label('input',2,'tc');\ncolor('black');disp('~(tc | reset)');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression1"
		    SID			    "399"
		    Ports		    [2, 1]
		    Position		    [765, 118, 850, 147]
		    ZOrder		    -9
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "tc & enable"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "85,29,2,1,white,blue,0,ef5c7648"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 "
		    "30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'enable');\ncolor('bla"
		    "ck');port_label('input',2,'tc');\ncolor('black');disp('tc & enable');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "400"
		    Ports		    [3, 1]
		    Position		    [100, 82, 125, 148]
		    ZOrder		    -10
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,66,3,1,white,blue,3,613f58e1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0"
		    ".77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70"
		    " 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\n"
		    "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		    "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('"
		    "black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    SID			    "401"
		    Ports		    [2, 1]
		    Position		    [440, 108, 485, 152]
		    ZOrder		    -11
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,1b68ef8e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 "
		    "28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
		    "port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf(''"
		    ",'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    SID			    "402"
		    Position		    [760, 89, 775, 101]
		    ZOrder		    -12
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "always_one"
		    SID			    "403"
		    Ports		    [3, 1]
		    Position		    [195, 282, 310, 328]
		    ZOrder		    -13
		    SourceBlock		    "xbsIndex_r4/Expression"
		    SourceType		    "Xilinx Bitwise Expression Evaluator Block"
		    expression		    "( a ^ b ) | ena"
		    align_bp		    on
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "expr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "115,46,3,1,white,blue,0,2b4eb495"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 115 115 0 ],[0 0 46 46 ],[0.77 0.82 0"
		    ".91]);\npatch([46 38 49 38 46 58 61 64 77 67 57 50 62 50 57 67 77 64 61 58 46 ],[5 13 24 35 43 43 40 43 43 33 43"
		    " 36 24 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 115 115 0 ],[0 46 46 0 0 ]);\nfprintf('','COMMENT: end "
		    "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
		    "ck');port_label('input',2,'b');\ncolor('black');port_label('input',3,'ena');\ncolor('black');disp('( a ^ b ) | e"
		    "na');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool"
		    SID			    "404"
		    Ports		    [1, 1]
		    Position		    [465, 66, 495, 84]
		    ZOrder		    -14
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool1"
		    SID			    "405"
		    Ports		    [1, 1]
		    Position		    [200, 171, 230, 189]
		    ZOrder		    -15
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool2"
		    SID			    "406"
		    Ports		    [1, 1]
		    Position		    [45, 126, 75, 144]
		    ZOrder		    -16
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes"
		    ": Additional hardware is used when rounding or saturation is selected and output width is less than the input wi"
		    "dth."
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "nbit+1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,18,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21"
		    " 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon g"
		    "raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','"
		    "COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rctr"
		    SID			    "407"
		    Ports		    [2, 1]
		    Position		    [290, 110, 335, 165]
		    ZOrder		    -17
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,55,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 55 55 ],[0.77 0.82 0.9"
		    "1]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[10 17 28 39 46 46 43 46 46 36 46 39"
		    " 28 17 10 20 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end"
		    " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
		    "ack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}"
		    "','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rctr1"
		    SID			    "408"
		    Ports		    [2, 1]
		    Position		    [700, 76, 725, 109]
		    ZOrder		    -18
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    rst			    off
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,33,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 33 33 ],[0.77 0.82 0.9"
		    "1]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[7 11 17 23 27 27 25 27 27 21 26 22 17 12 "
		    "8 13 7 7 9 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 33 33 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
		    "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_la"
		    "bel('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','"
		    "on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tcfb1"
		    SID			    "409"
		    Ports		    [2, 1]
		    Position		    [520, 115, 535, 150]
		    ZOrder		    -19
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,35,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.9"
		    "1]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12"
		    " 12 13 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		    ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^"
		    "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tcfb2"
		    SID			    "410"
		    Ports		    [2, 1]
		    Position		    [520, 65, 535, 100]
		    ZOrder		    -20
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "15,35,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.9"
		    "1]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12"
		    " 12 13 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		    ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^"
		    "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "tco"
		    SID			    "411"
		    Ports		    [2, 1]
		    Position		    [700, 122, 725, 153]
		    ZOrder		    -21
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link o"
		    "f which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-"
		    "flops."
		    en			    on
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,9c7d2b66"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 0.9"
		    "1]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16 11 "
		    "7 12 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
		    "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('"
		    "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "count"
		    SID			    "412"
		    Position		    [880, 38, 910, 52]
		    ZOrder		    -22
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "tc"
		    SID			    "413"
		    Position		    [880, 128, 910, 142]
		    ZOrder		    -23
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "rctr1"
		    SrcPort		    1
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "bool"
		    SrcPort		    1
		    DstBlock		    "tcfb2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "tcfb2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "Expression"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [45, 0; 0, -20]
		    DstBlock		    "always_one"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "always_one"
		    SrcPort		    1
		    Points		    [0, -95; -130, 0]
		    DstBlock		    "bool1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "rate"
		    SrcPort		    1
		    Points		    [0, 0; 80, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, 10]
		    DstBlock		    "always_one"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    8
		    Points		    [0, -5]
		    DstBlock		    "always_one"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "rctr"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "rctr"
		    SrcPort		    1
		    Points		    [40, 0; 0, -20]
		    Branch {
		    ZOrder		    13
		    Points		    [0, -75]
		    Branch {
		    ZOrder		    14
		    DstBlock		    "count"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [-350, 0]
		    DstBlock		    "bool2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "reset"
		    SrcPort		    1
		    DstBlock		    "bool"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "Expression"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    ZOrder		    19
		    Points		    [0, -30; -585, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    20
		    DstBlock		    "rctr1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Expression1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "tc"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "bool1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    ZOrder		    23
		    Points		    [0, -30]
		    DstBlock		    "rctr"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    24
		    Points		    [250, 0]
		    Branch {
		    ZOrder		    25
		    Points		    [0, -40]
		    Branch {
		    ZOrder		    26
		    DstBlock		    "tcfb2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    27
		    DstBlock		    "tcfb1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    28
		    Points		    [165, 0]
		    Branch {
		    ZOrder		    29
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Expression1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    30
		    Points		    [0, -35]
		    Branch {
		    ZOrder		    31
		    DstBlock		    "tco"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    32
		    Points		    [0, -45]
		    DstBlock		    "rctr1"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Line {
		    ZOrder		    33
		    SrcBlock		    "Constant7"
		    SrcPort		    1
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    34
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [0, -5]
		    DstBlock		    "tcfb1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    35
		    SrcBlock		    "tco"
		    SrcPort		    1
		    DstBlock		    "Expression1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    36
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [20, 0; 0, -10]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    37
		    SrcBlock		    "tcfb1"
		    SrcPort		    1
		    Points		    [0, -5; 15, 0]
		    Branch {
		    ZOrder		    38
		    DstBlock		    "tco"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    39
		    Points		    [0, -40]
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    40
		    SrcBlock		    "bool2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  SID			  "414"
		  Position		  [665, 38, 695, 52]
		  ZOrder		  -15
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "x"
		  SID			  "415"
		  Position		  [535, 208, 565, 222]
		  ZOrder		  -16
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "bool2"
		  SrcPort		  1
		  DstBlock		  "Delay20"
		  DstPort		  2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  DstBlock		  "Expression1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Expression1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, 40; -485, 0]
		    DstBlock		    "bool2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    5
		    Points		    [10, 0; 0, -10]
		    Branch {
		    ZOrder		    6
		    DstBlock		    "loop_ctr2"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [0, -20]
		    DstBlock		    "loop_ctr2"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  Points		  [75, 0; 0, -5]
		  DstBlock		  "loop_ctr2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Expression3"
		  SrcPort		  1
		  Points		  [0, -5; 35, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [0, -130]
		    DstBlock		    "bool1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    11
		    DstBlock		    "loop_ctr1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "e"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [280, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [15, 0; 0, -45]
		    Branch {
		    ZOrder		    15
		    DstBlock		    "loop_ctr1"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "loop_ctr1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [0, -200]
		    DstBlock		    "Expression1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    ZOrder		    18
		    DstBlock		    "Delay21"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "loop_ctr1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "x"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "loop_ctr2"
		  SrcPort		  1
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "h"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    ZOrder		    22
		    Points		    [125, 0]
		    DstBlock		    "Expression3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 15]
		    DstBlock		    "Delay21"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "loop_ctr1"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "v"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    ZOrder		    26
		    DstBlock		    "Expression"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 20]
		    DstBlock		    "Delay20"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "loop_ctr2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "Delay21"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "Expression3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "Delay20"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Expression"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vs_out"
	      SID		      "416"
	      Position		      [1095, 108, 1125, 122]
	      ZOrder		      -30
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hs_out"
	      SID		      "417"
	      Position		      [1095, 198, 1125, 212]
	      ZOrder		      -31
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "red_out"
	      SID		      "418"
	      Position		      [1095, 258, 1125, 272]
	      ZOrder		      -32
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "green_out"
	      SID		      "419"
	      Position		      [1095, 298, 1125, 312]
	      ZOrder		      -33
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blue_out"
	      SID		      "420"
	      Position		      [1095, 338, 1125, 352]
	      ZOrder		      -34
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "de_out"
	      SID		      "421"
	      Position		      [1095, 153, 1125, 167]
	      ZOrder		      -35
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      DstBlock		      "de_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "de_o"
	      SrcPort		      1
	      DstBlock		      "de_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "frame_valid_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "frame_valid_o"
	      SrcPort		      1
	      DstBlock		      "vs_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "line_valid_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "line_valid_o"
	      SrcPort		      1
	      DstBlock		      "hs_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "blue_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "blue_o"
	      SrcPort		      1
	      DstBlock		      "blue_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "green_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "green_o"
	      SrcPort		      1
	      DstBlock		      "green_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "brightness_contrast"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "brightness_contrast"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "brightness_contrast"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "vs_in"
	      SrcPort		      1
	      DstBlock		      "frame_valid_i"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "frame_valid_i"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "hs_in"
	      SrcPort		      1
	      DstBlock		      "line_valid_i"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "line_valid_i"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "bayer"
	      SrcPort		      2
	      DstBlock		      "color_balance"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "bayer"
	      SrcPort		      1
	      DstBlock		      "color_balance"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "color_balance"
	      SrcPort		      2
	      Points		      [30, 0; 0, -20]
	      Branch {
		ZOrder			21
		Points			[0, -45]
		DstBlock		"Delay9"
		DstPort			1
	      }
	      Branch {
		ZOrder			22
		DstBlock		"Delay7"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "color_balance"
	      SrcPort		      1
	      Points		      [15, 0; 0, -70]
	      DstBlock		      "Delay8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "brightness_contrast"
	      SrcPort		      2
	      Points		      [40, 0; 0, -25]
	      Branch {
		ZOrder			25
		Points			[0, -50]
		DstBlock		"bayer"
		DstPort			2
	      }
	      Branch {
		ZOrder			26
		DstBlock		"xy_ctrs"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "brightness_contrast"
	      SrcPort		      4
	      Points		      [0, 5; 50, 0]
	      Branch {
		ZOrder			28
		DstBlock		"bayer"
		DstPort			6
	      }
	      Branch {
		ZOrder			29
		DstBlock		"xy_ctrs"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "brightness_contrast"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		ZOrder			31
		DstBlock		"xy_ctrs"
		DstPort			1
	      }
	      Branch {
		ZOrder			32
		Points			[0, -75]
		DstBlock		"bayer"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "brightness_contrast"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "xy_ctrs"
	      SrcPort		      2
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "bayer"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "xy_ctrs"
	      SrcPort		      1
	      DstBlock		      "bayer"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "color_balance"
	      SrcPort		      5
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "color_balance"
	      SrcPort		      4
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "color_balance"
	      SrcPort		      3
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      39
	      SrcBlock		      "bayer"
	      SrcPort		      6
	      DstBlock		      "color_balance"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      40
	      SrcBlock		      "bayer"
	      SrcPort		      5
	      DstBlock		      "color_balance"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      41
	      SrcBlock		      "bayer"
	      SrcPort		      4
	      DstBlock		      "color_balance"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      42
	      SrcBlock		      "bayer"
	      SrcPort		      3
	      DstBlock		      "color_balance"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      43
	      SrcBlock		      "brightness_contrast"
	      SrcPort		      3
	      Points		      [0, 5]
	      DstBlock		      "bayer"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "red_o"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      45
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "data_i"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      46
	      SrcBlock		      "red_o"
	      SrcPort		      1
	      DstBlock		      "red_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      47
	      SrcBlock		      "data_i"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      48
	      SrcBlock		      "color_balance"
	      SrcPort		      6
	      DstBlock		      "Terminator_2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "422"
	      Name		      "Color\nControls"
	      Position		      [737, 434, 798, 468]
	      InternalMargins	      [0, 0, 0, 0]
	      DropShadow	      on
	      ZOrder		      -1
	      FontSize		      16
	    }
	    Annotation {
	      SID		      "423"
	      Name		      "Global \nControls"
	      Position		      [382, 434, 443, 468]
	      InternalMargins	      [0, 0, 0, 0]
	      DropShadow	      on
	      ZOrder		      -2
	      FontSize		      16
	    }
	    Annotation {
	      SID		      "424"
	      Name		      "Bayer Filter"
	      Position		      [601, 432, 684, 450]
	      InternalMargins	      [0, 0, 0, 0]
	      DropShadow	      on
	      ZOrder		      -3
	      FontSize		      16
	    }
	    Annotation {
	      SID		      "425"
	      Name		      "RGB Camera Video Processing Pipeline"
	      Position		      [454, 47, 741, 65]
	      InternalMargins	      [0, 0, 0, 0]
	      DropShadow	      on
	      ZOrder		      -4
	      FontSize		      16
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "426"
	  Position		  [750, 163, 780, 177]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Frame-to-Serial"
	  SrcPort		  1
	  DstBlock		  "vsk_camera_vop"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Frame-to-Serial"
	  SrcPort		  2
	  DstBlock		  "vsk_camera_vop"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Frame-to-Serial"
	  SrcPort		  3
	  DstBlock		  "vsk_camera_vop"
	  DstPort		  3
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  1
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  2
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  3
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  3
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  4
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  4
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  5
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  5
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "vsk_camera_vop"
	  SrcPort		  6
	  DstBlock		  "Serial-to-Frame"
	  DstPort		  6
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "Serial-to-Frame"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "From Multimedia File"
	  SrcPort		  1
	  DstBlock		  "Frame-to-Serial"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Store Background"
      SID		      "427"
      Ports		      [2, 1]
      Position		      [485, 122, 550, 198]
      ZOrder		      -8
      RequestExecContextInheritance off
      System {
	Name			"Store Background"
	Location		[1151, 49, 1861, 491]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "Trigger"
	  SID			  "428"
	  Position		  [330, 25, 360, 40]
	  ZOrder		  -1
	  BlockRotation		  270
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Image"
	  SID			  "429"
	  Position		  [30, 193, 60, 207]
	  ZOrder		  -2
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Background\nEstimation"
	  SID			  "430"
	  Ports			  [1, 1, 0, 1]
	  Position		  [320, 74, 370, 116]
	  ZOrder		  -3
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	  Port {
	    PortNumber		    1
	    Name		    "bg_Y"
	    PropagatedSignals	    "vid_Y"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Background\nEstimation1"
	  SID			  "431"
	  Ports			  [1, 1, 0, 1]
	  Position		  [370, 139, 420, 181]
	  ZOrder		  -4
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	  Port {
	    PortNumber		    1
	    Name		    "bg_CbCr"
	    PropagatedSignals	    "vid_CbCr"
	  }
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator1"
	  SID			  "432"
	  Ports			  [4, 1]
	  Position		  [530, 101, 540, 164]
	  ZOrder		  -5
	  ShowName		  off
	  Inputs		  "4"
	  DisplayOption		  "bar"
	  InheritFromInputs	  on
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  "433"
	  Ports			  [2, 1]
	  Position		  [265, 192, 295, 228]
	  ZOrder		  -6
	  Port {
	    PortNumber		    1
	    Name		    "vid_CbCr"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Splitter"
	  SID			  "434"
	  Ports			  [1, 3]
	  Position		  [125, 170, 180, 230]
	  ZOrder		  -7
	  RequestExecContextInheritance	off
	  Port {
	    PortNumber		    1
	    Name		    "vid_Y"
	  }
	  System {
	    Name		    "Splitter"
	    Location		    [234, 679, 554, 1069]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "Image"
	      SID		      "435"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Cb"
	      SID		      "436"
	      Ports		      [1, 1]
	      Position		      [105, 90, 200, 120]
	      ZOrder		      -2
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[2]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Cr"
	      SID		      "437"
	      Ports		      [1, 1]
	      Position		      [105, 155, 200, 185]
	      ZOrder		      -3
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[3]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Y"
	      SID		      "438"
	      Ports		      [1, 1]
	      Position		      [105, 25, 200, 55]
	      ZOrder		      -4
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[1]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      SID		      "439"
	      Position		      [225, 33, 255, 47]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Cb"
	      SID		      "440"
	      Position		      [225, 98, 255, 112]
	      ZOrder		      -6
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Cr"
	      SID		      "441"
	      Position		      [225, 163, 255, 177]
	      ZOrder		      -7
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Image"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			2
		Points			[0, 65]
		Branch {
		  ZOrder		  3
		  Points		  [0, 65]
		  DstBlock		  "Splitter -Cr"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  4
		  DstBlock		  "Splitter -Cb"
		  DstPort		  1
		}
	      }
	      Branch {
		ZOrder			5
		DstBlock		"Splitter -Y"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Splitter -Y"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Splitter -Cb"
	      SrcPort		      1
	      DstBlock		      "Cb"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Splitter -Cr"
	      SrcPort		      1
	      DstBlock		      "Cr"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "442"
	  Position		  [605, 128, 635, 142]
	  ZOrder		  -8
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Image"
	  SrcPort		  1
	  DstBlock		  "Splitter"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Splitter"
	  SrcPort		  3
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Splitter"
	  SrcPort		  2
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Bus\nCreator1"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Trigger"
	  SrcPort		  1
	  Points		  [0, 10]
	  Branch {
	    ZOrder		    6
	    Points		    [50, 0]
	    DstBlock		    "Background\nEstimation1"
	    DstPort		    trigger
	  }
	  Branch {
	    ZOrder		    7
	    DstBlock		    "Background\nEstimation"
	    DstPort		    trigger
	  }
	}
	Line {
	  Name			  "bg_CbCr"
	  ZOrder		  8
	  Labels		  [0, 0]
	  SrcBlock		  "Background\nEstimation1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -20]
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  3
	}
	Line {
	  Name			  "bg_Y"
	  ZOrder		  9
	  Labels		  [0, 0]
	  SrcBlock		  "Background\nEstimation"
	  SrcPort		  1
	  Points		  [140, 0]
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  1
	}
	Line {
	  Name			  "vid_CbCr"
	  ZOrder		  10
	  Labels		  [0, 0]
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    ZOrder		    11
	    Points		    [160, 0]
	    DstBlock		    "Bus\nCreator1"
	    DstPort		    4
	  }
	  Branch {
	    ZOrder		    12
	    DstBlock		    "Background\nEstimation1"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "vid_Y"
	  ZOrder		  13
	  Labels		  [0, 0]
	  SrcBlock		  "Splitter"
	  SrcPort		  1
	  Points		  [15, 0; 0, -85; 100, 0]
	  Branch {
	    ZOrder		    14
	    DstBlock		    "Background\nEstimation"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    15
	    Points		    [0, 30]
	    DstBlock		    "Bus\nCreator1"
	    DstPort		    2
	  }
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "Source Demosaic Gamma"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	ZOrder			2
	DstBlock		"Extract ROI"
	DstPort			1
      }
      Branch {
	ZOrder			3
	Points			[0, 55]
	DstBlock		"Display Results"
	DstPort			6
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "N-Sample\nEnable"
      SrcPort		      1
      Points		      [115, 0]
      Branch {
	ZOrder			5
	Points			[310, 0]
	DstBlock		"Detect"
	DstPort			enable
      }
      Branch {
	ZOrder			6
	Labels			[0, 0]
	Points			[0, 65]
	DstBlock		"Store Background"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "Detect"
      SrcPort		      5
      DstBlock		      "Display Results"
      DstPort		      5
    }
    Line {
      ZOrder		      8
      SrcBlock		      "Detect"
      SrcPort		      4
      DstBlock		      "Display Results"
      DstPort		      4
    }
    Line {
      ZOrder		      9
      SrcBlock		      "Detect"
      SrcPort		      3
      DstBlock		      "Display Results"
      DstPort		      3
    }
    Line {
      ZOrder		      10
      SrcBlock		      "Detect"
      SrcPort		      1
      DstBlock		      "Display Results"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "Detect"
      SrcPort		      2
      DstBlock		      "Display Results"
      DstPort		      2
    }
    Line {
      ZOrder		      12
      SrcBlock		      "Store Background"
      SrcPort		      1
      DstBlock		      "Detect"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "Extract ROI"
      SrcPort		      1
      DstBlock		      "Color Space\n Conversion"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "Color Space\n Conversion"
      SrcPort		      1
      DstBlock		      "Store Background"
      DstPort		      2
    }
    Annotation {
      SID		      "443"
      Name		      "Abandoned Object Detection"
      Position		      [276, 21, 497, 42]
      InternalMargins	      [0, 0, 0, 0]
      DropShadow	      on
      ZOrder		      -1
      FontName		      "Arial"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      SID		      "444"
      Position		      [237, 157, 239, 169]
      InternalMargins	      [0, 0, 0, 0]
      ZOrder		      -2
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    Z\",   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V9"
    "60 =V]R:P        X   #($0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    \\ ,   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<"
    "&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',    "
    "       !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !        "
    "  %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   # !   &    \"     (         !0    @    !     0    $  "
    "       !0 $  <    !    #@   &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $    !     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    :     8  "
    "  (     0         %    \"     $    !     0         .    .     8    (    !          %    \"     $    '     0       "
    "  0    !P   '1A<F=E=#$ #@   %     &    \"     0         !0    @    !    '     $         $    !P    H,2]F<',I+R H<F"
    "]W<RHH8V]L<RLR*F)L:RDI      X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &"
    "    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    ( "
    "   !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $ "
    "         4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P    $       "
    "  $     <   !$969A=6QT  X   !X#0  !@    @    \"          4    (     0    $    !          4 !  (     0    @   !T87)"
    "G970Q  X    P#0  !@    @    \"          4    (     0    $    !          4 !  >     0   , #  !I;F9O961I=           "
    "                  !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9         "
    "                        !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S"
    ":7-?=&]O;                     !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97"
    "-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9       "
    "  !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F"
    "-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@          "
    "              !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V"
    "]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S"
    ":6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7"
    "-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S"
    ">6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D           "
    "     .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          "
    "X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-  .    .     8    (    !       "
    "   %    \"     $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     0         !0    @    !     P    $"
    "         $  # \"TQ,  .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-C8X    #@   # "
    "    &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $"
    "    #     0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:"
    "7-T          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0   "
    "      !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0        "
    " 0  ( ,3    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0    "
    "     !0    @               $         $          .    ,     8    (    !          %    \"                0         0"
    "          X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0      "
    "   !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %  "
    "  \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8"
    " #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    "
    "\"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #"
    "@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \""
    "     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0 "
    "   8    !         !     &    .2XR+C Q   .    4     8    (    !          %    \"     $    =     0         0    '0  "
    " #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   &    \"     0         !0    @    !    C@$   $         $ "
    "   (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL"
    "6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@"
    ",3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO"
    "=\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<F"
    "EN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #  "
    "   &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"       "
    "         0         0          X    P    !@    @    $          4    (               !         !          #@   #    "
    " &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "             X   #($0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960       "
    "!C;VUP:6QA=&EO;@ .    \\ ,   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&EL8"
    "71I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',        "
    "   !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          % "
    "   \"     $    '     0         0    !P   '1A<F=E=#$ #@   # !   &    \"     (         !0    @    !     0    $      "
    "   !0 $  <    !    #@   &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $    !     0         .  "
    "  0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    :     8    ( "
    "    0         %    \"     $    !     0         .    .     8    (    !          %    \"     $    '     0         0 "
    "   !P   '1A<F=E=#$ #@   %     &    \"     0         !0    @    !    '     $         $    !P    H,2]F<',I+R H<F]W<R"
    "HH8V]L<RLR*F)L:RDI      X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    "
    "\"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !"
    "          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $     "
    "     4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P    $         $ "
    "    <   !$969A=6QT  X   !X#0  !@    @    \"          4    (     0    $    !          4 !  (     0    @   !T87)G970"
    "Q  X    P#0  !@    @    \"          4    (     0    $    !          4 !  >     0   , #  !I;F9O961I=               "
    "              !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9             "
    "                    !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?"
    "=&]O;                     !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F"
    "5N8V@                           !S>7-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T"
    "<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9 "
    "    !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@              "
    "          !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N='"
    ")O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N"
    "                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V"
    "-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S>6YT"
    ":&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D               "
    " .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X   "
    " X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-  .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # \"TQ,  .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-C8X    #@   #     "
    "&    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    "
    "#     0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T "
    "         X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0       "
    "  !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  "
    "( ,3    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0        "
    " !0    @               $         $          .    ,     8    (    !          %    \"                0         0    "
    "      X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0         !"
    "0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \""
    "                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@ "
    "  #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"  "
    "   $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   "
    "$     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"   "
    "  0         !0    @    !    !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0    "
    "8    !         !     &    .2XR+C Q   .    4     8    (    !          %    \"     $    =     0         0    '0   #4"
    "Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   &    \"     0         !0    @    !    C@$   $         $    "
    "(X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S "
    "N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3("
    "@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\""
    "A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN="
    "&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     "
    "&    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"          "
    "      0         0          X    P    !@    @    $          4    (               !         !          #@   #     & "
    "   \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    ! "
    "    0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @     "
    "          "
  }
}
#Finite State Machines
#
#   Stateflow 80000019
#
#
Stateflow {
  machine {
    id			    1
    name		    "vipabandonedobj_bayer_sg"
    sfVersion		    80000019
    firstTarget		    18
  }
  chart {
    id			    2
    machine		    1
    name		    "Detect/Abandoned Object\nTracker/Abandoned Object\nTracker (EML)"
    windowPosition	    [345 762 161 328]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1200 1.25]
    treeNode		    [0 3 0 0]
    viewObj		    2
    ssIdHighWaterMark	    15
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "ObjTracker"
    }
    supportVariableSizing   0
    firstData		    4
    firstTransition	    16
    firstJunction	    15
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "%% This block implements an abandoned object tracker.\n%%\n%% Note:  Inputs that start with capit"
      "al letter are represented as ports\n%%        while inputs that start with lower case are mask parameters\n%%\n\n"
      "function [OutCount, OutBBox] = ObjTracker(Area, Centroid, BBox, Count, ...\n    areaChangeFraction, centroidChan"
      "geFraction, maxConsecutiveMiss, ...\n    minPersistenceRatio, alarmCount)\n\n% turn some inputs from percentages"
      " to fractions\nareaChangeFraction = areaChangeFraction/100;\ncentroidChangeFraction = centroidChangeFraction/100"
      ";\n\n% maximum number of objects is driven by output from Blob Analysis\nmaxNumTracks = length(Area);\n\n% Initi"
      "alize output variables\nOutCount = zeros(1,class(Count));\nOutBBox  = zeros(size(BBox),class(BBox));\n\n% Declar"
      "e integer valued, persistent elements of a Track\npersistent track;\nif isempty(track)\n    track = repmat(empty"
      "_track,1,maxNumTracks);\nend\n    \n%%%%%%%%%%%%%%%%%%%%%%%%%%% CORE ALGORITHM %%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n\n"
      "if Count % if blobs were found\n   % process tracks\n   \n   for i=1:double(Count) % scan through all the incomi"
      "ng blobs\n\n       % quantize the values that we'll be tracking\n       inCentroid = round(Centroid(:,i)/2);\n  "
      "     inArea     = round(double(Area(i))/2);\n       \n       found = false;\n       for j=1:maxNumTracks\n      "
      "     T = track(j);\n           if T.isTrackActive\n               trackArea     = double(T.area);\n             "
      "  trackCentroid = double(T.centroid);\n               \n               areaRatio = abs(trackArea - inArea)/(trac"
      "kArea+1);\n               centDiff  = inCentroid - trackCentroid;\n               centRatio = (centDiff'*centDif"
      "f)/inArea;\n                           \n               % does this object belong to an existing track?\n       "
      "        if (areaRatio < areaChangeFraction) && ...\n                  (centRatio < centroidChangeFraction)\n    "
      "              found = true;\n                  % update information about this object being tracked\n           "
      "       track(j).justHit = true;\n                  track(j).hitCount= track(j).hitCount + 1;\n                  "
      "break;\n               end\n           end\n       end\n       \n       if ~found % Then add to our list in firs"
      "t available position\n           for k=1:maxNumTracks\n               if ~track(k).isTrackActive\n              "
      "     break;\n               end\n           end\n           % fill track information\n           track(k).area ="
      " int32(inArea);\n           track(k).centroid = int32(inCentroid);\n           track(k).bbox = int32(BBox(:,i));"
      "\n           track(k).age = int32(1);\n           track(k).hitCount = int32(1);\n           track(k).missCount ="
      " int32(0);\n           \n           track(k).justHit = true;\n           track(k).isTrackActive = true;\n       "
      "end\n   end\nend\n\n% Age existing tracks.  Update hit/miss counts and see which tracks were\n% just hit.\nfor i"
      "=1:maxNumTracks\n    if track(i).isTrackActive % Only process for active entries in list\n        track(i).age ="
      " track(i).age + 1;\n        % Find all tracks that were justHit and reset justHit flag\n        % For the tracks"
      " that were just hit, increment hitCount and clear\n        % missCount for the tracks that were not just hit, in"
      "crement missCount\n        if track(i).justHit\n            track(i).justHit = false;\n            track(i).miss"
      "Count = int32(0); % clear consecutive misses\n        else\n            track(i).missCount = track(i).missCount "
      "+ 1;\n        end\n\n        % Mark track for deletion if:\n        %  * consecutive misses exceeds maxConsecuti"
      "veMiss\n        %  * ratio of hitCount to age drops below minPersistenceRatio\n        deleteMissFlag  = (track("
      "i).missCount > maxConsecutiveMiss);\n        deleteRatioFlag = (track(i).hitCount < track(i).age*...\n          "
      "  minPersistenceRatio);\n\n        if (deleteMissFlag || deleteRatioFlag)\n            track(i).isTrackActive = "
      "false;\n        end\n    end\n\n    % Determine which objects are stationary\n    if track(i).hitCount >= alarmC"
      "ount\n        OutCount = OutCount + 1;\n        OutBBox(:, OutCount) = track(i).bbox;\n    end\nend\n%----------"
      "--------------------------------------------------------------%\nfunction t = empty_track\n\nt.area          = i"
      "nt32(0);\nt.centroid      = int32([0; 0]);\nt.bbox          = int32([0;0;0;0]);\nt.age           = int32(0);\nt."
      "hitCount      = int32(0);\nt.missCount     = int32(0);\nt.justHit       = false;\nt.isTrackActive = false;\n"
      editorLayout	      "100 M4x1[353 242 1142 602]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  data {
    id			    4
    ssIdNumber		    4
    name		    "Area"
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 0 5]
  }
  data {
    id			    5
    ssIdNumber		    5
    name		    "OutCount"
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 4 6]
  }
  data {
    id			    6
    ssIdNumber		    6
    name		    "Centroid"
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 5 7]
  }
  data {
    id			    7
    ssIdNumber		    7
    name		    "BBox"
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 6 8]
  }
  data {
    id			    8
    ssIdNumber		    8
    name		    "Count"
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 7 9]
  }
  data {
    id			    9
    ssIdNumber		    9
    name		    "OutBBox"
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 8 10]
  }
  data {
    id			    10
    ssIdNumber		    10
    name		    "areaChangeFraction"
    scope		    PARAMETER_DATA
    initFromWorkspace	    1
    paramIndexForInitFromWorkspace 1
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 9 11]
  }
  data {
    id			    11
    ssIdNumber		    11
    name		    "centroidChangeFraction"
    scope		    PARAMETER_DATA
    initFromWorkspace	    1
    paramIndexForInitFromWorkspace 2
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 10 12]
  }
  data {
    id			    12
    ssIdNumber		    12
    name		    "maxConsecutiveMiss"
    scope		    PARAMETER_DATA
    initFromWorkspace	    1
    paramIndexForInitFromWorkspace 3
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 11 13]
  }
  data {
    id			    13
    ssIdNumber		    13
    name		    "minPersistenceRatio"
    scope		    PARAMETER_DATA
    initFromWorkspace	    1
    paramIndexForInitFromWorkspace 4
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 12 14]
  }
  data {
    id			    14
    ssIdNumber		    14
    name		    "alarmCount"
    scope		    PARAMETER_DATA
    initFromWorkspace	    1
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      unit {
	name			"inherit"
      }
    }
    dataType		    "Inherit: Same as Simulink"
    linkNode		    [2 13 0]
  }
  junction {
    id			    15
    position		    [23.5747 49.5747 7]
    chart		    2
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
    linkNode		    [2 0 0]
  }
  transition {
    id			    16
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      15
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
    linkNode		    [2 0 0]
  }
  instance {
    id			    17
    machine		    1
    name		    "Detect/Abandoned Object\nTracker/Abandoned Object\nTracker (EML)"
    chart		    2
  }
  target {
    id			    18
    machine		    1
    name		    "sfun"
    codeFlags		    ""
    linkNode		    [1 0 19]
  }
  target {
    id			    19
    machine		    1
    name		    "rtw"
    codeFlags		    " comments=1 statebitsets=1 databitsets=1 emitlogicalops=1 elseifdetection=1 constantfolding=1 redu"
    "ndantloadelimination=0 preservenames=0 preservenameswithparent=0 exportcharts=0"
    linkNode		    [1 18 0]
  }
}
