Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:15:04 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/mul_fixed_top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (564)
6. checking no_output_delay (292)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (564)
--------------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (292)
---------------------------------
 There are 292 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.125        0.000                      0                12493        0.256        0.000                      0                12493       24.500        0.000                       0                  3905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             24.125        0.000                      0                12493        0.256        0.000                      0                12493       24.500        0.000                       0                  3905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       24.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.125ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.900ns  (logic 13.444ns (51.907%)  route 12.456ns (48.093%))
  Logic Levels:           39  (CARRY4=21 LUT2=1 LUT3=8 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[18]/Q
                         net (fo=141, unplaced)       1.073     2.564    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.859 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__194_i_1__8/O
                         net (fo=1, unplaced)         0.473     3.332    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/DI[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.728 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__194/CO[3]
                         net (fo=1, unplaced)         0.009     3.737    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__194_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.074 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__195/O[1]
                         net (fo=1, unplaced)         0.715     4.789    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__195_n_6
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     5.673 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__240/O[2]
                         net (fo=2, unplaced)         0.433     6.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__240_n_5
                         LUT3 (Prop_lut3_I1_O)        0.301     6.407 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258_i_1__8/O
                         net (fo=2, unplaced)         0.460     6.867    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258_i_1__8_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.991 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258_i_5__8/O
                         net (fo=1, unplaced)         0.000     6.991    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258_i_5__8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.367 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258/CO[3]
                         net (fo=1, unplaced)         0.000     7.367    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__258_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.704 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[1]
                         net (fo=1, unplaced)         0.715     8.419    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_877
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     9.303 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, unplaced)         0.452     9.755    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
                         LUT2 (Prop_lut2_I1_O)        0.301    10.056 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, unplaced)         0.000    10.056    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.664 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, unplaced)         0.481    11.145    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
                         LUT3 (Prop_lut3_I1_O)        0.295    11.440 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, unplaced)         0.650    12.090    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    12.656 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, unplaced)         0.433    13.089    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
                         LUT3 (Prop_lut3_I0_O)        0.301    13.390 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, unplaced)         0.460    13.850    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.974 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, unplaced)         0.000    13.974    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.350 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.350    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.582 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[0]
                         net (fo=4, unplaced)         0.335    14.917    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.295    15.212 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_39/O
                         net (fo=2, unplaced)         0.650    15.862    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    16.428 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, unplaced)         0.470    16.898    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
                         LUT3 (Prop_lut3_I1_O)        0.301    17.199 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, unplaced)         0.467    17.666    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
                         LUT5 (Prop_lut5_I1_O)        0.124    17.790 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, unplaced)         0.460    18.250    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    18.374 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_18/O
                         net (fo=1, unplaced)         0.000    18.374    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_18_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.750 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.009    18.759    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.876 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    18.876    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    19.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[3]
                         net (fo=3, unplaced)         0.636    19.843    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[10]
                         LUT3 (Prop_lut3_I1_O)        0.307    20.150 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_14/O
                         net (fo=2, unplaced)         0.460    20.610    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    20.734 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_5/O
                         net (fo=2, unplaced)         0.430    21.164    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    21.288 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_9/O
                         net (fo=1, unplaced)         0.000    21.288    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[15]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.801 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    21.801    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.132 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/O[3]
                         net (fo=3, unplaced)         0.636    22.768    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[19]
                         LUT3 (Prop_lut3_I2_O)        0.307    23.075 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_69/O
                         net (fo=2, unplaced)         0.460    23.535    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_69_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    23.659 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_73/O
                         net (fo=1, unplaced)         0.000    23.659    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_73_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.172 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000    24.172    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    24.503 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[3]
                         net (fo=2, unplaced)         0.629    25.132    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[3]
                         LUT3 (Prop_lut3_I0_O)        0.307    25.439 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_9/O
                         net (fo=2, unplaced)         0.460    25.899    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_9_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_13/O
                         net (fo=1, unplaced)         0.000    26.023    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.536 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    26.536    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.873 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    26.873    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[33]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -26.873    
  -------------------------------------------------------------------
                         slack                                 24.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/ap_done
                         LUT3 (Prop_lut3_I2_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116               bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U47/dout__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         25.000      24.500               bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         25.000      24.500               bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



