Perfect â€” this is a **classic Day-34 error**, and your simulator is 100% correct.

Letâ€™s fix it **cleanly**, and Iâ€™ll also lock the **concept** so you never trip on this again.

---

# âŒ Error Root Cause (Very Important)

```
ERROR: 'factory' is not declared
```

### Why this happens

In **UVM**, there is **NO implicit variable named `factory`**.

Unlike some tutorials, **Xilinx/XSim does NOT auto-declare it**.

So this line is illegal in your toolchain:

```systemverilog
factory.set_type_override_by_type(...);
```

---

# âœ… Correct & Portable Way (BEST PRACTICE)

UVM provides the factory as a **singleton**.

You must explicitly fetch it.

---

## âœ… FIX #1 (Recommended)

### ğŸ”§ Correct code in `my_test.sv`

```systemverilog
class my_test extends uvm_test;
  `uvm_component_utils(my_test)

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    // Day-33 config
    uvm_config_db#(mode_e)::set(
      this, "env.vseqr", "mode", SANITY
    );

    // âœ… Day-34: Get factory handle explicitly
    uvm_factory f;
    f = uvm_factory::get();

    f.set_type_override_by_type(
      sanity_traffic_seq::get_type(),
      error_traffic_seq::get_type()
    );

    `uvm_info("FACTORY", "SANITY replaced with ERROR traffic", UVM_LOW)
  endfunction
endclass
```

âœ” Works on **XSim**
âœ” Works on **Questa**
âœ” Works on **VCS**
âœ” Interview-safe

---

## âŒ Why some examples use `factory` directly

Some simulators inject:

```systemverilog
uvm_factory factory;
```

behind the scenes.

âš ï¸ **XSim does NOT**
âš ï¸ Relying on it is **non-portable**

---

# ğŸ§  INTERVIEW-GRADE UNDERSTANDING

### The Factory is:

* A **global singleton**
* Accessed via:

```systemverilog
uvm_factory::get()
```

### NOT:

* A variable
* A class member
* A macro

---

# ğŸ” Optional Debug (Recommended Once)

After override, add:

```systemverilog
f.print();
```

Youâ€™ll see:

```
Type Overrides:
  sanity_traffic_seq -> error_traffic_seq
```

ğŸ“Œ This proves the override is registered **before run_phase**.

---

# âœ… Expected Output AFTER FIX

Even with:

```systemverilog
mode = SANITY;
```

You should now see:

```
[LAYERED_VSEQ] Policy: SANITY
[ERROR_SEQ] Error traffic running
[DUT] Data Received = 255
```

ğŸš€ **Factory override confirmed**

---

# ğŸ§  One-Line Memory Hook (LOCK THIS)

> â `factory` is not magic â€” always use `uvm_factory::get()` â

---

## ğŸ”œ Next (ONLY after this runs)

ğŸ“… **Day-35: Scoreboard Architecture + Analysis FIFOs + Phase-Aligned Sampling**

But **first**:
ğŸ‘‰ Apply the fix
ğŸ‘‰ Re-run
ğŸ‘‰ Paste **only** the first 10â€“15 lines showing `[ERROR_SEQ]`

We stay strict and clean.
