// Seed: 2676118973
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    output wor id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9
);
  uwire id_11 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    input wire id_9,
    input wand id_10,
    input logic id_11,
    input supply0 id_12,
    input tri0 id_13,
    output uwire id_14,
    output tri id_15,
    output supply1 id_16,
    input logic id_17
);
  assign id_5 = id_9;
  logic id_19;
  assign id_1 = id_10 - 1;
  logic id_20;
  wire  id_21;
  initial begin
    id_19 <= id_11;
    id_20 = id_17;
  end
  module_0(
      id_7, id_13, id_2, id_8, id_2, id_3, id_14, id_12, id_0, id_10
  );
  wire id_22;
  assign id_19 = 1;
  always @(1 + id_2 or negedge id_6) id_20 = id_19;
  wire id_23;
  wire id_24;
endmodule
