Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  4 19:33:20 2025
| Host         : DESKTOP-NG8FN4D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dsp48a1_timing_summary_routed.rpt -pb dsp48a1_timing_summary_routed.pb -rpx dsp48a1_timing_summary_routed.rpx -warn_on_violation
| Design       : dsp48a1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.447        0.000                      0                  125        0.204        0.000                      0                  125        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.447        0.000                      0                  125        0.204        0.000                      0                  125        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_REG/in_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.154ns (40.510%)  route 3.163ns (59.490%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.418 r  OPMODE_REG/in_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.418    OPMODE_REG/in_reg_reg[39]_i_11_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.507 r  OPMODE_REG/in_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.507    OPMODE_REG/in_reg_reg[43]_i_11_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.737 r  OPMODE_REG/in_reg_reg[47]_i_11/O[1]
                         net (fo=1, routed)           0.387     8.124    OPMODE_REG/P_in2[45]
    SLICE_X160Y195       LUT4 (Prop_lut4_I3_O)        0.225     8.349 r  OPMODE_REG/in_reg[47]_i_8/O
                         net (fo=1, routed)           0.000     8.349    OPMODE_REG/in_reg[47]_i_8_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.761 r  OPMODE_REG/in_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.761    OPMODE_REG/in_reg_reg[47]_i_1_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     8.931 r  OPMODE_REG/in_reg_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.812     9.743    CYO_REG/P_in0[0]
    SLICE_X156Y194       FDRE                                         r  CYO_REG/in_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    CYO_REG/CLK
    SLICE_X156Y194       FDRE                                         r  CYO_REG/in_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.230    14.407    
                         clock uncertainty           -0.035    14.372    
    SLICE_X156Y194       FDRE (Setup_fdre_C_D)       -0.181    14.191    CYO_REG/in_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_REG/in_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.399ns (32.296%)  route 2.933ns (67.704%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[6]/Q
                         net (fo=18, routed)          1.009     5.776    D_REG/in_reg_reg[6]_0[0]
    SLICE_X156Y191       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.469     6.245 r  D_REG/in_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.245    D_REG/in_reg_reg[3]_i_2_n_0
    SLICE_X156Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.334 r  D_REG/in_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.334    D_REG/in_reg_reg[7]_i_2_n_0
    SLICE_X156Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.423 r  D_REG/in_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.423    D_REG/in_reg_reg[11]_i_2_n_0
    SLICE_X156Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.604 r  D_REG/in_reg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.591     7.195    OPMODE_REG/in_reg_reg[15][2]
    SLICE_X157Y193       LUT3 (Prop_lut3_I0_O)        0.230     7.425 r  OPMODE_REG/in_reg[14]_i_1/O
                         net (fo=4, routed)           1.333     8.758    M_REG/in_reg_reg[4][14]
    DSP48_X8Y76          DSP48E1                                      r  M_REG/in_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.305    14.195    M_REG/CLK
    DSP48_X8Y76          DSP48E1                                      r  M_REG/in_reg_reg/CLK
                         clock pessimism              0.215    14.410    
                         clock uncertainty           -0.035    14.375    
    DSP48_X8Y76          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.254    14.121    M_REG/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_REG/in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 2.154ns (47.815%)  route 2.351ns (52.185%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.418 r  OPMODE_REG/in_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.418    OPMODE_REG/in_reg_reg[39]_i_11_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.507 r  OPMODE_REG/in_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.507    OPMODE_REG/in_reg_reg[43]_i_11_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.737 r  OPMODE_REG/in_reg_reg[47]_i_11/O[1]
                         net (fo=1, routed)           0.387     8.124    OPMODE_REG/P_in2[45]
    SLICE_X160Y195       LUT4 (Prop_lut4_I3_O)        0.225     8.349 r  OPMODE_REG/in_reg[47]_i_8/O
                         net (fo=1, routed)           0.000     8.349    OPMODE_REG/in_reg[47]_i_8_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.761 r  OPMODE_REG/in_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.761    OPMODE_REG/in_reg_reg[47]_i_1_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     8.931 r  OPMODE_REG/in_reg_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     8.931    CYO_REG/P_in0[0]
    SLICE_X160Y196       FDRE                                         r  CYO_REG/in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    CYO_REG/CLK
    SLICE_X160Y196       FDRE                                         r  CYO_REG/in_reg_reg[0]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y196       FDRE (Setup_fdre_C_D)        0.049    14.407    CYO_REG/in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 2.129ns (47.524%)  route 2.351ns (52.476%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.672 r  OPMODE_REG/in_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.672    OPMODE_REG/in_reg_reg[43]_i_1_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.906 r  OPMODE_REG/in_reg_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.906    P_REG/D[47]
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[47]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 2.125ns (47.477%)  route 2.351ns (52.523%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.672 r  OPMODE_REG/in_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.672    OPMODE_REG/in_reg_reg[43]_i_1_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.902 r  OPMODE_REG/in_reg_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.902    P_REG/D[45]
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[45]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.076ns (46.895%)  route 2.351ns (53.105%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.672 r  OPMODE_REG/in_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.672    OPMODE_REG/in_reg_reg[43]_i_1_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.853 r  OPMODE_REG/in_reg_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.853    P_REG/D[46]
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[46]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 2.054ns (46.630%)  route 2.351ns (53.370%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.672 r  OPMODE_REG/in_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.672    OPMODE_REG/in_reg_reg[43]_i_1_n_0
    SLICE_X160Y195       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.831 r  OPMODE_REG/in_reg_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.831    P_REG/D[44]
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y195       FDRE                                         r  P_REG/in_reg_reg[44]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 2.040ns (46.460%)  route 2.351ns (53.540%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.817 r  OPMODE_REG/in_reg_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.817    P_REG/D[43]
    SLICE_X160Y194       FDRE                                         r  P_REG/in_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y194       FDRE                                         r  P_REG/in_reg_reg[43]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y194       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.036ns (46.411%)  route 2.351ns (53.589%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X156Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[0]/Q
                         net (fo=96, routed)          1.964     6.731    OPMODE_REG/in_reg_reg_n_0_[0]
    SLICE_X161Y192       LUT5 (Prop_lut5_I2_O)        0.097     6.828 r  OPMODE_REG/in_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     6.828    OPMODE_REG/in_reg[31]_i_17_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.240 r  OPMODE_REG/in_reg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.240    OPMODE_REG/in_reg_reg[31]_i_11_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.329 r  OPMODE_REG/in_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.329    OPMODE_REG/in_reg_reg[35]_i_11_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.559 r  OPMODE_REG/in_reg_reg[39]_i_11/O[1]
                         net (fo=1, routed)           0.387     7.946    OPMODE_REG/P_in2[37]
    SLICE_X160Y193       LUT4 (Prop_lut4_I3_O)        0.225     8.171 r  OPMODE_REG/in_reg[39]_i_8/O
                         net (fo=1, routed)           0.000     8.171    OPMODE_REG/in_reg[39]_i_8_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.583 r  OPMODE_REG/in_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    OPMODE_REG/in_reg_reg[39]_i_1_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.813 r  OPMODE_REG/in_reg_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.813    P_REG/D[41]
    SLICE_X160Y194       FDRE                                         r  P_REG/in_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X160Y194       FDRE                                         r  P_REG/in_reg_reg[41]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X160Y194       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/in_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 OPMODE_REG/in_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_REG/in_reg_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.221ns (30.084%)  route 2.838ns (69.916%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.381     4.426    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.341     4.767 r  OPMODE_REG/in_reg_reg[6]/Q
                         net (fo=18, routed)          1.009     5.776    D_REG/in_reg_reg[6]_0[0]
    SLICE_X156Y191       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.469     6.245 r  D_REG/in_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.245    D_REG/in_reg_reg[3]_i_2_n_0
    SLICE_X156Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.426 r  D_REG/in_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.590     7.016    OPMODE_REG/in_reg_reg[7]_0[2]
    SLICE_X157Y191       LUT3 (Prop_lut3_I0_O)        0.230     7.246 r  OPMODE_REG/in_reg[6]_i_1/O
                         net (fo=4, routed)           1.239     8.485    M_REG/in_reg_reg[4][6]
    DSP48_X8Y76          DSP48E1                                      r  M_REG/in_reg_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.305    14.195    M_REG/CLK
    DSP48_X8Y76          DSP48E1                                      r  M_REG/in_reg_reg/CLK
                         clock pessimism              0.215    14.410    
                         clock uncertainty           -0.035    14.375    
    DSP48_X8Y76          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.254    14.121    M_REG/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI_REG/in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.912%)  route 0.124ns (40.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[5]/Q
                         net (fo=1, routed)           0.124     1.899    CYI_REG/Q[0]
    SLICE_X159Y185       LUT4 (Prop_lut4_I2_O)        0.045     1.944 r  CYI_REG/in_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    CYI_REG/in_reg[0]_i_1__0_n_0
    SLICE_X159Y185       FDRE                                         r  CYI_REG/in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    CYI_REG/CLK
    SLICE_X159Y185       FDRE                                         r  CYI_REG/in_reg_reg[0]/C
                         clock pessimism             -0.506     1.648    
    SLICE_X159Y185       FDRE (Hold_fdre_C_D)         0.091     1.739    CYI_REG/in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.252ns (55.824%)  route 0.199ns (44.176%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[7]/Q
                         net (fo=50, routed)          0.199     1.974    OPMODE_REG/opmode_out[7]
    SLICE_X160Y185       LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  OPMODE_REG/in_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     2.019    OPMODE_REG/in_reg[7]_i_7_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.085 r  OPMODE_REG/in_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.085    P_REG/D[6]
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[6]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X160Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.285ns (58.834%)  route 0.199ns (41.166%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[7]/Q
                         net (fo=50, routed)          0.199     1.974    OPMODE_REG/opmode_out[7]
    SLICE_X160Y185       LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  OPMODE_REG/in_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     2.019    OPMODE_REG/in_reg[7]_i_7_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.118 r  OPMODE_REG/in_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.118    P_REG/D[7]
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[7]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X160Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 CYI_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.256ns (52.148%)  route 0.235ns (47.852%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI_REG/CLK
    SLICE_X159Y185       FDRE                                         r  CYI_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI_REG/in_reg_reg[0]/Q
                         net (fo=4, routed)           0.235     2.009    OPMODE_REG/CYI_out
    SLICE_X160Y184       LUT3 (Prop_lut3_I2_O)        0.045     2.054 r  OPMODE_REG/in_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     2.054    OPMODE_REG/in_reg[3]_i_10_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.124 r  OPMODE_REG/in_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.124    P_REG/D[0]
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    P_REG/CLK
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[0]/C
                         clock pessimism             -0.483     1.671    
    SLICE_X160Y184       FDRE (Hold_fdre_C_D)         0.105     1.776    P_REG/in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 CYI_REG/in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.292ns (55.418%)  route 0.235ns (44.582%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI_REG/CLK
    SLICE_X159Y185       FDRE                                         r  CYI_REG/in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI_REG/in_reg_reg[0]/Q
                         net (fo=4, routed)           0.235     2.009    OPMODE_REG/CYI_out
    SLICE_X160Y184       LUT3 (Prop_lut3_I2_O)        0.045     2.054 r  OPMODE_REG/in_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     2.054    OPMODE_REG/in_reg[3]_i_10_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.160 r  OPMODE_REG/in_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.160    P_REG/D[1]
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    P_REG/CLK
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[1]/C
                         clock pessimism             -0.483     1.671    
    SLICE_X160Y184       FDRE (Hold_fdre_C_D)         0.105     1.776    P_REG/in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 P_REG/in_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.297ns (57.640%)  route 0.218ns (42.360%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.644     1.636    P_REG/CLK
    SLICE_X160Y189       FDRE                                         r  P_REG/in_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y189       FDRE (Prop_fdre_C_Q)         0.141     1.777 r  P_REG/in_reg_reg[22]/Q
                         net (fo=5, routed)           0.123     1.900    OPMODE_REG/in_reg_reg[47][22]
    SLICE_X162Y190       LUT5 (Prop_lut5_I4_O)        0.045     1.945 r  OPMODE_REG/in_reg[23]_i_12/O
                         net (fo=1, routed)           0.095     2.041    OPMODE_REG/x_out[22]
    SLICE_X160Y189       LUT4 (Prop_lut4_I2_O)        0.045     2.086 r  OPMODE_REG/in_reg[23]_i_7/O
                         net (fo=1, routed)           0.000     2.086    OPMODE_REG/in_reg[23]_i_7_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.152 r  OPMODE_REG/in_reg_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.152    P_REG/D[22]
    SLICE_X160Y189       FDRE                                         r  P_REG/in_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/CLK
    SLICE_X160Y189       FDRE                                         r  P_REG/in_reg_reg[22]/C
                         clock pessimism             -0.522     1.636    
    SLICE_X160Y189       FDRE (Hold_fdre_C_D)         0.105     1.741    P_REG/in_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.355ns (64.031%)  route 0.199ns (35.969%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[7]/Q
                         net (fo=50, routed)          0.199     1.974    OPMODE_REG/opmode_out[7]
    SLICE_X160Y185       LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  OPMODE_REG/in_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     2.019    OPMODE_REG/in_reg[7]_i_7_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.134 r  OPMODE_REG/in_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.134    OPMODE_REG/in_reg_reg[7]_i_1_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.188 r  OPMODE_REG/in_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.188    P_REG/D[8]
    SLICE_X160Y186       FDRE                                         r  P_REG/in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X160Y186       FDRE                                         r  P_REG/in_reg_reg[8]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X160Y186       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 P_REG/in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.297ns (56.762%)  route 0.226ns (43.238%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.642     1.634    P_REG/CLK
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y184       FDRE (Prop_fdre_C_Q)         0.141     1.775 r  P_REG/in_reg_reg[2]/Q
                         net (fo=5, routed)           0.131     1.906    OPMODE_REG/in_reg_reg[47][2]
    SLICE_X162Y185       LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  OPMODE_REG/in_reg[3]_i_14/O
                         net (fo=1, routed)           0.095     2.047    OPMODE_REG/x_out[2]
    SLICE_X160Y184       LUT4 (Prop_lut4_I2_O)        0.045     2.092 r  OPMODE_REG/in_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     2.092    OPMODE_REG/in_reg[3]_i_8_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.158 r  OPMODE_REG/in_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.158    P_REG/D[2]
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    P_REG/CLK
    SLICE_X160Y184       FDRE                                         r  P_REG/in_reg_reg[2]/C
                         clock pessimism             -0.520     1.634    
    SLICE_X160Y184       FDRE (Hold_fdre_C_D)         0.105     1.739    P_REG/in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.366ns (64.731%)  route 0.199ns (35.269%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[7]/Q
                         net (fo=50, routed)          0.199     1.974    OPMODE_REG/opmode_out[7]
    SLICE_X160Y185       LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  OPMODE_REG/in_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     2.019    OPMODE_REG/in_reg[7]_i_7_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.134 r  OPMODE_REG/in_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.134    OPMODE_REG/in_reg_reg[7]_i_1_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.199 r  OPMODE_REG/in_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.199    P_REG/D[10]
    SLICE_X160Y186       FDRE                                         r  P_REG/in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X160Y186       FDRE                                         r  P_REG/in_reg_reg[10]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X160Y186       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/in_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 OPMODE_REG/in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.251ns (43.536%)  route 0.326ns (56.464%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    OPMODE_REG/CLK
    SLICE_X157Y185       FDRE                                         r  OPMODE_REG/in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  OPMODE_REG/in_reg_reg[7]/Q
                         net (fo=50, routed)          0.326     2.100    OPMODE_REG/opmode_out[7]
    SLICE_X160Y185       LUT4 (Prop_lut4_I1_O)        0.045     2.145 r  OPMODE_REG/in_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     2.145    OPMODE_REG/in_reg[7]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.210 r  OPMODE_REG/in_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.210    P_REG/D[5]
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X160Y185       FDRE                                         r  P_REG/in_reg_reg[5]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X160Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y76     M_REG/in_reg_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y189  A1_REG/in_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y192  A1_REG/in_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y192  A1_REG/in_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y192  A1_REG/in_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y192  A1_REG/in_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y192  A1_REG/in_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y192  A1_REG/in_reg_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y192  A1_REG/in_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  C_REG/in_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  C_REG/in_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  C_REG/in_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y181  C_REG/in_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/in_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/in_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/in_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/in_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/in_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y185  B1_REG/in_reg_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y189  A1_REG/in_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y189  A1_REG/in_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y189  A1_REG/in_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y187  B1_REG/in_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y187  B1_REG/in_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y187  B1_REG/in_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y190  B1_REG/in_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y190  B1_REG/in_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y190  B1_REG/in_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y188  B1_REG/in_reg_reg[15]_lopt_replica/C



