library ieee;
use ieee.std_logic_1164.all;
library std;
use std.standard.all;

entity Div_2 is
  port (clk: in std_logic; Y: out std_logic);
end entity;

architecture WhatDoYouCare of Div_2 is
	component D_FF is
  		port (D, CLK: in std_logic; Q,Q1: out std_logic);
	end component;
	signal p,k,a : std_logic := '0';;
begin 
	---p <= X;
	DF_0: D_FF port map(p,clk,k,p);
	Y <= k;	
end WhatDoYouCare;
