
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+86 (git sha1 c8a552aa4, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `write1_simcell.ys' --

1. Executing Verilog-2005 frontend: simcells.v
Parsing Verilog input from `simcells.v' to AST representation.
verilog frontend filename simcells.v
simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

2. Executing MV backend.
/* Generated by Yosys_expr based on Yosys 0.58+86 (git sha1 c8a552aa4, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

3. Executing Verilog-2005 frontend: /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
Parsing Verilog input from `/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v' to AST representation.
verilog frontend filename /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865 in module \$_DLATCHSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861 in module \$_DLATCHSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857 in module \$_DLATCHSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853 in module \$_DLATCHSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849 in module \$_DLATCHSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845 in module \$_DLATCHSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841 in module \$_DLATCHSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837 in module \$_DLATCHSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834 in module \$_DLATCH_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831 in module \$_DLATCH_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828 in module \$_DLATCH_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825 in module \$_DLATCH_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822 in module \$_DLATCH_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819 in module \$_DLATCH_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816 in module \$_DLATCH_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813 in module \$_DLATCH_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806 in module \$_SDFFCE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803 in module \$_SDFFCE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800 in module \$_SDFFCE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797 in module \$_SDFFCE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794 in module \$_SDFFCE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791 in module \$_SDFFCE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788 in module \$_SDFFCE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785 in module \$_SDFFCE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782 in module \$_SDFFCE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779 in module \$_SDFFCE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776 in module \$_SDFFCE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773 in module \$_SDFFCE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770 in module \$_SDFFCE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767 in module \$_SDFFCE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764 in module \$_SDFFCE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761 in module \$_SDFFCE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758 in module \$_SDFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755 in module \$_SDFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752 in module \$_SDFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749 in module \$_SDFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746 in module \$_SDFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743 in module \$_SDFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740 in module \$_SDFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737 in module \$_SDFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734 in module \$_SDFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731 in module \$_SDFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728 in module \$_SDFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725 in module \$_SDFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722 in module \$_SDFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719 in module \$_SDFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716 in module \$_SDFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713 in module \$_SDFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711 in module \$_SDFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709 in module \$_SDFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707 in module \$_SDFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705 in module \$_SDFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703 in module \$_SDFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701 in module \$_SDFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699 in module \$_SDFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697 in module \$_SDFF_NN0_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693 in module \$_DFFSRE_PPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689 in module \$_DFFSRE_PPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685 in module \$_DFFSRE_PPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681 in module \$_DFFSRE_PPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677 in module \$_DFFSRE_PNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673 in module \$_DFFSRE_PNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669 in module \$_DFFSRE_PNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665 in module \$_DFFSRE_PNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661 in module \$_DFFSRE_NPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657 in module \$_DFFSRE_NPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653 in module \$_DFFSRE_NPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649 in module \$_DFFSRE_NPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645 in module \$_DFFSRE_NNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641 in module \$_DFFSRE_NNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637 in module \$_DFFSRE_NNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633 in module \$_DFFSRE_NNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630 in module \$_DFFSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627 in module \$_DFFSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624 in module \$_DFFSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621 in module \$_DFFSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618 in module \$_DFFSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615 in module \$_DFFSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612 in module \$_DFFSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609 in module \$_DFFSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606 in module \$_ALDFFE_PPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603 in module \$_ALDFFE_PPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600 in module \$_ALDFFE_PNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597 in module \$_ALDFFE_PNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594 in module \$_ALDFFE_NPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591 in module \$_ALDFFE_NPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588 in module \$_ALDFFE_NNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585 in module \$_ALDFFE_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583 in module \$_ALDFF_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581 in module \$_ALDFF_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579 in module \$_ALDFF_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577 in module \$_ALDFF_NN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574 in module \$_DFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571 in module \$_DFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568 in module \$_DFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565 in module \$_DFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562 in module \$_DFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559 in module \$_DFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556 in module \$_DFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553 in module \$_DFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550 in module \$_DFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547 in module \$_DFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544 in module \$_DFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541 in module \$_DFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538 in module \$_DFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535 in module \$_DFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532 in module \$_DFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529 in module \$_DFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527 in module \$_DFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525 in module \$_DFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523 in module \$_DFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521 in module \$_DFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519 in module \$_DFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517 in module \$_DFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515 in module \$_DFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513 in module \$_DFF_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502 in module \$_SR_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499 in module \$_SR_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496 in module \$_SR_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493 in module \$_SR_NN_.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 2 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \S in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \R in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \S in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \R in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \S in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \R in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \S in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \R in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \S in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \R in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \S in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \R in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \S in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \R in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \S in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \R in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \S in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \R in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \S in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \R in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \S in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \R in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \S in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \R in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \S in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \R in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \S in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \R in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \S in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \R in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \S in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \R in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \S in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \R in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \S in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \R in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \S in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \R in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \S in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \R in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \S in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \R in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \S in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \R in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \S in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \R in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \S in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \L in `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Found async reset \L in `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Found async reset \L in `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Found async reset \L in `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Found async reset \L in `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Found async reset \L in `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Found async reset \L in `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Found async reset \L in `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Found async reset \L in `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Found async reset \L in `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Found async reset \L in `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Found async reset \L in `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Found async reset \R in `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Found async reset \R in `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Found async reset \R in `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Found async reset \R in `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Found async reset \R in `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Found async reset \R in `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Found async reset \R in `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Found async reset \R in `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Found async reset \R in `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Found async reset \R in `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Found async reset \R in `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Found async reset \R in `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Found async reset \R in `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Found async reset \R in `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Found async reset \R in `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Found async reset \R in `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Found async reset \R in `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
Found async reset \R in `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
Found async reset \R in `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
Found async reset \R in `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
Found async reset \R in `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
Found async reset \R in `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
Found async reset \R in `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
Found async reset \R in `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~166 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
Creating decoders for process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
Creating decoders for process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
     1/1: $0\Q[0:0]

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\$_DLATCHSR_PPP_.\Q' from process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865': $auto$proc_dlatch.cc:432:proc_dlatch$1295
Latch inferred for signal `\$_DLATCHSR_PPN_.\Q' from process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861': $auto$proc_dlatch.cc:432:proc_dlatch$1322
Latch inferred for signal `\$_DLATCHSR_PNP_.\Q' from process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857': $auto$proc_dlatch.cc:432:proc_dlatch$1349
Latch inferred for signal `\$_DLATCHSR_PNN_.\Q' from process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853': $auto$proc_dlatch.cc:432:proc_dlatch$1376
Latch inferred for signal `\$_DLATCHSR_NPP_.\Q' from process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849': $auto$proc_dlatch.cc:432:proc_dlatch$1403
Latch inferred for signal `\$_DLATCHSR_NPN_.\Q' from process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845': $auto$proc_dlatch.cc:432:proc_dlatch$1430
Latch inferred for signal `\$_DLATCHSR_NNP_.\Q' from process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841': $auto$proc_dlatch.cc:432:proc_dlatch$1457
Latch inferred for signal `\$_DLATCHSR_NNN_.\Q' from process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837': $auto$proc_dlatch.cc:432:proc_dlatch$1484
Latch inferred for signal `\$_DLATCH_PP1_.\Q' from process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834': $auto$proc_dlatch.cc:432:proc_dlatch$1503
Latch inferred for signal `\$_DLATCH_PP0_.\Q' from process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831': $auto$proc_dlatch.cc:432:proc_dlatch$1522
Latch inferred for signal `\$_DLATCH_PN1_.\Q' from process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828': $auto$proc_dlatch.cc:432:proc_dlatch$1541
Latch inferred for signal `\$_DLATCH_PN0_.\Q' from process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825': $auto$proc_dlatch.cc:432:proc_dlatch$1560
Latch inferred for signal `\$_DLATCH_NP1_.\Q' from process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822': $auto$proc_dlatch.cc:432:proc_dlatch$1579
Latch inferred for signal `\$_DLATCH_NP0_.\Q' from process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819': $auto$proc_dlatch.cc:432:proc_dlatch$1598
Latch inferred for signal `\$_DLATCH_NN1_.\Q' from process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816': $auto$proc_dlatch.cc:432:proc_dlatch$1617
Latch inferred for signal `\$_DLATCH_NN0_.\Q' from process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813': $auto$proc_dlatch.cc:432:proc_dlatch$1636
Latch inferred for signal `\$_DLATCH_P_.\Q' from process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811': $auto$proc_dlatch.cc:432:proc_dlatch$1647
Latch inferred for signal `\$_DLATCH_N_.\Q' from process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809': $auto$proc_dlatch.cc:432:proc_dlatch$1658
Latch inferred for signal `\$_SR_PP_.\Q' from process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502': $auto$proc_dlatch.cc:432:proc_dlatch$1677
Latch inferred for signal `\$_SR_PN_.\Q' from process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499': $auto$proc_dlatch.cc:432:proc_dlatch$1696
Latch inferred for signal `\$_SR_NP_.\Q' from process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496': $auto$proc_dlatch.cc:432:proc_dlatch$1715
Latch inferred for signal `\$_SR_NN_.\Q' from process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493': $auto$proc_dlatch.cc:432:proc_dlatch$1734

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\$_SDFFCE_PP1P_.\Q' using process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP1N_.\Q' using process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0P_.\Q' using process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0N_.\Q' using process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1P_.\Q' using process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1N_.\Q' using process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0P_.\Q' using process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0N_.\Q' using process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\$_SDFFCE_NP1P_.\Q' using process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
  created $dff cell `$procdff$1743' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP1N_.\Q' using process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
  created $dff cell `$procdff$1744' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0P_.\Q' using process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
  created $dff cell `$procdff$1745' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0N_.\Q' using process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
  created $dff cell `$procdff$1746' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1P_.\Q' using process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
  created $dff cell `$procdff$1747' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1N_.\Q' using process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
  created $dff cell `$procdff$1748' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0P_.\Q' using process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
  created $dff cell `$procdff$1749' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0N_.\Q' using process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
  created $dff cell `$procdff$1750' with negative edge clock.
Creating register for signal `\$_SDFFE_PP1P_.\Q' using process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\$_SDFFE_PP1N_.\Q' using process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0P_.\Q' using process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0N_.\Q' using process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1P_.\Q' using process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1N_.\Q' using process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0P_.\Q' using process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0N_.\Q' using process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\$_SDFFE_NP1P_.\Q' using process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
  created $dff cell `$procdff$1759' with negative edge clock.
Creating register for signal `\$_SDFFE_NP1N_.\Q' using process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
  created $dff cell `$procdff$1760' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0P_.\Q' using process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
  created $dff cell `$procdff$1761' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0N_.\Q' using process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
  created $dff cell `$procdff$1762' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1P_.\Q' using process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
  created $dff cell `$procdff$1763' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1N_.\Q' using process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
  created $dff cell `$procdff$1764' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0P_.\Q' using process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
  created $dff cell `$procdff$1765' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0N_.\Q' using process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
  created $dff cell `$procdff$1766' with negative edge clock.
Creating register for signal `\$_SDFF_PP1_.\Q' using process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\$_SDFF_PP0_.\Q' using process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\$_SDFF_PN1_.\Q' using process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\$_SDFF_PN0_.\Q' using process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\$_SDFF_NP1_.\Q' using process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
  created $dff cell `$procdff$1771' with negative edge clock.
Creating register for signal `\$_SDFF_NP0_.\Q' using process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
  created $dff cell `$procdff$1772' with negative edge clock.
Creating register for signal `\$_SDFF_NN1_.\Q' using process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
  created $dff cell `$procdff$1773' with negative edge clock.
Creating register for signal `\$_SDFF_NN0_.\Q' using process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
  created $dff cell `$procdff$1774' with negative edge clock.
Creating register for signal `\$_DFFSRE_PPPP_.\Q' using process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1787' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPPN_.\Q' using process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1800' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNP_.\Q' using process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1815' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNN_.\Q' using process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1830' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPP_.\Q' using process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1845' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPN_.\Q' using process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1860' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNP_.\Q' using process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1877' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNN_.\Q' using process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1894' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPP_.\Q' using process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1907' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPN_.\Q' using process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1920' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNP_.\Q' using process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1935' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNN_.\Q' using process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1950' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPP_.\Q' using process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1965' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPN_.\Q' using process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1980' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNP_.\Q' using process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1997' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNN_.\Q' using process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2014' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPP_.\Q' using process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2027' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPN_.\Q' using process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2042' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNP_.\Q' using process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2057' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNN_.\Q' using process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2074' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPP_.\Q' using process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2087' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPN_.\Q' using process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2102' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNP_.\Q' using process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2117' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNN_.\Q' using process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2134' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_ALDFFE_PPP_.\Q' using process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2137' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PPN_.\Q' using process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2140' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNP_.\Q' using process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2145' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNN_.\Q' using process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2150' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPP_.\Q' using process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2153' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPN_.\Q' using process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2156' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNP_.\Q' using process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2161' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNN_.\Q' using process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2166' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PP_.\Q' using process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2169' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PN_.\Q' using process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2174' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NP_.\Q' using process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2177' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NN_.\Q' using process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2182' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_DFFE_PP1P_.\Q' using process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
  created $adff cell `$procdff$2185' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP1N_.\Q' using process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
  created $adff cell `$procdff$2188' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0P_.\Q' using process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
  created $adff cell `$procdff$2191' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0N_.\Q' using process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
  created $adff cell `$procdff$2194' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1P_.\Q' using process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
  created $adff cell `$procdff$2199' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1N_.\Q' using process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
  created $adff cell `$procdff$2204' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0P_.\Q' using process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
  created $adff cell `$procdff$2209' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0N_.\Q' using process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
  created $adff cell `$procdff$2214' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1P_.\Q' using process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
  created $adff cell `$procdff$2217' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1N_.\Q' using process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
  created $adff cell `$procdff$2220' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0P_.\Q' using process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
  created $adff cell `$procdff$2223' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0N_.\Q' using process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
  created $adff cell `$procdff$2226' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1P_.\Q' using process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
  created $adff cell `$procdff$2231' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1N_.\Q' using process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
  created $adff cell `$procdff$2236' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0P_.\Q' using process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
  created $adff cell `$procdff$2241' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0N_.\Q' using process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
  created $adff cell `$procdff$2246' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_PP1_.\Q' using process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
  created $adff cell `$procdff$2249' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PP0_.\Q' using process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
  created $adff cell `$procdff$2252' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN1_.\Q' using process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
  created $adff cell `$procdff$2257' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN0_.\Q' using process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
  created $adff cell `$procdff$2262' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_NP1_.\Q' using process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
  created $adff cell `$procdff$2265' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NP0_.\Q' using process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
  created $adff cell `$procdff$2268' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN1_.\Q' using process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
  created $adff cell `$procdff$2273' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN0_.\Q' using process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
  created $adff cell `$procdff$2278' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP_.\Q' using process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\$_DFFE_PN_.\Q' using process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\$_DFFE_NP_.\Q' using process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
  created $dff cell `$procdff$2281' with negative edge clock.
Creating register for signal `\$_DFFE_NN_.\Q' using process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
  created $dff cell `$procdff$2282' with negative edge clock.
Creating register for signal `\$_DFF_P_.\Q' using process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
  created $dff cell `$procdff$2283' with positive edge clock.
Creating register for signal `\$_DFF_N_.\Q' using process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
  created $dff cell `$procdff$2284' with negative edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
Removing empty process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
Removing empty process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
Removing empty process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
Removing empty process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
Removing empty process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
Removing empty process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
Removing empty process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
Removing empty process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
Removing empty process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
Removing empty process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
Removing empty process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
Removing empty process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
Removing empty process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
Removing empty process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
Removing empty process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
Removing empty process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
Found and cleaned up 1 empty switch in `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
Removing empty process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
Found and cleaned up 1 empty switch in `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
Removing empty process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
Removing empty process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
Removing empty process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
Removing empty process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
Removing empty process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
Removing empty process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
Removing empty process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
Removing empty process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
Removing empty process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
Removing empty process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
Removing empty process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
Removing empty process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
Removing empty process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
Removing empty process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
Removing empty process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
Removing empty process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
Removing empty process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
Removing empty process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
Removing empty process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
Removing empty process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
Removing empty process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
Removing empty process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
Removing empty process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
Removing empty process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
Removing empty process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
Removing empty process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
Removing empty process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
Removing empty process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
Removing empty process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
Removing empty process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
Removing empty process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
Removing empty process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
Removing empty process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
Found and cleaned up 1 empty switch in `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
Removing empty process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
Found and cleaned up 1 empty switch in `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
Removing empty process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
Found and cleaned up 1 empty switch in `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
Removing empty process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
Found and cleaned up 1 empty switch in `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
Removing empty process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
Found and cleaned up 1 empty switch in `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
Removing empty process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
Found and cleaned up 1 empty switch in `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
Removing empty process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
Found and cleaned up 1 empty switch in `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
Removing empty process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
Found and cleaned up 1 empty switch in `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
Removing empty process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Removing empty process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Removing empty process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Removing empty process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Removing empty process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Removing empty process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Removing empty process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Removing empty process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Removing empty process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Removing empty process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Removing empty process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Removing empty process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Removing empty process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Removing empty process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Removing empty process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Removing empty process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Removing empty process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Removing empty process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Removing empty process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Removing empty process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Removing empty process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Removing empty process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Removing empty process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Removing empty process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Removing empty process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Removing empty process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Removing empty process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Removing empty process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Removing empty process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Removing empty process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Removing empty process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Removing empty process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Removing empty process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Removing empty process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Removing empty process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Removing empty process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Removing empty process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Removing empty process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Removing empty process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Removing empty process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Removing empty process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Removing empty process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Removing empty process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Removing empty process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Removing empty process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Removing empty process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Removing empty process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Removing empty process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Removing empty process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Removing empty process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Removing empty process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Removing empty process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Removing empty process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Removing empty process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
Removing empty process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
Removing empty process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
Removing empty process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
Removing empty process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
Removing empty process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
Removing empty process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
Removing empty process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
Removing empty process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
Removing empty process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
Removing empty process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
Removing empty process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
Removing empty process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
Removing empty process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
Found and cleaned up 2 empty switches in `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
Removing empty process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
Found and cleaned up 2 empty switches in `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
Removing empty process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
Found and cleaned up 2 empty switches in `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
Removing empty process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
Found and cleaned up 2 empty switches in `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
Removing empty process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
Cleaned up 166 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCHSR_PPN_.
<suppressed ~14 debug messages>
Optimizing module \$_DLATCHSR_PNP_.
<suppressed ~14 debug messages>
Optimizing module \$_DLATCHSR_PNN_.
<suppressed ~16 debug messages>
Optimizing module \$_DLATCHSR_NPP_.
<suppressed ~13 debug messages>
Optimizing module \$_DLATCHSR_NPN_.
<suppressed ~15 debug messages>
Optimizing module \$_DLATCHSR_NNP_.
<suppressed ~15 debug messages>
Optimizing module \$_DLATCHSR_NNN_.
<suppressed ~17 debug messages>
Optimizing module \$_DLATCH_PP1_.
<suppressed ~9 debug messages>
Optimizing module \$_DLATCH_PP0_.
<suppressed ~9 debug messages>
Optimizing module \$_DLATCH_PN1_.
<suppressed ~11 debug messages>
Optimizing module \$_DLATCH_PN0_.
<suppressed ~11 debug messages>
Optimizing module \$_DLATCH_NP1_.
<suppressed ~10 debug messages>
Optimizing module \$_DLATCH_NP0_.
<suppressed ~10 debug messages>
Optimizing module \$_DLATCH_NN1_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCH_NN0_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCH_P_.
<suppressed ~8 debug messages>
Optimizing module \$_DLATCH_N_.
<suppressed ~10 debug messages>
Optimizing module \$_SDFFCE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_PN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_NN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_PN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_NN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFF_PP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PN1_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_PN0_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_NP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NN1_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_NN0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFFSRE_PPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_PPPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PNPN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~11 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_NPPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NNPN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~11 debug messages>
Optimizing module \$_DFFSR_PPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_PPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSR_NPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_NPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNN_.
<suppressed ~9 debug messages>
Optimizing module \$_ALDFFE_PPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_PPN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_PNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_PNN_.
<suppressed ~5 debug messages>
Optimizing module \$_ALDFFE_NPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_NPN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NNN_.
<suppressed ~5 debug messages>
Optimizing module \$_ALDFF_PP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_PN_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFF_NP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_NN_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN1N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_PN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN0N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_NP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN1N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_NN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN0N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFF_PP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_PN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
<suppressed ~9 debug messages>
Optimizing module \$_SR_PN_.
<suppressed ~11 debug messages>
Optimizing module \$_SR_NP_.
<suppressed ~10 debug messages>
Optimizing module \$_SR_NN_.
<suppressed ~12 debug messages>
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
Optimizing module \$_DLATCHSR_PPN_.
Optimizing module \$_DLATCHSR_PNP_.
Optimizing module \$_DLATCHSR_PNN_.
Optimizing module \$_DLATCHSR_NPP_.
Optimizing module \$_DLATCHSR_NPN_.
Optimizing module \$_DLATCHSR_NNP_.
Optimizing module \$_DLATCHSR_NNN_.
Optimizing module \$_DLATCH_PP1_.
Optimizing module \$_DLATCH_PP0_.
Optimizing module \$_DLATCH_PN1_.
Optimizing module \$_DLATCH_PN0_.
Optimizing module \$_DLATCH_NP1_.
Optimizing module \$_DLATCH_NP0_.
Optimizing module \$_DLATCH_NN1_.
Optimizing module \$_DLATCH_NN0_.
Optimizing module \$_DLATCH_P_.
Optimizing module \$_DLATCH_N_.
Optimizing module \$_SDFFCE_PP1P_.
Optimizing module \$_SDFFCE_PP1N_.
Optimizing module \$_SDFFCE_PP0P_.
Optimizing module \$_SDFFCE_PP0N_.
Optimizing module \$_SDFFCE_PN1P_.
Optimizing module \$_SDFFCE_PN1N_.
Optimizing module \$_SDFFCE_PN0P_.
Optimizing module \$_SDFFCE_PN0N_.
Optimizing module \$_SDFFCE_NP1P_.
Optimizing module \$_SDFFCE_NP1N_.
Optimizing module \$_SDFFCE_NP0P_.
Optimizing module \$_SDFFCE_NP0N_.
Optimizing module \$_SDFFCE_NN1P_.
Optimizing module \$_SDFFCE_NN1N_.
Optimizing module \$_SDFFCE_NN0P_.
Optimizing module \$_SDFFCE_NN0N_.
Optimizing module \$_SDFFE_PP1P_.
Optimizing module \$_SDFFE_PP1N_.
Optimizing module \$_SDFFE_PP0P_.
Optimizing module \$_SDFFE_PP0N_.
Optimizing module \$_SDFFE_PN1P_.
Optimizing module \$_SDFFE_PN1N_.
Optimizing module \$_SDFFE_PN0P_.
Optimizing module \$_SDFFE_PN0N_.
Optimizing module \$_SDFFE_NP1P_.
Optimizing module \$_SDFFE_NP1N_.
Optimizing module \$_SDFFE_NP0P_.
Optimizing module \$_SDFFE_NP0N_.
Optimizing module \$_SDFFE_NN1P_.
Optimizing module \$_SDFFE_NN1N_.
Optimizing module \$_SDFFE_NN0P_.
Optimizing module \$_SDFFE_NN0N_.
Optimizing module \$_SDFF_PP1_.
Optimizing module \$_SDFF_PP0_.
Optimizing module \$_SDFF_PN1_.
Optimizing module \$_SDFF_PN0_.
Optimizing module \$_SDFF_NP1_.
Optimizing module \$_SDFF_NP0_.
Optimizing module \$_SDFF_NN1_.
Optimizing module \$_SDFF_NN0_.
Optimizing module \$_DFFSRE_PPPP_.
Optimizing module \$_DFFSRE_PPPN_.
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
Optimizing module \$_DFFSRE_PNPN_.
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
Optimizing module \$_DFFSRE_NPPN_.
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
Optimizing module \$_DFFSRE_NNPN_.
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PPP_.
Optimizing module \$_DFFSR_PPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PNP_.
Optimizing module \$_DFFSR_PNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NPP_.
Optimizing module \$_DFFSR_NPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NNP_.
Optimizing module \$_DFFSR_NNN_.
<suppressed ~1 debug messages>
Optimizing module \$_ALDFFE_PPP_.
Optimizing module \$_ALDFFE_PPN_.
Optimizing module \$_ALDFFE_PNP_.
Optimizing module \$_ALDFFE_PNN_.
Optimizing module \$_ALDFFE_NPP_.
Optimizing module \$_ALDFFE_NPN_.
Optimizing module \$_ALDFFE_NNP_.
Optimizing module \$_ALDFFE_NNN_.
Optimizing module \$_ALDFF_PP_.
Optimizing module \$_ALDFF_PN_.
Optimizing module \$_ALDFF_NP_.
Optimizing module \$_ALDFF_NN_.
Optimizing module \$_DFFE_PP1P_.
Optimizing module \$_DFFE_PP1N_.
Optimizing module \$_DFFE_PP0P_.
Optimizing module \$_DFFE_PP0N_.
Optimizing module \$_DFFE_PN1P_.
Optimizing module \$_DFFE_PN1N_.
Optimizing module \$_DFFE_PN0P_.
Optimizing module \$_DFFE_PN0N_.
Optimizing module \$_DFFE_NP1P_.
Optimizing module \$_DFFE_NP1N_.
Optimizing module \$_DFFE_NP0P_.
Optimizing module \$_DFFE_NP0N_.
Optimizing module \$_DFFE_NN1P_.
Optimizing module \$_DFFE_NN1N_.
Optimizing module \$_DFFE_NN0P_.
Optimizing module \$_DFFE_NN0N_.
Optimizing module \$_DFF_PP1_.
Optimizing module \$_DFF_PP0_.
Optimizing module \$_DFF_PN1_.
Optimizing module \$_DFF_PN0_.
Optimizing module \$_DFF_NP1_.
Optimizing module \$_DFF_NP0_.
Optimizing module \$_DFF_NN1_.
Optimizing module \$_DFF_NN0_.
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
Optimizing module \$_SR_PN_.
Optimizing module \$_SR_NP_.
Optimizing module \$_SR_NN_.
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCHSR_PPP_..
Finding unused cells or wires in module \$_DLATCHSR_PPN_..
Finding unused cells or wires in module \$_DLATCHSR_PNP_..
Finding unused cells or wires in module \$_DLATCHSR_PNN_..
Finding unused cells or wires in module \$_DLATCHSR_NPP_..
Finding unused cells or wires in module \$_DLATCHSR_NPN_..
Finding unused cells or wires in module \$_DLATCHSR_NNP_..
Finding unused cells or wires in module \$_DLATCHSR_NNN_..
Finding unused cells or wires in module \$_DLATCH_PP1_..
Finding unused cells or wires in module \$_DLATCH_PP0_..
Finding unused cells or wires in module \$_DLATCH_PN1_..
Finding unused cells or wires in module \$_DLATCH_PN0_..
Finding unused cells or wires in module \$_DLATCH_NP1_..
Finding unused cells or wires in module \$_DLATCH_NP0_..
Finding unused cells or wires in module \$_DLATCH_NN1_..
Finding unused cells or wires in module \$_DLATCH_NN0_..
Finding unused cells or wires in module \$_DLATCH_P_..
Finding unused cells or wires in module \$_DLATCH_N_..
Finding unused cells or wires in module \$_SDFFCE_PP1P_..
Finding unused cells or wires in module \$_SDFFCE_PP1N_..
Finding unused cells or wires in module \$_SDFFCE_PP0P_..
Finding unused cells or wires in module \$_SDFFCE_PP0N_..
Finding unused cells or wires in module \$_SDFFCE_PN1P_..
Finding unused cells or wires in module \$_SDFFCE_PN1N_..
Finding unused cells or wires in module \$_SDFFCE_PN0P_..
Finding unused cells or wires in module \$_SDFFCE_PN0N_..
Finding unused cells or wires in module \$_SDFFCE_NP1P_..
Finding unused cells or wires in module \$_SDFFCE_NP1N_..
Finding unused cells or wires in module \$_SDFFCE_NP0P_..
Finding unused cells or wires in module \$_SDFFCE_NP0N_..
Finding unused cells or wires in module \$_SDFFCE_NN1P_..
Finding unused cells or wires in module \$_SDFFCE_NN1N_..
Finding unused cells or wires in module \$_SDFFCE_NN0P_..
Finding unused cells or wires in module \$_SDFFCE_NN0N_..
Finding unused cells or wires in module \$_SDFFE_PP1P_..
Finding unused cells or wires in module \$_SDFFE_PP1N_..
Finding unused cells or wires in module \$_SDFFE_PP0P_..
Finding unused cells or wires in module \$_SDFFE_PP0N_..
Finding unused cells or wires in module \$_SDFFE_PN1P_..
Finding unused cells or wires in module \$_SDFFE_PN1N_..
Finding unused cells or wires in module \$_SDFFE_PN0P_..
Finding unused cells or wires in module \$_SDFFE_PN0N_..
Finding unused cells or wires in module \$_SDFFE_NP1P_..
Finding unused cells or wires in module \$_SDFFE_NP1N_..
Finding unused cells or wires in module \$_SDFFE_NP0P_..
Finding unused cells or wires in module \$_SDFFE_NP0N_..
Finding unused cells or wires in module \$_SDFFE_NN1P_..
Finding unused cells or wires in module \$_SDFFE_NN1N_..
Finding unused cells or wires in module \$_SDFFE_NN0P_..
Finding unused cells or wires in module \$_SDFFE_NN0N_..
Finding unused cells or wires in module \$_SDFF_PP1_..
Finding unused cells or wires in module \$_SDFF_PP0_..
Finding unused cells or wires in module \$_SDFF_PN1_..
Finding unused cells or wires in module \$_SDFF_PN0_..
Finding unused cells or wires in module \$_SDFF_NP1_..
Finding unused cells or wires in module \$_SDFF_NP0_..
Finding unused cells or wires in module \$_SDFF_NN1_..
Finding unused cells or wires in module \$_SDFF_NN0_..
Finding unused cells or wires in module \$_DFFSRE_PPPP_..
Finding unused cells or wires in module \$_DFFSRE_PPPN_..
Finding unused cells or wires in module \$_DFFSRE_PPNP_..
Finding unused cells or wires in module \$_DFFSRE_PPNN_..
Finding unused cells or wires in module \$_DFFSRE_PNPP_..
Finding unused cells or wires in module \$_DFFSRE_PNPN_..
Finding unused cells or wires in module \$_DFFSRE_PNNP_..
Finding unused cells or wires in module \$_DFFSRE_PNNN_..
Finding unused cells or wires in module \$_DFFSRE_NPPP_..
Finding unused cells or wires in module \$_DFFSRE_NPPN_..
Finding unused cells or wires in module \$_DFFSRE_NPNP_..
Finding unused cells or wires in module \$_DFFSRE_NPNN_..
Finding unused cells or wires in module \$_DFFSRE_NNPP_..
Finding unused cells or wires in module \$_DFFSRE_NNPN_..
Finding unused cells or wires in module \$_DFFSRE_NNNP_..
Finding unused cells or wires in module \$_DFFSRE_NNNN_..
Finding unused cells or wires in module \$_DFFSR_PPP_..
Finding unused cells or wires in module \$_DFFSR_PPN_..
Finding unused cells or wires in module \$_DFFSR_PNP_..
Finding unused cells or wires in module \$_DFFSR_PNN_..
Finding unused cells or wires in module \$_DFFSR_NPP_..
Finding unused cells or wires in module \$_DFFSR_NPN_..
Finding unused cells or wires in module \$_DFFSR_NNP_..
Finding unused cells or wires in module \$_DFFSR_NNN_..
Finding unused cells or wires in module \$_ALDFFE_PPP_..
Finding unused cells or wires in module \$_ALDFFE_PPN_..
Finding unused cells or wires in module \$_ALDFFE_PNP_..
Finding unused cells or wires in module \$_ALDFFE_PNN_..
Finding unused cells or wires in module \$_ALDFFE_NPP_..
Finding unused cells or wires in module \$_ALDFFE_NPN_..
Finding unused cells or wires in module \$_ALDFFE_NNP_..
Finding unused cells or wires in module \$_ALDFFE_NNN_..
Finding unused cells or wires in module \$_ALDFF_PP_..
Finding unused cells or wires in module \$_ALDFF_PN_..
Finding unused cells or wires in module \$_ALDFF_NP_..
Finding unused cells or wires in module \$_ALDFF_NN_..
Finding unused cells or wires in module \$_DFFE_PP1P_..
Finding unused cells or wires in module \$_DFFE_PP1N_..
Finding unused cells or wires in module \$_DFFE_PP0P_..
Finding unused cells or wires in module \$_DFFE_PP0N_..
Finding unused cells or wires in module \$_DFFE_PN1P_..
Finding unused cells or wires in module \$_DFFE_PN1N_..
Finding unused cells or wires in module \$_DFFE_PN0P_..
Finding unused cells or wires in module \$_DFFE_PN0N_..
Finding unused cells or wires in module \$_DFFE_NP1P_..
Finding unused cells or wires in module \$_DFFE_NP1N_..
Finding unused cells or wires in module \$_DFFE_NP0P_..
Finding unused cells or wires in module \$_DFFE_NP0N_..
Finding unused cells or wires in module \$_DFFE_NN1P_..
Finding unused cells or wires in module \$_DFFE_NN1N_..
Finding unused cells or wires in module \$_DFFE_NN0P_..
Finding unused cells or wires in module \$_DFFE_NN0N_..
Finding unused cells or wires in module \$_DFF_PP1_..
Finding unused cells or wires in module \$_DFF_PP0_..
Finding unused cells or wires in module \$_DFF_PN1_..
Finding unused cells or wires in module \$_DFF_PN0_..
Finding unused cells or wires in module \$_DFF_NP1_..
Finding unused cells or wires in module \$_DFF_NP0_..
Finding unused cells or wires in module \$_DFF_NN1_..
Finding unused cells or wires in module \$_DFF_NN0_..
Finding unused cells or wires in module \$_DFFE_PP_..
Finding unused cells or wires in module \$_DFFE_PN_..
Finding unused cells or wires in module \$_DFFE_NP_..
Finding unused cells or wires in module \$_DFFE_NN_..
Finding unused cells or wires in module \$_DFF_P_..
Finding unused cells or wires in module \$_DFF_N_..
Finding unused cells or wires in module \$_SR_PP_..
Finding unused cells or wires in module \$_SR_PN_..
Finding unused cells or wires in module \$_SR_NP_..
Finding unused cells or wires in module \$_SR_NN_..
Finding unused cells or wires in module \$_TBUF_..
Finding unused cells or wires in module \$_OAI4_..
Finding unused cells or wires in module \$_AOI4_..
Finding unused cells or wires in module \$_OAI3_..
Finding unused cells or wires in module \$_AOI3_..
Finding unused cells or wires in module \$_MUX16_..
Finding unused cells or wires in module \$_MUX8_..
Finding unused cells or wires in module \$_MUX4_..
Finding unused cells or wires in module \$_NMUX_..
Finding unused cells or wires in module \$_MUX_..
Finding unused cells or wires in module \$_ORNOT_..
Finding unused cells or wires in module \$_ANDNOT_..
Finding unused cells or wires in module \$_XNOR_..
Finding unused cells or wires in module \$_XOR_..
Finding unused cells or wires in module \$_NOR_..
Finding unused cells or wires in module \$_OR_..
Finding unused cells or wires in module \$_NAND_..
Finding unused cells or wires in module \$_AND_..
Finding unused cells or wires in module \$_NOT_..
Finding unused cells or wires in module \$_BUF_..
Removed 200 unused cells and 915 unused wires.
<suppressed ~347 debug messages>
===================== Print simcells ======================
Module id: \$_ALDFFE_NNN_, Module name: \$_ALDFFE_NNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2166     cell name $procdff$2166, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1207     cell name $procmux$1207, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_NNP_, Module name: \$_ALDFFE_NNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2161     cell name $procdff$2161, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1205     cell name $procmux$1205, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_NPN_, Module name: \$_ALDFFE_NPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2156     cell name $procdff$2156, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1203     cell name $procmux$1203, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_NPP_, Module name: \$_ALDFFE_NPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2153     cell name $procdff$2153, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1201     cell name $procmux$1201, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_PNN_, Module name: \$_ALDFFE_PNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2150     cell name $procdff$2150, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1199     cell name $procmux$1199, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_PNP_, Module name: \$_ALDFFE_PNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2145     cell name $procdff$2145, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1197     cell name $procmux$1197, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_PPN_, Module name: \$_ALDFFE_PPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2140     cell name $procdff$2140, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1195     cell name $procmux$1195, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFFE_PPP_, Module name: \$_ALDFFE_PPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2137     cell name $procdff$2137, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1193     cell name $procmux$1193, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_ALDFF_NN_, Module name: \$_ALDFF_NN_.
  Wires:
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2182     cell name $procdff$2182, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_NP_, Module name: \$_ALDFF_NP_.
  Wires:
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2177     cell name $procdff$2177, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_PN_, Module name: \$_ALDFF_PN_.
  Wires:
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2174     cell name $procdff$2174, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_PP_, Module name: \$_ALDFF_PP_.
  Wires:
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2169     cell name $procdff$2169, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ANDNOT_, Module name: \$_ANDNOT_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445, type $not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 

Module id: \$_AND_, Module name: \$_AND_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_AOI3_, Module name: \$_AOI3_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479, type $or
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 

Module id: \$_AOI4_, Module name: \$_AOI4_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485, type $and
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486, type $or
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 
      port \B: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 

Module id: \$_BUF_, Module name: \$_BUF_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
  Connections:
    connect \Y  Width 1  Width 1  \A  Width 1  Width 1 

  Cells:
Module id: \$_DFFE_NN0N_, Module name: \$_DFFE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2246     cell name $procdff$2246, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1239     cell name $procmux$1239, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NN0P_, Module name: \$_DFFE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2241     cell name $procdff$2241, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1237     cell name $procmux$1237, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NN1N_, Module name: \$_DFFE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2236     cell name $procdff$2236, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1235     cell name $procmux$1235, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NN1P_, Module name: \$_DFFE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2231     cell name $procdff$2231, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1233     cell name $procmux$1233, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NN_, Module name: \$_DFFE_NN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2282     cell name $procdff$2282, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1247     cell name $procmux$1247, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NP0N_, Module name: \$_DFFE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2226     cell name $procdff$2226, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1231     cell name $procmux$1231, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NP0P_, Module name: \$_DFFE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2223     cell name $procdff$2223, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1229     cell name $procmux$1229, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NP1N_, Module name: \$_DFFE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2220     cell name $procdff$2220, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1227     cell name $procmux$1227, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NP1P_, Module name: \$_DFFE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2217     cell name $procdff$2217, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1225     cell name $procmux$1225, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_NP_, Module name: \$_DFFE_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2281     cell name $procdff$2281, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1245     cell name $procmux$1245, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PN0N_, Module name: \$_DFFE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2214     cell name $procdff$2214, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1223     cell name $procmux$1223, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PN0P_, Module name: \$_DFFE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2209     cell name $procdff$2209, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1221     cell name $procmux$1221, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PN1N_, Module name: \$_DFFE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2204     cell name $procdff$2204, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1219     cell name $procmux$1219, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PN1P_, Module name: \$_DFFE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2199     cell name $procdff$2199, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1217     cell name $procmux$1217, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PN_, Module name: \$_DFFE_PN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2280     cell name $procdff$2280, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1243     cell name $procmux$1243, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PP0N_, Module name: \$_DFFE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2194     cell name $procdff$2194, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1215     cell name $procmux$1215, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PP0P_, Module name: \$_DFFE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2191     cell name $procdff$2191, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1213     cell name $procmux$1213, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PP1N_, Module name: \$_DFFE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2188     cell name $procdff$2188, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1211     cell name $procmux$1211, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PP1P_, Module name: \$_DFFE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2185     cell name $procdff$2185, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1209     cell name $procmux$1209, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFE_PP_, Module name: \$_DFFE_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2279     cell name $procdff$2279, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1241     cell name $procmux$1241, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NNNN_, Module name: \$_DFFSRE_NNNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2001   wire name $auto$rtlil.cc:3270:Mux$2001,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2009   wire name $auto$rtlil.cc:3270:Mux$2009,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2000     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2000, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2001  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2008     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2008, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$2001  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2009  Width 1 

    cell id $procdff$2014     cell name $procdff$2014, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2009  Width 1 

    cell id $procmux$1191     cell name $procmux$1191, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NNNP_, Module name: \$_DFFSRE_NNNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1984   wire name $auto$rtlil.cc:3270:Mux$1984,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1992   wire name $auto$rtlil.cc:3270:Mux$1992,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1983     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1983, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1984  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1991     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1991, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1984  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1992  Width 1 

    cell id $procdff$1997     cell name $procdff$1997, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1992  Width 1 

    cell id $procmux$1189     cell name $procmux$1189, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NNPN_, Module name: \$_DFFSRE_NNPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1969   wire name $auto$rtlil.cc:3270:Mux$1969,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1975   wire name $auto$rtlil.cc:3270:Mux$1975,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1979   wire name $auto$rtlil.cc:3270:Mux$1979,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1968     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1968, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1969  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1974     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1974, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1969  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1975  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1978     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1978, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1979  Width 1 

    cell id $procdff$1980     cell name $procdff$1980, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1979  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1975  Width 1 

    cell id $procmux$1187     cell name $procmux$1187, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NNPP_, Module name: \$_DFFSRE_NNPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1954   wire name $auto$rtlil.cc:3270:Mux$1954,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1960   wire name $auto$rtlil.cc:3270:Mux$1960,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1964   wire name $auto$rtlil.cc:3270:Mux$1964,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1953     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1953, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1954  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1959     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1959, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1954  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1960  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1963     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1963, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1964  Width 1 

    cell id $procdff$1965     cell name $procdff$1965, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1964  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1960  Width 1 

    cell id $procmux$1185     cell name $procmux$1185, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NPNN_, Module name: \$_DFFSRE_NPNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1937   wire name $auto$rtlil.cc:3270:Mux$1937,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1945   wire name $auto$rtlil.cc:3270:Mux$1945,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1936     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1936, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1937  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1944     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1944, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1937  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1945  Width 1 

    cell id $procdff$1950     cell name $procdff$1950, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1945  Width 1 

    cell id $procmux$1183     cell name $procmux$1183, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NPNP_, Module name: \$_DFFSRE_NPNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1922   wire name $auto$rtlil.cc:3270:Mux$1922,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1930   wire name $auto$rtlil.cc:3270:Mux$1930,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1921     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1921, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1922  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1929     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1929, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1922  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1930  Width 1 

    cell id $procdff$1935     cell name $procdff$1935, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1930  Width 1 

    cell id $procmux$1181     cell name $procmux$1181, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NPPN_, Module name: \$_DFFSRE_NPPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1909   wire name $auto$rtlil.cc:3270:Mux$1909,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1915   wire name $auto$rtlil.cc:3270:Mux$1915,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1919   wire name $auto$rtlil.cc:3270:Mux$1919,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1908     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1908, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1909  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1914     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1914, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1909  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1915  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1918     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1918, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1919  Width 1 

    cell id $procdff$1920     cell name $procdff$1920, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1919  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1915  Width 1 

    cell id $procmux$1179     cell name $procmux$1179, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_NPPP_, Module name: \$_DFFSRE_NPPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1896   wire name $auto$rtlil.cc:3270:Mux$1896,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1902   wire name $auto$rtlil.cc:3270:Mux$1902,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1906   wire name $auto$rtlil.cc:3270:Mux$1906,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1895     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1895, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1896  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1901     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1901, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1896  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1902  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1905     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1905, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1906  Width 1 

    cell id $procdff$1907     cell name $procdff$1907, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1906  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1902  Width 1 

    cell id $procmux$1177     cell name $procmux$1177, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PNNN_, Module name: \$_DFFSRE_PNNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1881   wire name $auto$rtlil.cc:3270:Mux$1881,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1889   wire name $auto$rtlil.cc:3270:Mux$1889,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1880     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1880, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1881  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1888     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1888, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1881  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1889  Width 1 

    cell id $procdff$1894     cell name $procdff$1894, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1889  Width 1 

    cell id $procmux$1175     cell name $procmux$1175, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PNNP_, Module name: \$_DFFSRE_PNNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1864   wire name $auto$rtlil.cc:3270:Mux$1864,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1872   wire name $auto$rtlil.cc:3270:Mux$1872,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1863     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1863, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1864  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1871     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1871, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1864  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1872  Width 1 

    cell id $procdff$1877     cell name $procdff$1877, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1872  Width 1 

    cell id $procmux$1173     cell name $procmux$1173, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PNPN_, Module name: \$_DFFSRE_PNPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1849   wire name $auto$rtlil.cc:3270:Mux$1849,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1855   wire name $auto$rtlil.cc:3270:Mux$1855,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1859   wire name $auto$rtlil.cc:3270:Mux$1859,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1848     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1848, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1849  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1854     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1854, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1849  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1855  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1858     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1858, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1859  Width 1 

    cell id $procdff$1860     cell name $procdff$1860, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1859  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1855  Width 1 

    cell id $procmux$1171     cell name $procmux$1171, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PNPP_, Module name: \$_DFFSRE_PNPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1834   wire name $auto$rtlil.cc:3270:Mux$1834,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1840   wire name $auto$rtlil.cc:3270:Mux$1840,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1844   wire name $auto$rtlil.cc:3270:Mux$1844,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1833     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1833, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1834  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1839     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1839, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1834  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1840  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1843     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1843, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1844  Width 1 

    cell id $procdff$1845     cell name $procdff$1845, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1844  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1840  Width 1 

    cell id $procmux$1169     cell name $procmux$1169, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PPNN_, Module name: \$_DFFSRE_PPNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1817   wire name $auto$rtlil.cc:3270:Mux$1817,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1825   wire name $auto$rtlil.cc:3270:Mux$1825,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1816     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1816, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1817  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1824     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1824, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1817  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1825  Width 1 

    cell id $procdff$1830     cell name $procdff$1830, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1825  Width 1 

    cell id $procmux$1167     cell name $procmux$1167, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PPNP_, Module name: \$_DFFSRE_PPNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1802   wire name $auto$rtlil.cc:3270:Mux$1802,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1810   wire name $auto$rtlil.cc:3270:Mux$1810,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1801     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1801, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1802  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1809     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1809, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1802  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1810  Width 1 

    cell id $procdff$1815     cell name $procdff$1815, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1810  Width 1 

    cell id $procmux$1165     cell name $procmux$1165, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PPPN_, Module name: \$_DFFSRE_PPPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1789   wire name $auto$rtlil.cc:3270:Mux$1789,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1795   wire name $auto$rtlil.cc:3270:Mux$1795,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1799   wire name $auto$rtlil.cc:3270:Mux$1799,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1788     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1788, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1789  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1794     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1794, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1789  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1795  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1798     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1798, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1799  Width 1 

    cell id $procdff$1800     cell name $procdff$1800, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1799  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1795  Width 1 

    cell id $procmux$1163     cell name $procmux$1163, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSRE_PPPP_, Module name: \$_DFFSRE_PPPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1776   wire name $auto$rtlil.cc:3270:Mux$1776,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1782   wire name $auto$rtlil.cc:3270:Mux$1782,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1786   wire name $auto$rtlil.cc:3270:Mux$1786,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1775     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1775, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1776  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1781     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1781, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1776  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1782  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1785     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1785, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1786  Width 1 

    cell id $procdff$1787     cell name $procdff$1787, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1786  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1782  Width 1 

    cell id $procmux$1161     cell name $procmux$1161, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DFFSR_NNN_, Module name: \$_DFFSR_NNN_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2121   wire name $auto$rtlil.cc:3270:Mux$2121,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2129   wire name $auto$rtlil.cc:3270:Mux$2129,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2120     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2120, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2121  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2128     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2128, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$2121  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2129  Width 1 

    cell id $procdff$2134     cell name $procdff$2134, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2129  Width 1 

Module id: \$_DFFSR_NNP_, Module name: \$_DFFSR_NNP_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2106   wire name $auto$rtlil.cc:3270:Mux$2106,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2112   wire name $auto$rtlil.cc:3270:Mux$2112,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2116   wire name $auto$rtlil.cc:3270:Mux$2116,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2105     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2105, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2106  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2111     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2111, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$2106  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2112  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$2115     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$2115, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2116  Width 1 

    cell id $procdff$2117     cell name $procdff$2117, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$2116  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2112  Width 1 

Module id: \$_DFFSR_NPN_, Module name: \$_DFFSR_NPN_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2089   wire name $auto$rtlil.cc:3270:Mux$2089,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2097   wire name $auto$rtlil.cc:3270:Mux$2097,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2088     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2088, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2089  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2096     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2096, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$2089  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2097  Width 1 

    cell id $procdff$2102     cell name $procdff$2102, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2097  Width 1 

Module id: \$_DFFSR_NPP_, Module name: \$_DFFSR_NPP_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2076   wire name $auto$rtlil.cc:3270:Mux$2076,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2082   wire name $auto$rtlil.cc:3270:Mux$2082,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2086   wire name $auto$rtlil.cc:3270:Mux$2086,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2075     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2075, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2076  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2081     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2081, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$2076  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2082  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$2085     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$2085, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2086  Width 1 

    cell id $procdff$2087     cell name $procdff$2087, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$2086  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2082  Width 1 

Module id: \$_DFFSR_PNN_, Module name: \$_DFFSR_PNN_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2061   wire name $auto$rtlil.cc:3270:Mux$2061,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2069   wire name $auto$rtlil.cc:3270:Mux$2069,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2060     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2060, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2061  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2068     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2068, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$2061  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2069  Width 1 

    cell id $procdff$2074     cell name $procdff$2074, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2069  Width 1 

Module id: \$_DFFSR_PNP_, Module name: \$_DFFSR_PNP_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2046   wire name $auto$rtlil.cc:3270:Mux$2046,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2052   wire name $auto$rtlil.cc:3270:Mux$2052,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2056   wire name $auto$rtlil.cc:3270:Mux$2056,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2045     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2045, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2046  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2051     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2051, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$2046  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2052  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$2055     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$2055, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2056  Width 1 

    cell id $procdff$2057     cell name $procdff$2057, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$2056  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2052  Width 1 

Module id: \$_DFFSR_PPN_, Module name: \$_DFFSR_PPN_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2029   wire name $auto$rtlil.cc:3270:Mux$2029,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2037   wire name $auto$rtlil.cc:3270:Mux$2037,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2028     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2028, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2029  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2036     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2036, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$2029  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2037  Width 1 

    cell id $procdff$2042     cell name $procdff$2042, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2037  Width 1 

Module id: \$_DFFSR_PPP_, Module name: \$_DFFSR_PPP_.
  Wires:
    wire id $auto$rtlil.cc:3270:Mux$2016   wire name $auto$rtlil.cc:3270:Mux$2016,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2022   wire name $auto$rtlil.cc:3270:Mux$2022,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$2026   wire name $auto$rtlil.cc:3270:Mux$2026,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2015     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2015, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2016  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$2021     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$2021, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$2016  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2022  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$2025     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$2025, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$2026  Width 1 

    cell id $procdff$2027     cell name $procdff$2027, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$2026  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$2022  Width 1 

Module id: \$_DFF_NN0_, Module name: \$_DFF_NN0_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2278     cell name $procdff$2278, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NN1_, Module name: \$_DFF_NN1_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2273     cell name $procdff$2273, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NP0_, Module name: \$_DFF_NP0_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2268     cell name $procdff$2268, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NP1_, Module name: \$_DFF_NP1_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2265     cell name $procdff$2265, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_N_, Module name: \$_DFF_N_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2284     cell name $procdff$2284, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PN0_, Module name: \$_DFF_PN0_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2262     cell name $procdff$2262, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PN1_, Module name: \$_DFF_PN1_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2257     cell name $procdff$2257, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PP0_, Module name: \$_DFF_PP0_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2252     cell name $procdff$2252, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PP1_, Module name: \$_DFF_PP1_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$2249     cell name $procdff$2249, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_P_, Module name: \$_DFF_P_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$2283     cell name $procdff$2283, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DLATCHSR_NNN_, Module name: \$_DLATCHSR_NNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1475   wire name $auto$rtlil.cc:3139:ReduceOr$1475,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1481   wire name $auto$rtlil.cc:3139:ReduceOr$1481,  width 1, id 0, offset 0
    wire id $procmux$928_Y   wire name $procmux$928_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:262:make_hold$1472     cell name $auto$proc_dlatch.cc:262:make_hold$1472, type $and
      port \A: sigspec \S  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1475  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1478     cell name $auto$proc_dlatch.cc:262:make_hold$1478, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1475  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1481  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1484     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1484, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1481  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$928     cell name $procmux$928, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$928_Y  Width 1 

    cell id $procmux$931     cell name $procmux$931, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$928_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_NNP_, Module name: \$_DLATCHSR_NNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1432   wire name $auto$rtlil.cc:3135:Not$1432,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1448   wire name $auto$rtlil.cc:3139:ReduceOr$1448,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1454   wire name $auto$rtlil.cc:3139:ReduceOr$1454,  width 1, id 0, offset 0
    wire id $procmux$920_Y   wire name $procmux$920_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1431     cell name $auto$proc_dlatch.cc:249:make_hold$1431, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1432  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1445     cell name $auto$proc_dlatch.cc:262:make_hold$1445, type $and
      port \A: sigspec \S  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1448  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1451     cell name $auto$proc_dlatch.cc:262:make_hold$1451, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1432  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1448  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1454  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1457     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1457, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1454  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$920     cell name $procmux$920, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$920_Y  Width 1 

    cell id $procmux$923     cell name $procmux$923, type $mux
      port \A: sigspec $procmux$920_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_NPN_, Module name: \$_DLATCHSR_NPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1407   wire name $auto$rtlil.cc:3135:Not$1407,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1421   wire name $auto$rtlil.cc:3139:ReduceOr$1421,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1427   wire name $auto$rtlil.cc:3139:ReduceOr$1427,  width 1, id 0, offset 0
    wire id $procmux$912_Y   wire name $procmux$912_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1406     cell name $auto$proc_dlatch.cc:249:make_hold$1406, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1407  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1418     cell name $auto$proc_dlatch.cc:262:make_hold$1418, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1407  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1421  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1424     cell name $auto$proc_dlatch.cc:262:make_hold$1424, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1421  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1427  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1430     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1430, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1427  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$912     cell name $procmux$912, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$912_Y  Width 1 

    cell id $procmux$915     cell name $procmux$915, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$912_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_NPP_, Module name: \$_DLATCHSR_NPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1378   wire name $auto$rtlil.cc:3135:Not$1378,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1380   wire name $auto$rtlil.cc:3135:Not$1380,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1394   wire name $auto$rtlil.cc:3139:ReduceOr$1394,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1400   wire name $auto$rtlil.cc:3139:ReduceOr$1400,  width 1, id 0, offset 0
    wire id $procmux$904_Y   wire name $procmux$904_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1377     cell name $auto$proc_dlatch.cc:249:make_hold$1377, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1378  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1379     cell name $auto$proc_dlatch.cc:249:make_hold$1379, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1380  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1391     cell name $auto$proc_dlatch.cc:262:make_hold$1391, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1380  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1394  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1397     cell name $auto$proc_dlatch.cc:262:make_hold$1397, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1378  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1394  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1400  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1403     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1403, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1400  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$904     cell name $procmux$904, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$904_Y  Width 1 

    cell id $procmux$907     cell name $procmux$907, type $mux
      port \A: sigspec $procmux$904_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_PNN_, Module name: \$_DLATCHSR_PNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1355   wire name $auto$rtlil.cc:3135:Not$1355,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1367   wire name $auto$rtlil.cc:3139:ReduceOr$1367,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1373   wire name $auto$rtlil.cc:3139:ReduceOr$1373,  width 1, id 0, offset 0
    wire id $procmux$896_Y   wire name $procmux$896_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1354     cell name $auto$proc_dlatch.cc:249:make_hold$1354, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1355  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1364     cell name $auto$proc_dlatch.cc:262:make_hold$1364, type $and
      port \A: sigspec \S  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1355  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1367  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1370     cell name $auto$proc_dlatch.cc:262:make_hold$1370, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1367  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1373  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1376     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1376, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1373  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$896     cell name $procmux$896, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$896_Y  Width 1 

    cell id $procmux$899     cell name $procmux$899, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$896_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_PNP_, Module name: \$_DLATCHSR_PNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1324   wire name $auto$rtlil.cc:3135:Not$1324,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1328   wire name $auto$rtlil.cc:3135:Not$1328,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1340   wire name $auto$rtlil.cc:3139:ReduceOr$1340,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1346   wire name $auto$rtlil.cc:3139:ReduceOr$1346,  width 1, id 0, offset 0
    wire id $procmux$888_Y   wire name $procmux$888_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1323     cell name $auto$proc_dlatch.cc:249:make_hold$1323, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1324  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1327     cell name $auto$proc_dlatch.cc:249:make_hold$1327, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1328  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1337     cell name $auto$proc_dlatch.cc:262:make_hold$1337, type $and
      port \A: sigspec \S  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1328  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1340  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1343     cell name $auto$proc_dlatch.cc:262:make_hold$1343, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1324  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1340  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1346  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1349     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1349, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1346  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$888     cell name $procmux$888, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$888_Y  Width 1 

    cell id $procmux$891     cell name $procmux$891, type $mux
      port \A: sigspec $procmux$888_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_PPN_, Module name: \$_DLATCHSR_PPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1299   wire name $auto$rtlil.cc:3135:Not$1299,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1301   wire name $auto$rtlil.cc:3135:Not$1301,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1313   wire name $auto$rtlil.cc:3139:ReduceOr$1313,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1319   wire name $auto$rtlil.cc:3139:ReduceOr$1319,  width 1, id 0, offset 0
    wire id $procmux$880_Y   wire name $procmux$880_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1298     cell name $auto$proc_dlatch.cc:249:make_hold$1298, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1299  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1300     cell name $auto$proc_dlatch.cc:249:make_hold$1300, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1301  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1310     cell name $auto$proc_dlatch.cc:262:make_hold$1310, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1299  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1301  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1313  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1316     cell name $auto$proc_dlatch.cc:262:make_hold$1316, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1313  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1319  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1322     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1322, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1319  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$880     cell name $procmux$880, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$880_Y  Width 1 

    cell id $procmux$883     cell name $procmux$883, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$880_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCHSR_PPP_, Module name: \$_DLATCHSR_PPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1270   wire name $auto$rtlil.cc:3135:Not$1270,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1272   wire name $auto$rtlil.cc:3135:Not$1272,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1274   wire name $auto$rtlil.cc:3135:Not$1274,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1286   wire name $auto$rtlil.cc:3139:ReduceOr$1286,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1292   wire name $auto$rtlil.cc:3139:ReduceOr$1292,  width 1, id 0, offset 0
    wire id $procmux$872_Y   wire name $procmux$872_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1269     cell name $auto$proc_dlatch.cc:249:make_hold$1269, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1270  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1271     cell name $auto$proc_dlatch.cc:249:make_hold$1271, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1272  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1273     cell name $auto$proc_dlatch.cc:249:make_hold$1273, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1274  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1283     cell name $auto$proc_dlatch.cc:262:make_hold$1283, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1272  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1274  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1286  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1289     cell name $auto$proc_dlatch.cc:262:make_hold$1289, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1270  Width 1 
      port \B: sigspec $auto$rtlil.cc:3139:ReduceOr$1286  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1292  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1295     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1295, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1292  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$872     cell name $procmux$872, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $procmux$872_Y  Width 1 

    cell id $procmux$875     cell name $procmux$875, type $mux
      port \A: sigspec $procmux$872_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_NN0_, Module name: \$_DLATCH_NN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1633   wire name $auto$rtlil.cc:3139:ReduceOr$1633,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:262:make_hold$1630     cell name $auto$proc_dlatch.cc:262:make_hold$1630, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1633  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1636     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1636, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1633  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$971     cell name $procmux$971, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_NN1_, Module name: \$_DLATCH_NN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1614   wire name $auto$rtlil.cc:3139:ReduceOr$1614,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:262:make_hold$1611     cell name $auto$proc_dlatch.cc:262:make_hold$1611, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1614  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1617     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1617, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1614  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$966     cell name $procmux$966, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_NP0_, Module name: \$_DLATCH_NP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1581   wire name $auto$rtlil.cc:3135:Not$1581,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1595   wire name $auto$rtlil.cc:3139:ReduceOr$1595,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1580     cell name $auto$proc_dlatch.cc:249:make_hold$1580, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1581  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1592     cell name $auto$proc_dlatch.cc:262:make_hold$1592, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1581  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1595  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1598     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1598, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1595  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$961     cell name $procmux$961, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_NP1_, Module name: \$_DLATCH_NP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1562   wire name $auto$rtlil.cc:3135:Not$1562,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1576   wire name $auto$rtlil.cc:3139:ReduceOr$1576,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1561     cell name $auto$proc_dlatch.cc:249:make_hold$1561, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1562  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1573     cell name $auto$proc_dlatch.cc:262:make_hold$1573, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1562  Width 1 
      port \B: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1576  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1579     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1579, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1576  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$956     cell name $procmux$956, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_N_, Module name: \$_DLATCH_N_.
  Wires:
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1658     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1658, type $dlatch
      port \D: sigspec \D  Width 1 
      port \EN: sigspec \E  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DLATCH_PN0_, Module name: \$_DLATCH_PN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1545   wire name $auto$rtlil.cc:3135:Not$1545,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1557   wire name $auto$rtlil.cc:3139:ReduceOr$1557,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1544     cell name $auto$proc_dlatch.cc:249:make_hold$1544, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1545  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1554     cell name $auto$proc_dlatch.cc:262:make_hold$1554, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1545  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1557  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1560     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1560, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1557  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$951     cell name $procmux$951, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_PN1_, Module name: \$_DLATCH_PN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1526   wire name $auto$rtlil.cc:3135:Not$1526,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1538   wire name $auto$rtlil.cc:3139:ReduceOr$1538,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1525     cell name $auto$proc_dlatch.cc:249:make_hold$1525, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1526  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1535     cell name $auto$proc_dlatch.cc:262:make_hold$1535, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1526  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1538  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1541     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1541, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1538  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$946     cell name $procmux$946, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_PP0_, Module name: \$_DLATCH_PP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1505   wire name $auto$rtlil.cc:3135:Not$1505,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1507   wire name $auto$rtlil.cc:3135:Not$1507,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1519   wire name $auto$rtlil.cc:3139:ReduceOr$1519,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1504     cell name $auto$proc_dlatch.cc:249:make_hold$1504, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1505  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1506     cell name $auto$proc_dlatch.cc:249:make_hold$1506, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1507  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1516     cell name $auto$proc_dlatch.cc:262:make_hold$1516, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1505  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1507  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1519  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1522     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1522, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1519  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$941     cell name $procmux$941, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_PP1_, Module name: \$_DLATCH_PP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1486   wire name $auto$rtlil.cc:3135:Not$1486,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1488   wire name $auto$rtlil.cc:3135:Not$1488,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1500   wire name $auto$rtlil.cc:3139:ReduceOr$1500,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1485     cell name $auto$proc_dlatch.cc:249:make_hold$1485, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1486  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1487     cell name $auto$proc_dlatch.cc:249:make_hold$1487, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1488  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1497     cell name $auto$proc_dlatch.cc:262:make_hold$1497, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1486  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1488  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1500  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1503     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1503, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1500  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$936     cell name $procmux$936, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_DLATCH_P_, Module name: \$_DLATCH_P_.
  Wires:
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1647     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1647, type $dlatch
      port \D: sigspec \D  Width 1 
      port \EN: sigspec \E  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_MUX16_, Module name: \$_MUX16_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \I   wire name \I,  width 1, id 9, offset 0, input port
    wire id \J   wire name \J,  width 1, id 10, offset 0, input port
    wire id \K   wire name \K,  width 1, id 11, offset 0, input port
    wire id \L   wire name \L,  width 1, id 12, offset 0, input port
    wire id \M   wire name \M,  width 1, id 13, offset 0, input port
    wire id \N   wire name \N,  width 1, id 14, offset 0, input port
    wire id \O   wire name \O,  width 1, id 15, offset 0, input port
    wire id \P   wire name \P,  width 1, id 16, offset 0, input port
    wire id \S   wire name \S,  width 1, id 17, offset 0, input port
    wire id \T   wire name \T,  width 1, id 18, offset 0, input port
    wire id \U   wire name \U,  width 1, id 19, offset 0, input port
    wire id \V   wire name \V,  width 1, id 20, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 21, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463, type $mux
      port \A: sigspec \O  Width 1 
      port \B: sigspec \P  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 
      port \S: sigspec \V  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464, type $mux
      port \A: sigspec \M  Width 1 
      port \B: sigspec \N  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466, type $mux
      port \A: sigspec \K  Width 1 
      port \B: sigspec \L  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467, type $mux
      port \A: sigspec \I  Width 1 
      port \B: sigspec \J  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470, type $mux
      port \A: sigspec \G  Width 1 
      port \B: sigspec \H  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471, type $mux
      port \A: sigspec \E  Width 1 
      port \B: sigspec \F  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 

Module id: \$_MUX4_, Module name: \$_MUX4_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \S   wire name \S,  width 1, id 5, offset 0, input port
    wire id \T   wire name \T,  width 1, id 6, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 7, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 

Module id: \$_MUX8_, Module name: \$_MUX8_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \S   wire name \S,  width 1, id 9, offset 0, input port
    wire id \T   wire name \T,  width 1, id 10, offset 0, input port
    wire id \U   wire name \U,  width 1, id 11, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 12, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456, type $mux
      port \A: sigspec \G  Width 1 
      port \B: sigspec \H  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457, type $mux
      port \A: sigspec \E  Width 1 
      port \B: sigspec \F  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 

Module id: \$_MUX_, Module name: \$_MUX_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NAND_, Module name: \$_NAND_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NMUX_, Module name: \$_NMUX_.
  Wires:
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y,  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450, type $logic_not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 

    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451, type $logic_not
      port \A: sigspec \A  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452, type $mux
      port \A: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 
      port \B: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NOR_, Module name: \$_NOR_.
  Wires:
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 

Module id: \$_NOT_, Module name: \$_NOT_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435, type $not
      port \A: sigspec \A  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_OAI3_, Module name: \$_OAI3_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482, type $and
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 

Module id: \$_OAI4_, Module name: \$_OAI4_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490, type $and
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 
      port \B: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489, type $or
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 

Module id: \$_ORNOT_, Module name: \$_ORNOT_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447, type $not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_OR_, Module name: \$_OR_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_SDFFCE_NN0N_, Module name: \$_SDFFCE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1053_Y   wire name $procmux$1053_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1750     cell name $procdff$1750, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1053     cell name $procmux$1053, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1053_Y  Width 1 

    cell id $procmux$1055     cell name $procmux$1055, type $mux
      port \A: sigspec $procmux$1053_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NN0P_, Module name: \$_SDFFCE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1048_Y   wire name $procmux$1048_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1749     cell name $procdff$1749, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1048     cell name $procmux$1048, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1048_Y  Width 1 

    cell id $procmux$1050     cell name $procmux$1050, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$1048_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NN1N_, Module name: \$_SDFFCE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1043_Y   wire name $procmux$1043_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1748     cell name $procdff$1748, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1043     cell name $procmux$1043, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1043_Y  Width 1 

    cell id $procmux$1045     cell name $procmux$1045, type $mux
      port \A: sigspec $procmux$1043_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NN1P_, Module name: \$_SDFFCE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1038_Y   wire name $procmux$1038_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1747     cell name $procdff$1747, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1038     cell name $procmux$1038, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1038_Y  Width 1 

    cell id $procmux$1040     cell name $procmux$1040, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$1038_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NP0N_, Module name: \$_SDFFCE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1033_Y   wire name $procmux$1033_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1746     cell name $procdff$1746, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1033     cell name $procmux$1033, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1033_Y  Width 1 

    cell id $procmux$1035     cell name $procmux$1035, type $mux
      port \A: sigspec $procmux$1033_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NP0P_, Module name: \$_SDFFCE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1028_Y   wire name $procmux$1028_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1745     cell name $procdff$1745, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1028     cell name $procmux$1028, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1028_Y  Width 1 

    cell id $procmux$1030     cell name $procmux$1030, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$1028_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NP1N_, Module name: \$_SDFFCE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1023_Y   wire name $procmux$1023_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1744     cell name $procdff$1744, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1023     cell name $procmux$1023, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1023_Y  Width 1 

    cell id $procmux$1025     cell name $procmux$1025, type $mux
      port \A: sigspec $procmux$1023_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_NP1P_, Module name: \$_SDFFCE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1018_Y   wire name $procmux$1018_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1743     cell name $procdff$1743, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1018     cell name $procmux$1018, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1018_Y  Width 1 

    cell id $procmux$1020     cell name $procmux$1020, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$1018_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PN0N_, Module name: \$_SDFFCE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1013_Y   wire name $procmux$1013_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1742     cell name $procdff$1742, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1013     cell name $procmux$1013, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1013_Y  Width 1 

    cell id $procmux$1015     cell name $procmux$1015, type $mux
      port \A: sigspec $procmux$1013_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PN0P_, Module name: \$_SDFFCE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1008_Y   wire name $procmux$1008_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1741     cell name $procdff$1741, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1008     cell name $procmux$1008, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1008_Y  Width 1 

    cell id $procmux$1010     cell name $procmux$1010, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$1008_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PN1N_, Module name: \$_SDFFCE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1003_Y   wire name $procmux$1003_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1740     cell name $procdff$1740, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1003     cell name $procmux$1003, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$1003_Y  Width 1 

    cell id $procmux$1005     cell name $procmux$1005, type $mux
      port \A: sigspec $procmux$1003_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PN1P_, Module name: \$_SDFFCE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$998_Y   wire name $procmux$998_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1739     cell name $procdff$1739, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1000     cell name $procmux$1000, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$998_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

    cell id $procmux$998     cell name $procmux$998, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$998_Y  Width 1 

Module id: \$_SDFFCE_PP0N_, Module name: \$_SDFFCE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$993_Y   wire name $procmux$993_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1738     cell name $procdff$1738, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$993     cell name $procmux$993, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$993_Y  Width 1 

    cell id $procmux$995     cell name $procmux$995, type $mux
      port \A: sigspec $procmux$993_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PP0P_, Module name: \$_SDFFCE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$988_Y   wire name $procmux$988_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1737     cell name $procdff$1737, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$988     cell name $procmux$988, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$988_Y  Width 1 

    cell id $procmux$990     cell name $procmux$990, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$988_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PP1N_, Module name: \$_SDFFCE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$983_Y   wire name $procmux$983_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1736     cell name $procdff$1736, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$983     cell name $procmux$983, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$983_Y  Width 1 

    cell id $procmux$985     cell name $procmux$985, type $mux
      port \A: sigspec $procmux$983_Y  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFCE_PP1P_, Module name: \$_SDFFCE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$978_Y   wire name $procmux$978_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1735     cell name $procdff$1735, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$978     cell name $procmux$978, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $procmux$978_Y  Width 1 

    cell id $procmux$980     cell name $procmux$980, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec $procmux$978_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NN0N_, Module name: \$_SDFFE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1132_Y   wire name $procmux$1132_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1766     cell name $procdff$1766, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1132     cell name $procmux$1132, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1132_Y  Width 1 

    cell id $procmux$1135     cell name $procmux$1135, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$1132_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NN0P_, Module name: \$_SDFFE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1127_Y   wire name $procmux$1127_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1765     cell name $procdff$1765, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1127     cell name $procmux$1127, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1127_Y  Width 1 

    cell id $procmux$1130     cell name $procmux$1130, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$1127_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NN1N_, Module name: \$_SDFFE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1122_Y   wire name $procmux$1122_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1764     cell name $procdff$1764, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1122     cell name $procmux$1122, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1122_Y  Width 1 

    cell id $procmux$1125     cell name $procmux$1125, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec $procmux$1122_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NN1P_, Module name: \$_SDFFE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1117_Y   wire name $procmux$1117_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1763     cell name $procdff$1763, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1117     cell name $procmux$1117, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1117_Y  Width 1 

    cell id $procmux$1120     cell name $procmux$1120, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec $procmux$1117_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NP0N_, Module name: \$_SDFFE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1112_Y   wire name $procmux$1112_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1762     cell name $procdff$1762, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1112     cell name $procmux$1112, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1112_Y  Width 1 

    cell id $procmux$1115     cell name $procmux$1115, type $mux
      port \A: sigspec $procmux$1112_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NP0P_, Module name: \$_SDFFE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1107_Y   wire name $procmux$1107_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1761     cell name $procdff$1761, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1107     cell name $procmux$1107, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1107_Y  Width 1 

    cell id $procmux$1110     cell name $procmux$1110, type $mux
      port \A: sigspec $procmux$1107_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NP1N_, Module name: \$_SDFFE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1102_Y   wire name $procmux$1102_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1760     cell name $procdff$1760, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1102     cell name $procmux$1102, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1102_Y  Width 1 

    cell id $procmux$1105     cell name $procmux$1105, type $mux
      port \A: sigspec $procmux$1102_Y  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_NP1P_, Module name: \$_SDFFE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1097_Y   wire name $procmux$1097_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1759     cell name $procdff$1759, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1097     cell name $procmux$1097, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1097_Y  Width 1 

    cell id $procmux$1100     cell name $procmux$1100, type $mux
      port \A: sigspec $procmux$1097_Y  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PN0N_, Module name: \$_SDFFE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1092_Y   wire name $procmux$1092_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1758     cell name $procdff$1758, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1092     cell name $procmux$1092, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1092_Y  Width 1 

    cell id $procmux$1095     cell name $procmux$1095, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$1092_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PN0P_, Module name: \$_SDFFE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1087_Y   wire name $procmux$1087_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1757     cell name $procdff$1757, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1087     cell name $procmux$1087, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1087_Y  Width 1 

    cell id $procmux$1090     cell name $procmux$1090, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $procmux$1087_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PN1N_, Module name: \$_SDFFE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1082_Y   wire name $procmux$1082_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1756     cell name $procdff$1756, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1082     cell name $procmux$1082, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1082_Y  Width 1 

    cell id $procmux$1085     cell name $procmux$1085, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec $procmux$1082_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PN1P_, Module name: \$_SDFFE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1077_Y   wire name $procmux$1077_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1755     cell name $procdff$1755, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1077     cell name $procmux$1077, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1077_Y  Width 1 

    cell id $procmux$1080     cell name $procmux$1080, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec $procmux$1077_Y  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PP0N_, Module name: \$_SDFFE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1072_Y   wire name $procmux$1072_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1754     cell name $procdff$1754, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1072     cell name $procmux$1072, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1072_Y  Width 1 

    cell id $procmux$1075     cell name $procmux$1075, type $mux
      port \A: sigspec $procmux$1072_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PP0P_, Module name: \$_SDFFE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1067_Y   wire name $procmux$1067_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1753     cell name $procdff$1753, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1067     cell name $procmux$1067, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1067_Y  Width 1 

    cell id $procmux$1070     cell name $procmux$1070, type $mux
      port \A: sigspec $procmux$1067_Y  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PP1N_, Module name: \$_SDFFE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1062_Y   wire name $procmux$1062_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1752     cell name $procdff$1752, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1062     cell name $procmux$1062, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec \Q  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1062_Y  Width 1 

    cell id $procmux$1065     cell name $procmux$1065, type $mux
      port \A: sigspec $procmux$1062_Y  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFFE_PP1P_, Module name: \$_SDFFE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $procmux$1057_Y   wire name $procmux$1057_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1751     cell name $procdff$1751, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1057     cell name $procmux$1057, type $mux
      port \A: sigspec \Q  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec $procmux$1057_Y  Width 1 

    cell id $procmux$1060     cell name $procmux$1060, type $mux
      port \A: sigspec $procmux$1057_Y  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_NN0_, Module name: \$_SDFF_NN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1774     cell name $procdff$1774, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1159     cell name $procmux$1159, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_NN1_, Module name: \$_SDFF_NN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1773     cell name $procdff$1773, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1156     cell name $procmux$1156, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_NP0_, Module name: \$_SDFF_NP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1772     cell name $procdff$1772, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1153     cell name $procmux$1153, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_NP1_, Module name: \$_SDFF_NP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1771     cell name $procdff$1771, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1150     cell name $procmux$1150, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_PN0_, Module name: \$_SDFF_PN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1770     cell name $procdff$1770, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1147     cell name $procmux$1147, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_PN1_, Module name: \$_SDFF_PN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1769     cell name $procdff$1769, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1144     cell name $procmux$1144, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_PP0_, Module name: \$_SDFF_PP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1768     cell name $procdff$1768, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1141     cell name $procmux$1141, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SDFF_PP1_, Module name: \$_SDFF_PP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $procdff$1767     cell name $procdff$1767, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1138     cell name $procmux$1138, type $mux
      port \A: sigspec \D  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SR_NN_, Module name: \$_SR_NN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1731   wire name $auto$rtlil.cc:3139:ReduceOr$1731,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:262:make_hold$1728     cell name $auto$proc_dlatch.cc:262:make_hold$1728, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1731  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1734     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1734, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1731  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1267     cell name $procmux$1267, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SR_NP_, Module name: \$_SR_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1698   wire name $auto$rtlil.cc:3135:Not$1698,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1712   wire name $auto$rtlil.cc:3139:ReduceOr$1712,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1697     cell name $auto$proc_dlatch.cc:249:make_hold$1697, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1698  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1709     cell name $auto$proc_dlatch.cc:262:make_hold$1709, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1698  Width 1 
      port \B: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1712  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1715     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1715, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1712  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1262     cell name $procmux$1262, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SR_PN_, Module name: \$_SR_PN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1681   wire name $auto$rtlil.cc:3135:Not$1681,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1693   wire name $auto$rtlil.cc:3139:ReduceOr$1693,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1680     cell name $auto$proc_dlatch.cc:249:make_hold$1680, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1681  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1690     cell name $auto$proc_dlatch.cc:262:make_hold$1690, type $and
      port \A: sigspec \R  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1681  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1693  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1696     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1696, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1693  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1257     cell name $procmux$1257, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_SR_PP_, Module name: \$_SR_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1660   wire name $auto$rtlil.cc:3135:Not$1660,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1662   wire name $auto$rtlil.cc:3135:Not$1662,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1674   wire name $auto$rtlil.cc:3139:ReduceOr$1674,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $auto$proc_dlatch.cc:249:make_hold$1659     cell name $auto$proc_dlatch.cc:249:make_hold$1659, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1660  Width 1 

    cell id $auto$proc_dlatch.cc:249:make_hold$1661     cell name $auto$proc_dlatch.cc:249:make_hold$1661, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1662  Width 1 

    cell id $auto$proc_dlatch.cc:262:make_hold$1671     cell name $auto$proc_dlatch.cc:262:make_hold$1671, type $and
      port \A: sigspec $auto$rtlil.cc:3135:Not$1660  Width 1 
      port \B: sigspec $auto$rtlil.cc:3135:Not$1662  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3139:ReduceOr$1674  Width 1 

    cell id $auto$proc_dlatch.cc:432:proc_dlatch$1677     cell name $auto$proc_dlatch.cc:432:proc_dlatch$1677, type $dlatch
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \EN: sigspec $auto$rtlil.cc:3139:ReduceOr$1674  Width 1 
      port \Q: sigspec \Q  Width 1 

    cell id $procmux$1252     cell name $procmux$1252, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $0\Q[0:0]  Width 1 

Module id: \$_TBUF_, Module name: \$_TBUF_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492, type $mux
      port \A: sigspec 1'z  Width 1 
      port \B: sigspec \A  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_XNOR_, Module name: \$_XNOR_.
  Wires:
    wire id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y   wire name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444, type $not
      port \A: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443, type $xor
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 

Module id: \$_XOR_, Module name: \$_XOR_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442, type $xor
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Warnings: 3 unique messages, 38 total
End of script. Logfile hash: 9213fb642c, CPU: user 0.12s system 0.01s, MEM: 26.99 MB peak
Yosys 0.58+86 (git sha1 c8a552aa4, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 51% 2x opt_expr (0 sec), 28% 3x read_verilog (0 sec), ...
