#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Apr 11 15:25:57 2023
# Process ID: 16504
# Current directory: E:/Xilinx/Vitis/LabB/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/blockmatmul/xsim_script.tcl}
# Log file: E:/Xilinx/Vitis/LabB/solution1/sim/verilog/xsim.log
# Journal file: E:/Xilinx/Vitis/LabB/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-O0BJBLC, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 42866 MB
#-----------------------------------------------------------
source xsim.dir/blockmatmul/xsim_script.tcl
# xsim {blockmatmul} -view {{blockmatmul_dataflow_ana.wcfg}} -tclbatch {blockmatmul.tcl} -protoinst {blockmatmul.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file blockmatmul.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul//AESL_inst_blockmatmul_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/Loop_1_proc1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_1_fu_356/grp_Loop_1_proc1_Pipeline_1_fu_356_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1_fu_362/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1_fu_362_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_partialsum_fu_376/grp_Loop_1_proc1_Pipeline_partialsum_fu_376_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_writeoutput_proc_U0/Loop_writeoutput_proc_U0_activity
Time resolution is 1 ps
open_wave_config blockmatmul_dataflow_ana.wcfg
source blockmatmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinoutgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_o_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_o -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_i -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $cinputgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/it -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_dout -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_dout -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_start -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_done -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_ready -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_blockmatmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_Arows -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_Bcols -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_ABpartial -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_it -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinoutgroup]
## add_wave /apatb_blockmatmul_top/ABpartial_o_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/ABpartial_o -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/ABpartial_i -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]
## add_wave /apatb_blockmatmul_top/it -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_dout -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/Arows_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Arows_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Arows_dout -into $tb_return_group -radix hex
## save_wave_config blockmatmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "1375000"
// RTL Simulation : 2 / 4 [100.00%] @ "1975000"
// RTL Simulation : 3 / 4 [100.00%] @ "3215000"
// RTL Simulation : 4 / 4 [100.00%] @ "3815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3875 ns : File "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.autotb.v" Line 454
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 11 15:26:08 2023...
