// Seed: 3533383231
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wor   id_3,
    input  uwire id_4
    , id_7,
    input  uwire id_5
);
  assign id_0#(.id_1(1)) = !id_3;
  wire id_8;
  assign id_7 = 0;
  initial deassign id_7;
  wire id_9;
  always @* begin
    id_7 = id_4 && id_5;
  end
  `define pp_10 0
  wire id_11;
  wire id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  tri  id_18 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3
);
  string id_5;
  wire   id_6;
  assign id_5 = "";
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_3
  );
endmodule
