["^ ","~$wire-nand-gate",["^ ","~:row",77,"~:col",1,"~:fixed-arities",["~#set",[4]],"~:name","^0","~:ns","~$sand-box.bit","~:top-ns","^7","~:arities",["^ ","~i4",["^ ","~:ret","~:associative"]]],"~$dependent-nand-gates",["^ ","^1",47,"^2",1,"^3",["^4",[2]],"^5","^<","^6","^7","^8","^7","^9",["^ ","~i2",["^ ","^:","~:seq"]]],"~$wire-mux-gate",["^ ","^1",175,"^2",1,"^3",["^4",[13,5,8]],"^5","^>","^6","^7","^8","^7"],"~$trigger-many",["^ ","^1",70,"^2",1,"^3",["^4",[3]],"^5","^?","^6","^7","^8","^7"],"~$wire-single-bit-mod",["^ ","^1",382,"^2",1,"~:private",true,"^3",["^4",[5]],"^5","^@","^6","^7","^8","^7"],"~$trigger",["^ ","^1",53,"^2",1,"^3",["^4",[3]],"^5","^B","^6","^7","^8","^7"],"~$wires",["^ ","^1",25,"^2",1,"^3",["^4",[2]],"^5","^C","^6","^7","^8","^7"],"~$wire-multi-bit-demux-gate",["^ ","^1",271,"^2",1,"^3",["^4",[13,5,8]],"^5","^D","^6","^7","^8","^7"],"~$RAM8",["^ ","^1",488,"^2",1,"^3",["^4",[4]],"^5","^E","^6","^7","^8","^7"],"~$wire-inc-gate",["^ ","^1",362,"^2",1,"^3",["^4",[3]],"^5","^F","^6","^7","^8","^7"],"~$wire-demux-gate",["^ ","^1",240,"^2",1,"^3",["^4",[13,5,8]],"^5","^G","^6","^7","^8","^7"],"~$wire-multi-bit-and-gate",["^ ","^1",104,"^2",1,"^3",["^4",[4]],"^5","^H","^6","^7","^8","^7"],"~$rand-wire",["^ ","^1",8,"^2",1,"^3",["^4",[0,1]],"^5","^I","^6","^7","^8","^7","^9",["^ ","~i0",["^ ","^:","~:keyword"]]],"~$wire-half-adder-gate",["^ ","^1",303,"^2",1,"^3",["^4",[5]],"^5","^K","^6","^7","^8","^7"],"~$wire-or-gate",["^ ","^1",110,"^2",1,"^3",["^4",[4]],"~:varargs-min-arity",4,"^5","^L","^6","^7","^8","^7"],"~$trigger-nand-gate",["^ ","^1",54,"^2",1,"^3",["^4",[2]],"^5","^N","^6","^7","^8","^7"],"~$empty-state",["^ ","^1",33,"^2",1,"^5","^O","^6","^7","^8","^7"],"~$set-charge",["^ ","^1",42,"^2",1,"^3",["^4",[3]],"^5","^P","^6","^7","^8","^7","^9",["^ ","~i3",["^ ","^:","^;"]]],"~$wire-not-gate",["^ ","^1",80,"^2",1,"^3",["^4",[3]],"^5","^Q","^6","^7","^8","^7","^9",["^ ","~i3",["^ ","^:","^;"]]],"~$charges",["^ ","^1",39,"^2",1,"^3",["^4",[2]],"^5","^R","^6","^7","^8","^7","^9",["^ ","~i2",["^ ","^:","^="]]],"~$wire-and-gate",["^ ","^1",84,"^2",1,"^3",["^4",[4]],"^M",4,"^5","^S","^6","^7","^8","^7"],"~$Register",["^ ","^1",484,"^2",1,"^3",["^4",[3]],"^5","^T","^6","^7","^8","^7","^9",["^ ","~i3",["^ ","^:","~:vector"]]],"~$charge",["^ ","^1",35,"^2",1,"^3",["^4",[2]],"^5","^V","^6","^7","^8","^7"],"~$alu",["^ ","^1",457,"^2",1,"^3",["^4",[9]],"^5","^W","^6","^7","^8","^7","^9",["^ ","~i9",["^ ","^:","^U"]]],"~$wire-multibit-mux-gate",["^ ","^1",219,"^2",1,"^3",["^4",[13,5,8]],"^5","^X","^6","^7","^8","^7"],"~$wire-multi-adder-gate",["^ ","^1",341,"^2",1,"^3",["^4",[4]],"^5","^Y","^6","^7","^8","^7"],"~$DFF",["^ ","^1",476,"^2",1,"^3",["^4",[2]],"^5","^Z","^6","^7","^8","^7","^9",["^ ","~i2",["^ ","^:","^U"]]],"~$wire-full-adder-gate",["^ ","^1",319,"^2",1,"^3",["^4",[6]],"^5","^[","^6","^7","^8","^7"],"~$num->bit-vec",["^ ","^1",470,"^2",1,"^3",["^4",[1]],"^5","^10","^6","^7","^8","^7"],"~$Bit",["^ ","^1",480,"^2",1,"^3",["^4",[3]],"^5","^11","^6","^7","^8","^7","^9",["^ ","~i3",["^ ","^:","^U"]]],"~$wire-xor-gate",["^ ","^1",140,"^2",1,"^3",["^4",[4]],"^M",4,"^5","^12","^6","^7","^8","^7"],"~$rand-wires",["^ ","^1",16,"^2",1,"^3",["^4",[1,2]],"^5","^13","^6","^7","^8","^7","^9",["^ ","~i2",["^ ","^:","^="],"~i1",["^ ","^:","^="]]],"~$wire-alu",["^ ","^1",395,"^2",1,"^3",["^4",[12]],"^5","^14","^6","^7","^8","^7"],"~$nand-output",["^ ","^1",30,"^2",1,"^3",["^4",[2]],"^5","^15","^6","^7","^8","^7","^9",["^ ","~i2",["^ ","^:",["^4",["~:nat-int","~:pos-int"]]]]],"~$wire-multi-bit-or-gate",["^ ","^1",134,"^2",1,"^3",["^4",[4]],"^5","^18","^6","^7","^8","^7"]]