server netscape enterprise date wed nov gmt content type text html homework ece cs introduction computer architecture fall problem set date september thursday due date september thursday points answer questions pages chapter text may want read chapter able problem even without reading text points answer questions page chapter text may want read chapter able problem even without reading text optional design architect training workbook available line bold browser workbook following lab exercises lab exercises module pages lab exercises module pages need submit work optional quicksim ii training workbook available line bold browser workbook following lab exercises lab exercises module pages lab exercises module pages lab exercises module pages need submit work points design fully synchronous sequential circuit match detect pattern sequence digits circuit two input lines encoded input digits clock input reset input circuit one output called det reset input used initialize match zero state thus application reset high flip flops circuit set zero states occurrence appropriate edge clock reset high output det remains low irrespective input sequence reset low det goes high pattern found input sequence circuit continues look another occurrence pattern output det remains high least one half clock cycle see next paragraph reverts look next occurrence pattern clock signal period ns low ns high ns input signals namely signals associated input digits reset signal change window ns rising edge clock output det must go high soon last pattern arrives e well next falling edge clock remain high till falling edge clock design circuit appropriate state assignment use fewest number states state variables complete design remember circuit fully synchronous reset input reset flip flops asynchronously assume flip flops small non zero setup time zero hold time submission include state table provide sate assignment schematic force files showing test sequence well commented quicksim output test sequence also submit clear documentation explaining steps used arrive design work submitted problem five pages thus provide necessary information reasonably compact manner appropriate comments course account ece wed sep cdt