Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\SofianeAOUCI\Desktop\BE_VHDL_AOUCI_BONHOURE\BE\SOPC_dev\Qsys\SoC.qsys --block-symbol-file --output-directory=C:\Users\SofianeAOUCI\Desktop\BE_VHDL_AOUCI_BONHOURE\BE\SOPC_dev\Qsys\SoC --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qsys/SoC.qsys
Progress: Reading input file
Progress: Adding Anemometer [Anemometer 1.0]
Progress: Parameterizing module Anemometer
Progress: Adding KEYs [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding NIOS_MCU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_MCU
Progress: Adding PWM [PWM 1.0]
Progress: Parameterizing module PWM
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SoC.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\SofianeAOUCI\Desktop\BE_VHDL_AOUCI_BONHOURE\BE\SOPC_dev\Qsys\SoC.qsys --synthesis=VHDL --output-directory=C:\Users\SofianeAOUCI\Desktop\BE_VHDL_AOUCI_BONHOURE\BE\SOPC_dev\Qsys\SoC\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qsys/SoC.qsys
Progress: Reading input file
Progress: Adding Anemometer [Anemometer 1.0]
Progress: Parameterizing module Anemometer
Progress: Adding KEYs [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding NIOS_MCU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_MCU
Progress: Adding PWM [PWM 1.0]
Progress: Parameterizing module PWM
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SoC.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: Anemometer: "SoC" instantiated Anemometer "Anemometer"
Info: KEYs: Starting RTL generation for module 'SoC_KEYs'
Info: KEYs:   Generation command is [exec C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_KEYs --dir=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0003_KEYs_gen/ --quartus_dir=C:/devtools/intel/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0003_KEYs_gen//SoC_KEYs_component_configuration.pl  --do_build_sim=0  ]
Info: KEYs: Done RTL generation for module 'SoC_KEYs'
Info: KEYs: "SoC" instantiated altera_avalon_pio "KEYs"
Info: LEDs: Starting RTL generation for module 'SoC_LEDs'
Info: LEDs:   Generation command is [exec C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_LEDs --dir=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0004_LEDs_gen/ --quartus_dir=C:/devtools/intel/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0004_LEDs_gen//SoC_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'SoC_LEDs'
Info: LEDs: "SoC" instantiated altera_avalon_pio "LEDs"
Info: NIOS_MCU: "SoC" instantiated altera_nios2_gen2 "NIOS_MCU"
Info: PWM: "SoC" instantiated PWM "PWM"
Info: Reusing file C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/counter.vhd
Info: Reusing file C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd
Info: SRAM: Starting RTL generation for module 'SoC_SRAM'
Info: SRAM:   Generation command is [exec C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_SRAM --dir=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0006_SRAM_gen/ --quartus_dir=C:/devtools/intel/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0006_SRAM_gen//SoC_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'SoC_SRAM'
Info: SRAM: "SoC" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: jtag: Starting RTL generation for module 'SoC_jtag'
Info: jtag:   Generation command is [exec C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag --dir=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0007_jtag_gen/ --quartus_dir=C:/devtools/intel/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0007_jtag_gen//SoC_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'SoC_jtag'
Info: jtag: "SoC" instantiated altera_avalon_jtag_uart "jtag"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SoC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SoC_NIOS_MCU_cpu'
Info: cpu:   Generation command is [exec C:/DevTools/Intel/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/DevTools/Intel/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/devtools/intel/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SoC_NIOS_MCU_cpu --dir=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0010_cpu_gen/ --quartus_bindir=C:/DevTools/Intel/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/SOFIAN~1/AppData/Local/Temp/alt8582_7454020212143415836.dir/0010_cpu_gen//SoC_NIOS_MCU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.11.17 00:43:56 (*) Starting Nios II generation
Info: cpu: # 2020.11.17 00:43:56 (*)   Checking for plaintext license.
Info: cpu: # 2020.11.17 00:43:57 (*)   Couldn't query license setup in Quartus directory C:/DevTools/Intel/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.11.17 00:43:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.11.17 00:43:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.11.17 00:43:57 (*)   Plaintext license not found.
Info: cpu: # 2020.11.17 00:43:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.11.17 00:43:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.11.17 00:43:57 (*)   Creating all objects for CPU
Info: cpu: # 2020.11.17 00:44:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.11.17 00:44:00 (*)   Creating plain-text RTL
Info: cpu: # 2020.11.17 00:44:01 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_NIOS_MCU_cpu'
Info: cpu: "NIOS_MCU" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_MCU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_MCU_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: NIOS_MCU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_MCU_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SoC: Done "SoC" with 31 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
