# 1 "arch/arm/boot/dts/rk3288-box.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/rk3288-box.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/rk3288.dtsi" 1
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/clock/rk_system_status.h" 1
# 2 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 3 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/rkfb/rk_fb.h" 1
# 4 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/rkmipi/mipi_dsi.h" 1
# 5 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/suspend/rockchip-pm.h" 1
# 6 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/sensor-dev.h" 1
# 7 "arch/arm/boot/dts/rk3288.dtsi" 2

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 9 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "arch/arm/boot/dts/rk3288-pinctrl.dtsi" 1

# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 3 "arch/arm/boot/dts/rk3288-pinctrl.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 4 "arch/arm/boot/dts/rk3288-pinctrl.dtsi" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/pinctrl/rockchip-rk3288.h" 1
# 5 "arch/arm/boot/dts/rk3288-pinctrl.dtsi" 2

/ {
 pinctrl: pinctrl@ff770000 {
  compatible = "rockchip,rk3288-pinctrl";
  reg = <0xff770000 0x140>,
        <0xff770140 0x80>,
        <0xff7701c0 0x80>;
  reg-names = "base", "pull", "drv";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio0@ff750000 {
   compatible = "rockchip,rk3288-gpio-bank0";
   reg = <0xff750000 0x100>,
    <0xff730084 0x0c>,
          <0xff730064 0x0c>,
    <0xff730070 0x0c>;
   reg-names = "base", "mux_bank0", "pull_bank0", "drv_bank0";
   interrupts = <0 81 4>;
   clocks = <&clk_gates17 4>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff780000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff780000 0x100>;
   interrupts = <0 82 4>;
   clocks = <&clk_gates14 1>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff790000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff790000 0x100>;
   interrupts = <0 83 4>;
   clocks = <&clk_gates14 2>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff7a0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7a0000 0x100>;
   interrupts = <0 84 4>;
   clocks = <&clk_gates14 3>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio4@ff7b0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7b0000 0x100>;
   interrupts = <0 85 4>;
   clocks = <&clk_gates14 4>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio5@ff7c0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7c0000 0x100>;
   interrupts = <0 86 4>;
   clocks = <&clk_gates14 5>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio6@ff7d0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7d0000 0x100>;
   interrupts = <0 87 4>;
   clocks = <&clk_gates14 6>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio7: gpio7@ff7e0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7e0000 0x100>;
   interrupts = <0 88 4>;
   clocks = <&clk_gates14 7>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio8: gpio8@ff7f0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7f0000 0x100>;
   interrupts = <0 89 4>;
   clocks = <&clk_gates14 8>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio15: gpio15@ff7f2000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff7f2000 0x100>;
   interrupts = <0 127 4>;
   clocks = <&clk_gates14 8>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg_pull_up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg_pull_down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg_pull_none {
   bias-disable;
  };

  gpio4_uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <0x4c01>,
      <0x4c11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart0_cts: uart0-cts {
    rockchip,pins = <0x4c21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart0_rts: uart0-rts {
    rockchip,pins = <0x4c31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart0_rts_gpio: uart0-rts-gpio {
    rockchip,pins = <((0x4c31) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio5_uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <0x5b01>,
      <0x5b11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart1_cts: uart1-cts {
    rockchip,pins = <0x5b21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart1_rts: uart1-rts {
    rockchip,pins = <0x5b31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart1_rts_gpio: uart1-rts-gpio {
    rockchip,pins = <((0x5b31) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio7_uart2 {
   uart2_xfer: uart2-xfer {
    rockchip,pins = <0x7c61>,
      <0x7c71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio7_uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins = <0x7a71>,
      <0x7b01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart3_cts: uart3-cts {
    rockchip,pins = <0x7b11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart3_rts: uart3-rts {
    rockchip,pins = <0x7b21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };
  };

  gpio5_uart4 {
   uart4_xfer: uart4-xfer {
    rockchip,pins = <0x5b73>,
      <0x5b63>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart4_cts: uart4-cts {
    rockchip,pins = <0x5b43>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   uart4_rts: uart4-rts {
    rockchip,pins = <0x5b53>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };
  };

  gpio0_i2c0 {
   i2c0_sda:i2c0-sda {
    rockchip,pins = <0x0b71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c0_scl:i2c0-scl {
    rockchip,pins = <0x0c01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c0_gpio: i2c0-gpio {
    rockchip,pins = <((0x0b71) & 0xfff0)>, <((0x0c01) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio8_i2c1 {
   i2c1_sda:i2c1-sda {
    rockchip,pins = <0x8a41>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c1_scl:i2c1-scl {
    rockchip,pins = <0x8a51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c1_gpio: i2c1-gpio {
    rockchip,pins = <((0x8a41) & 0xfff0)>, <((0x8a51) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio6_i2c2 {
   i2c2_sda:i2c2-sda {
    rockchip,pins = <0x6b11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c2_scl:i2c2-scl {
    rockchip,pins = <0x6b21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c2_gpio: i2c2-gpio {
    rockchip,pins = <((0x6b11) & 0xfff0)>, <((0x6b21) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio2_i2c3 {
   i2c3_sda:i2c3-sda {
    rockchip,pins = <0x2c11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c3_scl:i2c3-scl {
    rockchip,pins = <0x2c01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c3_gpio: i2c3-gpio {
    rockchip,pins = <((0x2c11) & 0xfff0)>, <((0x2c01) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio7_i2c4 {
   i2c4_sda:i2c4-sda {
    rockchip,pins = <0x7c11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c4_scl:i2c4-scl {
    rockchip,pins = <0x7c21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   i2c4_gpio: i2c4-gpio {
    rockchip,pins = <((0x7c11) & 0xfff0)>, <((0x7c21) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio7_i2c5 {
   i2c5_sda:i2c5-sda {
    rockchip,pins = <0x7c32>;
    rockchip,pull = <0>;
    rockchip,drive = <0>;

   };

   i2c5_scl:i2c5-scl {
    rockchip,pins = <0x7c42>;
    rockchip,pull = <0>;
    rockchip,drive = <0>;

   };

   i2c5_gpio: i2c5-gpio {
    rockchip,pins = <((0x7c32) & 0xfff0)>, <((0x7c42) & 0xfff0)>;
    rockchip,drive = <0>;
   };
  };

  gpio5_spi0 {
   spi0_txd:spi0-txd {
    rockchip,pins = <0x5b61>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi0_rxd:spi0-rxd {
    rockchip,pins = <0x5b71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi0_clk:spi0-clk {
    rockchip,pins = <0x5b41>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi0_cs0:spi0-cs0 {
    rockchip,pins = <0x5b51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi0_cs1:spi0-cs1 {
    rockchip,pins = <0x5c01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio7_spi1 {
   spi1_txd:spi1-txd {
    rockchip,pins = <0x7b72>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi1_rxd:spi1-rxd {
    rockchip,pins = <0x7b62>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi1_clk:spi1-clk {
    rockchip,pins = <0x7b42>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi1_cs0:spi1-cs0 {
    rockchip,pins = <0x7b52>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio8_spi2 {
   spi2_txd:spi2-txd {
    rockchip,pins = <0x8b11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi2_rxd:spi2-rxd {
    rockchip,pins = <0x8b01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi2_clk:spi2-clk {
    rockchip,pins = <0x8a61>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi2_cs0:spi2-cs0 {
    rockchip,pins = <0x8a71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   spi2_cs1:spi2-cs1 {
    rockchip,pins = <0x8a31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio6_i2s {

   i2s_mclk:i2s-mclk {
    rockchip,pins = <0x6b01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sclk:i2s-sclk {
    rockchip,pins = <0x6a01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_lrckrx:i2s-lrckrx {
    rockchip,pins = <0x6a11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_lrcktx:i2s-lrcktx {
    rockchip,pins = <0x6a21>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sdo0:i2s-sdo0 {
    rockchip,pins = <0x6a41>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sdo1:i2s-sdo1 {
    rockchip,pins = <0x6a51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sdo2:i2s-sdo2 {
    rockchip,pins = <0x6a61>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sdo3:i2s-sdo3 {
    rockchip,pins = <0x6a71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_sdi:i2s-sdi {
    rockchip,pins = <0x6a31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   i2s_gpio: i2s-gpio {
    rockchip,pins = <((0x6b01) & 0xfff0)>,
      <((0x6a01) & 0xfff0)>,
      <((0x6a11) & 0xfff0)>,
      <((0x6a21) & 0xfff0)>,
      <((0x6a41) & 0xfff0)>,
      <((0x6a51) & 0xfff0)>,
      <((0x6a61) & 0xfff0)>,
      <((0x6a71) & 0xfff0)>,
      <((0x6a31) & 0xfff0)>;

    rockchip,drive = <0>;
   };
  };

  gpio1_lcdc0 {
   lcdc0_lcdc:lcdc0-lcdc {
    rockchip,pins =
      <0x1d31>,
      <0x1d21>,
      <0x1d01>,
      <0x1d11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;
   };

   lcdc0_gpio:lcdc0-gpio {
    rockchip,pins =
      <((0x1d31) & 0xfff0)>,
      <((0x1d21) & 0xfff0)>,
      <((0x1d01) & 0xfff0)>,
      <((0x1d11) & 0xfff0)>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio6_spdif {
   spdif_tx: spdif-tx {
    rockchip,pins = <0x6b31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };
  };

  gpio7_pwm {
                        vop0_pwm_pin:vop0-pwm {
                                rockchip,pins = <0x7a02>;
                                rockchip,pull = <4>;
                                rockchip,drive = <0>;


                        };

                        vop1_pwm_pin:vop1-pwm {
                                rockchip,pins = <0x7a03>;
                                rockchip,pull = <4>;
                                rockchip,drive = <0>;

                        };

   pwm0_pin:pwm0 {
    rockchip,pins = <0x7a01>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };


   pwm1_pin:pwm1 {
    rockchip,pins = <0x7a11>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };


   pwm2_pin:pwm2 {
    rockchip,pins = <0x7c63>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };


   pwm3_pin:pwm3 {
    rockchip,pins = <0x7c73>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

  };

  gpio3_emmc0 {
   emmc0_clk: emmc0-clk {
    rockchip,pins = <0x3c22>;
    rockchip,pull = <4>;
    rockchip,drive = <2>;

   };

   emmc0_cmd: emmc0-cmd {
    rockchip,pins = <0x3c02>;
    rockchip,pull = <1>;
    rockchip,drive = <2>;

   };

   emmc0_rstnout: emmc0-rstnout {
    rockchip,pins = <0x3c12>;
    rockchip,pull = <1>;
    rockchip,drive = <2>;

   };


   emmc0_pwr: emmc0-pwr {
    rockchip,pins = <0x3b12>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   emmc0_bus1: emmc0-bus-width1 {
    rockchip,pins = <0x3a02>;
    rockchip,pull = <1>;
    rockchip,drive = <2>;

   };

   emmc0_bus4: emmc0-bus-width4 {
    rockchip,pins = <0x3a02>,
      <0x3a12>,
      <0x3a22 >,
      <0x3a32>;
    rockchip,pull = <1>;
    rockchip,drive = <2>;

   };
  };


  gpio6_sdmmc0 {
   sdmmc0_clk: sdmmc0-clk {
    rockchip,pins = <0x6c41>;
    rockchip,pull = <4>;
    rockchip,drive = <1>;

   };

   sdmmc0_cmd: sdmmc0-cmd {
    rockchip,pins = <0x6c51>;
    rockchip,pull = <1>;
    rockchip,drive = <1>;

   };

   sdmmc0_dectn: sdmmc0-dectn{
    rockchip,pins = <0x6c61>;
    rockchip,pull = <1>;
    rockchip,drive = <1>;

   };


   sdmmc0_bus1: sdmmc0-bus-width1 {
    rockchip,pins = <0x6c01>;
    rockchip,pull = <1>;
    rockchip,drive = <1>;

   };

   sdmmc0_bus4: sdmmc0-bus-width4 {
    rockchip,pins = <0x6c01>,
      <0x6c11>,
      <0x6c21>,
      <0x6c31>;
    rockchip,pull = <1>;
    rockchip,drive = <1>;

   };

   sdmmc0_gpio: sdmmc0_gpio{
    rockchip,pins =
     <0x6c40>,
     <0x6c50>,
     <0x6c60>,
     <0x6c00>,
     <0x6c10>,
     <0x6c20>,
        <0x6c30>;
    rockchip,pull = <1>;
    rockchip,drive = <1>;

   };

  };

  gpio4_sdio0 {

    sdio0_clk: sdio0_clk {
                rockchip,pins = <0x4d11>;
                rockchip,pull = <4>;
                rockchip,drive = <1>;

             };

             sdio0_cmd: sdio0_cmd {
                 rockchip,pins = <0x4d01>;
                 rockchip,pull = <1>;
                 rockchip,drive = <1>;

             };

             sdio0_dectn: sdio0-dectn{
                 rockchip,pins = <0x4d21>;
                 rockchip,pull = <1>;
                 rockchip,drive = <0>;

             };

    sdio0_wrprt: sdio0_wrprt{
                 rockchip,pins = <0x4d31>;
                 rockchip,pull = <1>;
                 rockchip,drive = <0>;

             };

    sdio0_pwr: sdio0-pwren{
                 rockchip,pins = <0x4d41>;
                 rockchip,pull = <1>;
                 rockchip,drive = <0>;

             };

    sdio0_bkpwr: sdio0-bkpwr{
                 rockchip,pins = <0x4d51>;
                 rockchip,pull = <1>;
                 rockchip,drive = <0>;

             };

    sdio0_intn: sdio0-intn{
                 rockchip,pins = <0x4d61>;
                 rockchip,pull = <1>;
                 rockchip,drive = <0>;

             };


             sdio0_bus1: sdio0-bus-width1 {
                 rockchip,pins = <0x4c41>;
                 rockchip,pull = <1>;
                 rockchip,drive = <1>;

             };

             sdio0_bus4: sdio0-bus-width4 {
                 rockchip,pins = <0x4c41>,
                        <0x4c51>,
                        <0x4c61>,
                        <0x4c71>;
                 rockchip,pull = <1>;
                 rockchip,drive = <1>;

             };

             sdio0_gpio: sdio0-all-gpio{
     rockchip,pins =
      <0x4d10>,
      <0x4d00>,
      <0x4d20>,
      <0x4d30>,
      <0x4d40>,
      <0x4d50>,
      <0x4d60>,
      <0x4c40>,
      <0x4c50>,
      <0x4c60>,
      <0x4c70>;
     rockchip,pull = <1>;
     rockchip,drive = <1>;

    };
         };

  gpio2_gps {
   gps_mag:gps-mag {
    rockchip,pins = <0x7a72>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   gps_sig:gps-sig {
    rockchip,pins = <0x7b02>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };


   gps_rfclk:gps-rfclk {
    rockchip,pins = <0x7b12>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

  };

  gpio4_gmac {
   mac_clk: mac-clk {
    rockchip,pins = <0x4a33>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   mac_txpins: mac-txpins {
    rockchip,pins = <0x3d43>, <0x3d53>, <0x3d03>, <0x3d13>, <0x4a43>, <0x4b13>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   mac_rxpins: mac-rxpins {
    rockchip,pins = <0x3d63>, <0x3d73>, <0x3d23>, <0x3d33>, <0x4a13>, <0x4a23>, <0x4a63>, <0x4b03>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   mac_crs: mac-crs {
    rockchip,pins = <0x4a73>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   mac_mdpins: mac-mdpins {
    rockchip,pins = <0x4a53>, <0x4a03>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };
  };

  gpio0_tsadc: gpio0-tsadc {
   tsadc_int: tsadc-int {
    rockchip,pins = <0x0b21>;
    rockchip,pull = <4>;
   };
   tsadc_gpio: tsadc-gpio {
    rockchip,pins = <0x0b20>;
    rockchip,pull = <4>;
   };
  };

  gpio7_cec {
   hdmi_cec: hdmi-cec {
    rockchip,pins = <0x7c02>;
    rockchip,pull = <0>;
    rockchip,drive = <0>;
   };

   hdmi_cec_gpio: hdmi-cec-gpio {
    rockchip,pins = <((0x7c02) & 0xfff0)>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;
   };
  };




  vol_domain{

   lcdc_vcc:lcdc-vcc {
    rockchip,pins = <0xfA00>;
    rockchip,voltage = <0>;
   };

   dvp_vcc:dvp-vcc {
    rockchip,pins = <0xfA10>;
    rockchip,voltage = <0>;
   };

   flash0_vcc:flash0-vcc {
    rockchip,pins = <0xfA20>;
    rockchip,voltage = <0>;
   };

   flash1_vcc:flash1-vcc {
    rockchip,pins = <0xfA30>;
    rockchip,voltage = <0>;
   };

   wifi_vcc:wifi-vcc {
    rockchip,pins = <0xfA40>;
    rockchip,voltage = <0>;
   };

   bb_vcc:bb-vcc {
    rockchip,pins = <0xfA50>;
    rockchip,voltage = <0>;
   };

   audio_vcc:audio-vcc {
    rockchip,pins = <0xfA60>;
    rockchip,voltage = <0>;
   };

   sdcard_vcc:sdcard-vcc {
    rockchip,pins = <0xfA70>;
    rockchip,voltage = <0>;
   };

   gpio30_vcc:gpio30-vcc {
    rockchip,pins = <0xfB00>;
    rockchip,voltage = <0>;
   };

   gpio1830_vcc:gpio1830-vcc {
    rockchip,pins = <0xfB10>;
    rockchip,voltage = <0>;
   };




   lcdc_vcc_18:lcdc-vcc-18 {
    rockchip,pins = <0xfA00>;
    rockchip,voltage = <1>;
   };

   dvp_vcc_18:dvp-vcc-18 {
    rockchip,pins = <0xfA10>;
    rockchip,voltage = <1>;
   };

   flash0_vcc_18:flash0-vcc-18 {
    rockchip,pins = <0xfA20>;
    rockchip,voltage = <1>;
   };

   flash1_vcc_18:flash1-vcc-18 {
    rockchip,pins = <0xfA30>;
    rockchip,voltage = <1>;
   };

   wifi_vcc_18:wifi-vcc-18 {
    rockchip,pins = <0xfA40>;
    rockchip,voltage = <1>;
   };

   bb_vcc_18:bb-vcc-18 {
    rockchip,pins = <0xfA50>;
    rockchip,voltage = <1>;
   };

   audio_vcc_18:audio-vcc-18 {
    rockchip,pins = <0xfA60>;
    rockchip,voltage = <1>;
   };

   sdcard_vcc_18:sdcard-vcc-18 {
    rockchip,pins = <0xfA70>;
    rockchip,voltage = <1>;
   };

   gpio30_vcc_18:gpio30-vcc-18 {
    rockchip,pins = <0xfB00>;
    rockchip,voltage = <1>;
   };

   gpio1830_vcc_18:gpio1830-vcc-18 {
    rockchip,pins = <0xfB10>;
    rockchip,voltage = <1>;
   };





   lcdc_vcc_33:lcdc-vcc-33 {
    rockchip,pins = <0xfA00>;
    rockchip,voltage = <0>;
   };

   dvp_vcc_33:dvp-vcc-33 {
    rockchip,pins = <0xfA10>;
    rockchip,voltage = <0>;
   };

   flash0_vcc_33:flash0-vcc-33 {
    rockchip,pins = <0xfA20>;
    rockchip,voltage = <0>;
   };

   flash1_vcc_33:flash1-vcc-33 {
    rockchip,pins = <0xfA30>;
    rockchip,voltage = <0>;
   };

   wifi_vcc_33:wifi-vcc-33 {
    rockchip,pins = <0xfA40>;
    rockchip,voltage = <0>;
   };

   bb_vcc_33:bb-vcc-33 {
    rockchip,pins = <0xfA50>;
    rockchip,voltage = <0>;
   };

   audio_vcc_33:audio-vcc-33 {
    rockchip,pins = <0xfA60>;
    rockchip,voltage = <0>;
   };

   sdcard_vcc_33:sdcard-vcc-33 {
    rockchip,pins = <0xfA70>;
    rockchip,voltage = <0>;
   };

   gpio30_vcc_33:gpio30-vcc-33 {
    rockchip,pins = <0xfB00>;
    rockchip,voltage = <0>;
   };

   gpio1830_vcc_33:gpio1830-vcc-33 {
    rockchip,pins = <0xfB10>;
    rockchip,voltage = <0>;
   };


  };


  isp_pin {
   isp_mipi:isp_mipi{
    rockchip,pins = <0x2b31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };
   isp_dvp_d2d9:isp_dvp_d2d9 {
    rockchip,pins = <0x2a01>,<0x2a11>,
        <0x2a21>,<0x2a31>,
        <0x2a41>,<0x2a51>,
        <0x2a61>,<0x2a71>,
        <0x2b01>,<0x2b11>,
        <0x2b21>,<0x2b31>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;


   };

   isp_dvp_d0d1:isp_d0d1 {
    rockchip,pins = <0x2b41>,<0x2b51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   isp_dvp_d10d11:isp_d10d11 {
    rockchip,pins = <0x2b61>,<0x2b71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   isp_dvp_d0d7:isp_d0d7 {
    rockchip,pins = <0x2b41>,<0x2b51>,
        <0x2a01>,<0x2a11>,
        <0x2a21>,<0x2a31>,
        <0x2a41>,<0x2a51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   isp_shutter:isp_shutter {
    rockchip,pins = <0x7b41>,<0x7b71>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   isp_flash_trigger:isp_flash_trigger {
    rockchip,pins = <0x7b51>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };

   isp_prelight:isp_prelight {
    rockchip,pins = <0x7b61>;
    rockchip,pull = <4>;
    rockchip,drive = <0>;

   };
   isp_flash_trigger_as_gpio:isp_flash_trigger_as_gpio {
                rockchip,pins = <((0x7b51) & 0xfff0)>;
                rockchip,pull = <4>;
                rockchip,drive = <0>;

   };
  };

 };
};
# 10 "arch/arm/boot/dts/rk3288.dtsi" 2
# 1 "arch/arm/boot/dts/rk3288-clocks.dtsi" 1
# 14 "arch/arm/boot/dts/rk3288-clocks.dtsi"
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/clock/rockchip,rk3288.h" 1



# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/clock/rockchip.h" 1
# 5 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/clock/rockchip,rk3288.h" 2
# 15 "arch/arm/boot/dts/rk3288-clocks.dtsi" 2

/{
 clocks {
  compatible = "rockchip,rk-clocks";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0xFF760000 0x01b0>;

  fixed_rate_cons {
   compatible = "rockchip,rk-fixed-rate-cons";

   xin24m: xin24m {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "xin24m";
    clock-frequency = <24000000>;
    #clock-cells = <0>;
   };

   xin12m: xin12m {
    compatible = "rockchip,rk-fixed-clock";
    clocks = <&xin24m>;
    clock-output-names = "xin12m";
    clock-frequency = <12000000>;
    #clock-cells = <0>;
   };

   xin32k: xin32k {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "xin32k";
    clock-frequency = <32000>;
    #clock-cells = <0>;
   };

   io_27m_in: io_27m_in {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "io_27m_in";
    clock-frequency = <27000000>;
    #clock-cells = <0>;
   };

   dummy: dummy {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "dummy";
    clock-frequency = <0>;
    #clock-cells = <0>;
   };

   dummy_cpll: dummy_cpll {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "dummy_cpll";
    clock-frequency = <0>;
    #clock-cells = <0>;
   };

   i2s_clkin: i2s_clkin {
    compatible = "rockchip,rk-fixed-clock";
    clock-output-names = "i2s_clkin";
    clock-frequency = <0>;
    #clock-cells = <0>;
   };

   edp_24m_clkin: edp_24m_clkin {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "edp_24m_clkin";
    clock-frequency = <0>;
   };

   gmac_clkin: gmac_clkin {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "gmac_clkin";
    clock-frequency = <125000000>;
   };

   clk_hsadc_ext: clk_hsadc_ext {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "clk_hsadc_ext";
    clock-frequency = <0>;
   };

   jtag_clkin: jtag_clkin {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "jtag_clkin";
    clock-frequency = <0>;
   };

   pclkin_cif: pclkin_cif {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "pclkin_cif";
    clock-frequency = <0>;
   };

   pclkin_isp: pclkin_isp {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "pclkin_isp";
    clock-frequency = <0>;
   };

   hsadc_0_tsp: hsadc_0_tsp {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "hsadc_0_tsp";
    clock-frequency = <0>;
   };

   hsadc_1_tsp: hsadc_1_tsp {
    compatible = "rockchip,rk-fixed-clock";
    #clock-cells = <0>;
    clock-output-names = "hsadc_1_tsp";
    clock-frequency = <0>;
   };

  };

  fixed_factor_cons {
    compatible = "rockchip,rk-fixed-factor-cons";

   otgphy0_480m: otgphy0_480m {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_gates13 4>;
    clock-output-names = "otgphy0_480m";
    clock-div = <1>;
    clock-mult = <20>;
    #clock-cells = <0>;
   };

   otgphy1_480m: otgphy1_480m {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_gates13 5>;
    clock-output-names = "otgphy1_480m";
    clock-div = <1>;
    clock-mult = <20>;
    #clock-cells = <0>;
   };

   otgphy2_480m: otgphy2_480m {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_gates13 6>;
    clock-output-names = "otgphy2_480m";
    clock-div = <1>;
    clock-mult = <20>;
    #clock-cells = <0>;
   };

   clk_hsadc_inv: clk_hsadc_inv {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_hsadc_out>;
    clock-output-names = "clk_hsadc_inv";
    clock-div = <1>;
    clock-mult = <1>;
    #clock-cells = <0>;
   };

   pclkin_cif_inv: pclkin_cif_inv {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_gates16 0>;
    clock-output-names = "pclkin_cif_inv";
    clock-div = <1>;
    clock-mult = <1>;
    #clock-cells = <0>;
   };

   pclkin_isp_inv: pclkin_isp_inv {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_gates16 3>;
    clock-output-names = "pclkin_isp_inv";
    clock-div = <1>;
    clock-mult = <1>;
    #clock-cells = <0>;
   };

   hclk_vepu: hclk_vepu {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_vepu>;
    clock-output-names = "hclk_vepu";
    clock-div = <4>;
    clock-mult = <1>;
    #clock-cells = <0>;
   };

   hclk_vdpu: hclk_vdpu {
    compatible = "rockchip,rk-fixed-factor-clock";
    clocks = <&clk_vdpu>;
    clock-output-names = "hclk_vdpu";
    clock-div = <4>;
    clock-mult = <1>;
    #clock-cells = <0>;
   };
  };

  pd_cons {
   compatible = "rockchip,rk-pd-cons";

   pd_gpu: pd_gpu {
    compatible = "rockchip,rk-pd-clock";
    clock-output-names = "pd_gpu";
    rockchip,pd-id = <8>;
    #clock-cells = <0>;
   };

   pd_video: pd_video {
    compatible = "rockchip,rk-pd-clock";
    clock-output-names = "pd_video";
    rockchip,pd-id = <12>;
    #clock-cells = <0>;
   };

   pd_vio: pd_vio {
    compatible = "rockchip,rk-pd-clock";
    clock-output-names = "pd_vio";
    rockchip,pd-id = <13>;
    #clock-cells = <0>;
   };

   pd_hevc: pd_hevc {
    compatible = "rockchip,rk-pd-clock";
    clock-output-names = "pd_hevc";
    rockchip,pd-id = <9>;
    #clock-cells = <0>;
   };

   pd_edp: pd_edp {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_edp";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_vop0: pd_vop0 {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_vop0";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_vop1: pd_vop1 {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_vop1";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_isp: pd_isp {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_isp";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_iep: pd_iep {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_iep";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_rga: pd_rga {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_rga";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_mipicsi: pd_mipicsi {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_mipicsi";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_mipidsi: pd_mipidsi {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_mipidsi";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_lvds: pd_lvds {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_lvds";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

   pd_hdmi: pd_hdmi {
    compatible = "rockchip,rk-pd-clock";
    clocks = <&pd_vio>;
    clock-output-names = "pd_hdmi";
    rockchip,pd-id = <255>;
    #clock-cells = <0>;
   };

  };


  clock_regs {
   compatible = "rockchip,rk-clock-regs";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x0000 0x3ff>;
   ranges;


   pll_cons {
    compatible = "rockchip,rk-pll-cons";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges ;

    clk_apll: pll-clk@0000 {
     compatible = "rockchip,rk3188-pll-clk";
     reg = <0x0000 0x10>;
     mode-reg = <0x0050 0>;
     status-reg = <0x0284 6>;
     clocks = <&xin24m>;
     clock-output-names = "clk_apll";
     rockchip,pll-type = <(1 << (4))>;
     #clock-cells = <0>;
    };

    clk_dpll: pll-clk@0010 {
     compatible = "rockchip,rk3188-pll-clk";
     reg = <0x0010 0x10>;
     mode-reg = <0x0050 4>;
     status-reg = <0x0284 5>;
     clocks = <&xin24m>;
     clock-output-names = "clk_dpll";
     rockchip,pll-type = <(1 << (2))>;
     #clock-cells = <0>;
    };

    clk_cpll: pll-clk@0020 {
     compatible = "rockchip,rk3188-pll-clk";
     reg = <0x0020 0x10>;
     mode-reg = <0x0050 8>;
     status-reg = <0x0284 7>;
     clocks = <&xin24m>;
     clock-output-names = "clk_cpll";
     rockchip,pll-type = <(1 << (5))>;
     #clock-cells = <0>;
     #clock-init-cells = <1>;
    };

    clk_gpll: pll-clk@0030 {
     compatible = "rockchip,rk3188-pll-clk";
     reg = <0x0030 0x10>;
     mode-reg = <0x0050 12>;
     status-reg = <0x0284 8>;
     clocks = <&xin24m>;
     clock-output-names = "clk_gpll";
     rockchip,pll-type = <(1 << (2))>;
     #clock-cells = <0>;
     #clock-init-cells = <1>;
    };

    clk_npll: pll-clk@0040 {
     compatible = "rockchip,rk3188-pll-clk";
     reg = <0x0040 0x10>;
     mode-reg = <0x0050 14>;
     status-reg = <0x0284 9>;
     clocks = <&xin24m>;
     clock-output-names = "clk_npll";
     rockchip,pll-type = <(1 << (2))>;
     #clock-cells = <0>;
     #clock-init-cells = <1>;
    };

   };


   clk_sel_cons {
    compatible = "rockchip,rk-sel-cons";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    clk_sel_con0: sel-con@0060 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0060 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     aclk_core_m0: aclk_core_m0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 4>;
      clocks = <&clk_core>;
      clock-output-names = "aclk_core_m0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };

     aclk_core_mp: aclk_core_mp_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <4 4>;
      clocks = <&clk_core>;
      clock-output-names = "aclk_core_mp";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };

     clk_core_div: clk_core_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_core>;
      clock-output-names = "clk_core";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <11>;
      rockchip,flags = <((1 << (6)) |
         (1 << (7)))>;
     };



     clk_core: clk_core_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&clk_apll>, <&clk_gates0 2>;
      clock-output-names = "clk_core";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

    };

    clk_sel_con1: sel-con@0064 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0064 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     aclk_bus: aclk_bus_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 3>;
      clocks = <&aclk_bus_src_div>;
      clock-output-names = "aclk_bus";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     aclk_bus_src_div: aclk_bus_src_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <3 5>;
      clocks = <&aclk_bus_src>;
      clock-output-names = "aclk_bus_src";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (7))>;
     };

     hclk_bus: hclk_bus_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 2>;
      clocks = <&aclk_bus>;
      clock-output-names = "hclk_bus";
      rockchip,div-type = <(1 << (7))>;
      rockchip,div-relations =
        <0x0 1
         0x1 2
         0x3 4>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };



     pclk_bus: pclk_bus_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <12 3>;
      clocks = <&aclk_bus>;
      clock-output-names = "pclk_bus";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     aclk_bus_src: aclk_bus_src_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;

      clock-output-names = "aclk_bus_src";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

    };

    clk_sel_con2: sel-con@0068 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0068 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_tsadc: clk_tsadc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 6>;
      clocks = <&xin32k>;
      clock-output-names = "clk_tsadc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     testout_div: testout_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&dummy>;
      clock-output-names = "testout_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };


    };

    clk_sel_con3: sel-con@006c {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x006c 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_uart4_div: clk_uart4_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&uart_pll_mux>;
      clock-output-names = "clk_uart4_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_uart4: uart4_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_uart4_div>, <&uart4_frac>, <&xin24m>, <&dummy>;
      clock-output-names = "clk_uart4";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };



    };

    clk_sel_con4: sel-con@0070 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0070 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     i2s_pll_div: i2s_pll_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_i2s_pll>;
      clock-output-names = "clk_i2s_pll";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (7))>;
     };



     clk_i2s: i2s_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_i2s_pll>, <&i2s_frac>, <&i2s_clkin>, <&xin12m>;
      clock-output-names = "clk_i2s";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };



     clk_i2s_out: i2s_outclk_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <12 1>;
      clocks = <&clk_i2s>, <&xin12m>;
      clock-output-names = "clk_i2s_out";
      #clock-cells = <0>;
     };



     clk_i2s_pll: i2s_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_i2s_pll";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con5: sel-con@0074 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0074 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     spdif_div: spdif_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_spdif_pll>;
      clock-output-names = "spdif_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_spdif: spdif_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&spdif_div>, <&spdif_frac>, <&xin12m>, <&dummy>;
      clock-output-names = "clk_spdif";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };



     clk_spdif_pll: spdif_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_spdif_pll";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con6: sel-con@0078 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0078 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_isp_div: clk_isp_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 6>;
      clocks = <&clk_isp>;
      clock-output-names = "clk_isp";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_isp: clk_isp_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_isp";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_isp_jpe_div: clk_isp_jpe_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 6>;
      clocks = <&clk_isp_jpe>;
      clock-output-names = "clk_isp_jpe";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_isp_jpe: clk_isp_jpe_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_isp_jpe";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con7: sel-con@007c {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x007c 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     uart4_frac: uart4_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_uart4_div>;
      clock-output-names = "uart4_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con8: sel-con@0080 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0080 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     i2s_frac: i2s_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_i2s_pll>;
      clock-output-names = "i2s_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con9: sel-con@0084 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0084 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     spdif_frac: spdif_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&spdif_div>;
      clock-output-names = "spdif_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con10: sel-con@0088 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0088 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     aclk_peri_div: aclk_peri_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&aclk_peri>;
      clock-output-names = "aclk_peri";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (7))>;
     };



     hclk_peri: hclk_peri_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 2>;
      clocks = <&aclk_peri>;
      clock-output-names = "hclk_peri";
      rockchip,div-type = <(1 << (7))>;
      rockchip,div-relations =
        <0x0 1
         0x1 2
         0x2 4>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };



     pclk_peri: pclk_peri_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <12 2>;
      clocks = <&aclk_peri>;
      clock-output-names = "pclk_peri";
      rockchip,div-type = <(1 << (7))>;
      rockchip,div-relations =
        <0x0 1
         0x1 2
         0x2 4
         0x3 8>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };



     aclk_peri: aclk_peri_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "aclk_peri";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con11: sel-con@008c {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x008c 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_sdmmc_div: clk_sdmmc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 6>;
      clocks = <&clk_sdmmc>;
      clock-output-names = "clk_sdmmc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <3>;
     };

     clk_sdmmc: clk_sdmmc_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&xin24m>;
      clock-output-names = "clk_sdmmc";
      #clock-cells = <0>;
     };

     hsicphy_12m_div: hsicphy_12m_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 6>;
      clocks = <&hsicphy_480m>;
      clock-output-names = "hsicphy_12m_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };

    };

    clk_sel_con12: sel-con@0090 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0090 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_sdio0_div: clk_sdio0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 6>;
      clocks = <&clk_sdio0>;
      clock-output-names = "clk_sdio0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <3>;
     };

     clk_sdio0: clk_sdio0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&xin24m>;
      clock-output-names = "clk_sdio0";
      #clock-cells = <0>;
     };

     clk_emmc_div: clk_emmc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 6>;
      clocks = <&clk_emmc>;
      clock-output-names = "clk_emmc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <3>;
     };

     clk_emmc: clk_emmc_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&xin24m>;
      clock-output-names = "clk_emmc";
      #clock-cells = <0>;
     };
    };

    clk_sel_con13: sel-con@0094 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0094 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_uart0_pll_div: clk_uart0_pll_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_uart0_pll>;
      clock-output-names = "clk_uart0_pll";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_uart0: uart0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_uart0_pll>, <&uart0_frac>, <&xin24m>, <&dummy>;
      clock-output-names = "clk_uart0";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };



     usbphy_480m: usbphy_480m_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <11 2>;
      clocks = <&otgphy1_480m>, <&otgphy2_480m>, <&otgphy0_480m>;
      clock-output-names = "usbphy_480m";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <15>;
      #clock-init-cells = <1>;
     };

     clk_uart0_pll: clk_uart0_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <13 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>, <&clk_npll>;
      clock-output-names = "clk_uart0_pll";
      #clock-cells = <0>;
     };

     uart_pll_mux: uart_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "uart_pll_mux";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con14: sel-con@0098 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0098 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_uart1_div: clk_uart1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&uart_pll_mux>;
      clock-output-names = "clk_uart1_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_uart1: uart1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_uart1_div>, <&uart1_frac>, <&xin24m>, <&dummy>;
      clock-output-names = "clk_uart1";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };


    };

    clk_sel_con15: sel-con@009c {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x009c 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_uart2_div: clk_uart2_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&uart_pll_mux>;
      clock-output-names = "clk_uart2_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_uart2: uart2_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_uart2_div>, <&uart2_frac>, <&xin24m>, <&dummy>;
      clock-output-names = "clk_uart2";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };


    };

    clk_sel_con16: sel-con@00a0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00a0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_uart3_div: clk_uart3_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&uart_pll_mux>;
      clock-output-names = "clk_uart3_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_uart3: uart3_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&clk_uart3_div>, <&uart3_frac>, <&xin24m>, <&dummy>;
      clock-output-names = "clk_uart3";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };


    };

    clk_sel_con17: sel-con@00a4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00a4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     uart0_frac: uart0_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_uart0_pll>;
      clock-output-names = "uart0_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con18: sel-con@00a8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00a8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     uart1_frac: uart1_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_uart1_div>;
      clock-output-names = "uart1_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con19: sel-con@00ac {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00ac 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     uart2_frac: uart2_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_uart2_div>;
      clock-output-names = "uart2_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };

    };

    clk_sel_con20: sel-con@00b0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00b0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     uart3_frac: uart3_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&clk_uart3_div>;
      clock-output-names = "uart3_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con21: sel-con@00b4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00b4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_mac_pll: clk_mac_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <0 2>;
      clocks = <&clk_npll>, <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_mac_pll";
      #clock-cells = <0>;
     };



     clk_mac: clk_mac_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <4 1>;
      clocks = <&clk_mac_pll>, <&gmac_clkin>;
      clock-output-names = "clk_mac";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <10>;
      rockchip,flags = <(1 << (2))>;
      #clock-init-cells = <1>;
     };



     clk_mac_pll_div: clk_mac_pll_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_mac_pll>;
      clock-output-names = "clk_mac_pll";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };


    };

    clk_sel_con22: sel-con@00b8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00b8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_hsadc_pll: clk_hsadc_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <0 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_hsadc_pll";
      #clock-cells = <0>;
     };
# 1217 "arch/arm/boot/dts/rk3288-clocks.dtsi"
     clk_hsadc_out: clk_hsadc_out {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <4 1>;
      clocks = <&clk_hsadc_pll>, <&clk_hsadc_ext>;
      clock-output-names = "clk_hsadc_out";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <9>;
      rockchip,flags = <(1 << (2))>;
     };



     clk_hsadc: clk_hsadc {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <7 1>;
      clocks = <&clk_hsadc_out>, <&clk_hsadc_inv>;
      clock-output-names = "clk_hsadc";
      #clock-cells = <0>;
     };

     clk_hsadc_pll_div: clk_hsadc_pll_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 8>;
      clocks = <&clk_hsadc_pll>;
      clock-output-names = "clk_hsadc_pll";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };
    };
# 1269 "arch/arm/boot/dts/rk3288-clocks.dtsi"
    clk_sel_con24: sel-con@00c0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00c0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;



     clk_saradc: clk_saradc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 8>;
      clocks = <&xin24m>;
      clock-output-names = "clk_saradc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con25: sel-con@00c4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00c4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_spi0_div: clk_spi0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_spi0>;
      clock-output-names = "clk_spi0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_spi0: clk_spi0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <7 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_spi0";
      #clock-cells = <0>;
     };

     clk_spi1_div: clk_spi1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 7>;
      clocks = <&clk_spi1>;
      clock-output-names = "clk_spi1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_spi1: clk_spi1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_spi1";
      #clock-cells = <0>;
     };
    };

    clk_sel_con26: sel-con@00c8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00c8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     ddr_div: ddr_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 2>;
      clocks = <&clk_ddr>;
      clock-output-names = "clk_ddr";
      rockchip,div-type = <(1 << (7))>;
      rockchip,div-relations =
        <0x0 1
         0x1 2
         0x3 4>;
      #clock-cells = <0>;
      rockchip,flags = <((1 << (6)) |
         (1 << (7)))>;
      rockchip,clkops-idx = <13>;
     };

     clk_ddr: ddr_clk_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <2 1>;
      clocks = <&clk_dpll>, <&clk_gpll>;
      clock-output-names = "clk_ddr";
      #clock-cells = <0>;
     };



     clk_crypto: crypto_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <6 2>;
      clocks = <&aclk_bus>;
      clock-output-names = "clk_crypto";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_cif_pll: clk_cif_pll_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_cif_pll";
      #clock-cells = <0>;
     };

     clk_cif_out_div: clk_cif_out_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <9 5>;
      clocks = <&clk_cif_out>;
      clock-output-names = "clk_cif_out";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_cif_out: clk_cif_out_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&clk_cif_pll>, <&xin24m>;
      clock-output-names = "clk_cif_out";
      #clock-cells = <0>;
     };
    };

    clk_sel_con27: sel-con@00cc {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00cc 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     dclk_lcdc0: dclk_lcdc0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <0 2>;
      clocks = <&clk_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "dclk_lcdc0";
      #clock-cells = <0>;
     };



     dclk_lcdc0_div: dclk_lcdc0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 8>;
      clocks = <&dclk_lcdc0>;
      clock-output-names = "dclk_lcdc0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <16>;
      rockchip,flags = <(1 << (2))>;
     };
    };

    clk_sel_con28: sel-con@00d0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00d0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_edp_div: clk_edp_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 6>;
      clocks = <&clk_edp>;
      clock-output-names = "clk_edp";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_edp: clk_edp_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_edp";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     hclk_vio: hclk_vio_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_gates15 11>;
      clock-output-names = "hclk_vio";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };



     clk_edp_24m: edp_24m_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&edp_24m_clkin>, <&xin24m>;
      clock-output-names = "clk_edp_24m";
      #clock-cells = <0>;
     };
    };

    clk_sel_con29: sel-con@00d4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00d4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     hsicphy_480m: hsicphy_480m_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <0 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "hsicphy_480m";
      #clock-cells = <0>;
     };

     hsicphy_12m: hsicphy_12m_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <2 1>;
      clocks = <&clk_gates13 9>, <&hsicphy_12m_div>;
      clock-output-names = "hsicphy_12m";
      #clock-cells = <0>;
     };

     clkin_isp: clkin_isp {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <3 1>;
      clocks = <&clk_gates16 3>, <&pclkin_isp_inv>;
      clock-output-names = "clkin_isp";
      #clock-cells = <0>;
     };

     clkin_cif: clkin_cif {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <4 1>;
      clocks = <&clk_gates16 0>, <&pclkin_cif_inv>;
      clock-output-names = "clkin_cif";
      #clock-cells = <0>;
     };



     dclk_lcdc1: dclk_lcdc1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&clk_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "dclk_lcdc1";
      #clock-cells = <0>;
     };

     dclk_lcdc1_div: dclk_lcdc1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 8>;
      clocks = <&dclk_lcdc1>;
      clock-output-names = "dclk_lcdc1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <17>;
      rockchip,flags = <(1 << (2))>;
     };
    };

    clk_sel_con30: sel-con@00d8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00d8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     aclk_rga_div: aclk_rga_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&aclk_rga>;
      clock-output-names = "aclk_rga";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     aclk_rga: aclk_rga_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "aclk_rga";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_rga_div: clk_rga_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_rga>;
      clock-output-names = "clk_rga";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_rga: clk_rga_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "clk_rga";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con31: sel-con@00dc {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00dc 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     aclk_vio0_div: aclk_vio0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&aclk_vio0>;
      clock-output-names = "aclk_vio0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (7))>;
     };



     aclk_vio0: aclk_vio0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&clk_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "aclk_vio0";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     aclk_vio1_div: aclk_vio1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&aclk_vio1>;
      clock-output-names = "aclk_vio1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (7))>;
     };



     aclk_vio1: aclk_vio1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&clk_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "aclk_vio1";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con32: sel-con@00e0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00e0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_vepu_div: clk_vepu_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_vepu>;
      clock-output-names = "clk_vepu";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_vepu: clk_vepu_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "clk_vepu";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_vdpu_div: clk_vdpu_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_vdpu>;
      clock-output-names = "clk_vdpu";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_vdpu: clk_vdpu_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>;
      clock-output-names = "clk_vdpu";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con33: sel-con@00e4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00e4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     pclk_pd_pmu: pclk_pd_pmu_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_gpll>;
      clock-output-names = "pclk_pd_pmu";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };



     pclk_pd_alive: pclk_pd_alive {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_gpll>;
      clock-output-names = "pclk_pd_alive";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };


    };

    clk_sel_con34: sel-con@00e8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00e8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_gpu_div: clk_gpu_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_gpu>;
      clock-output-names = "clk_gpu";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (8))>;
     };



     clk_gpu: clk_gpu_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&usbphy_480m>, <&clk_npll>;
      clock-output-names = "clk_gpu";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_sdio1_div: clk_sdio1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 6>;
      clocks = <&clk_sdio1>;
      clock-output-names = "clk_sdio1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <3>;
     };

     clk_sdio1: clk_sdio1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&xin24m>;
      clock-output-names = "clk_sdio1";
      #clock-cells = <0>;
     };
    };

    clk_sel_con35: sel-con@00ec {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00ec 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_tsp_div: clk_tsp_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_tsp>;
      clock-output-names = "clk_tsp";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_tsp: clk_tsp_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_tsp";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_tspout_div: clk_tspout_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_tspout>;
      clock-output-names = "clk_tspout";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_tspout: clk_tspout_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>, <&io_27m_in>;
      clock-output-names = "clk_tspout";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con36: sel-con@00f0 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00f0 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_core0: clk_core0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 3>;
      clocks = <&clk_core>;
      clock-output-names = "clk_core0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };



     clk_core1: clk_core1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <4 3>;
      clocks = <&clk_core>;
      clock-output-names = "clk_core1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };



     clk_core2: clk_core2_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 3>;
      clocks = <&clk_core>;
      clock-output-names = "clk_core2";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };



     clk_core3: clk_core3_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <12 3>;
      clocks = <&clk_core>;
      clock-output-names = "clk_core3";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };


    };

    clk_sel_con37: sel-con@00f4 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00f4 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_l2ram: clk_l2ram_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 3>;
      clocks = <&clk_core>;
      clock-output-names = "clk_l2ram";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };



     atclk_core: atclk_core_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <4 5>;
      clocks = <&clk_core>;
      clock-output-names = "atclk_core";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };

     pclk_dbg_src: pclk_core_dbg_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <9 5>;
      clocks = <&clk_core>;
      clock-output-names = "pclk_dbg_src";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx = <12>;
     };


    };

    clk_sel_con38: sel-con@00f8 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00f8 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_nandc0_div: clk_nandc0_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_nandc0>;
      clock-output-names = "clk_nandc0";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_nandc0: clk_nandc0_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <7 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_nandc0";
      #clock-cells = <0>;
     };

     clk_nandc1_div: clk_nandc1_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_nandc1>;
      clock-output-names = "clk_nandc1";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };



     clk_nandc1: clk_nandc1_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <15 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_nandc1";
      #clock-cells = <0>;
     };
    };

    clk_sel_con39: sel-con@00fc {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x00fc 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_spi2_div: clk_spi2_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_spi2>;
      clock-output-names = "clk_spi2";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
     };

     clk_spi2: clk_spi2_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <7 1>;
      clocks = <&dummy_cpll>, <&clk_gpll>;
      clock-output-names = "clk_spi2";
      #clock-cells = <0>;
     };

     aclk_hevc_div: aclk_hevc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&aclk_hevc>;
      clock-output-names = "aclk_hevc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (8))>;
     };



     aclk_hevc: aclk_hevc_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "aclk_hevc";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

    clk_sel_con40: sel-con@0100 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0100 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     spdif_8ch_div: spdif_8ch_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 7>;
      clocks = <&clk_spdif_pll>;
      clock-output-names = "spdif_8ch_div";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
     };



     clk_spdif_8ch: spdif_8ch_clk_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <8 2>;
      clocks = <&spdif_8ch_div>, <&spdif_8ch_frac>, <&xin12m>;
      clock-output-names = "clk_spdif_8ch";
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <14>;
      rockchip,flags = <(1 << (2))>;
     };



     hclk_hevc: hclk_hevc_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <12 2>;
      clocks = <&aclk_hevc>;
      clock-output-names = "hclk_hevc";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };


    };

    clk_sel_con41: sel-con@0104 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0104 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     spdif_8ch_frac: spdif_8ch_frac {
      compatible = "rockchip,rk3188-frac-con";
      clocks = <&spdif_8ch_div>;
      clock-output-names = "spdif_8ch_frac";

      rockchip,bits = <0 32>;
      rockchip,clkops-idx =
       <5>;
      #clock-cells = <0>;
     };
    };

    clk_sel_con42: sel-con@0108 {
     compatible = "rockchip,rk3188-selcon";
     reg = <0x0108 0x4>;
     #address-cells = <1>;
     #size-cells = <1>;

     clk_hevc_cabac_div: clk_hevc_cabac_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <0 5>;
      clocks = <&clk_hevc_cabac>;
      clock-output-names = "clk_hevc_cabac";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (8))>;
     };



     clk_hevc_cabac: clk_hevc_cabac_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <6 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_hevc_cabac";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };

     clk_hevc_core_div: clk_hevc_core_div {
      compatible = "rockchip,rk3188-div-con";
      rockchip,bits = <8 5>;
      clocks = <&clk_hevc_core>;
      clock-output-names = "clk_hevc_core";
      rockchip,div-type = <(0)>;
      #clock-cells = <0>;
      rockchip,clkops-idx =
       <1>;
      rockchip,flags = <(1 << (8))>;
     };



     clk_hevc_core: clk_hevc_core_mux {
      compatible = "rockchip,rk3188-mux-con";
      rockchip,bits = <14 2>;
      clocks = <&dummy_cpll>, <&clk_gpll>, <&clk_npll>;
      clock-output-names = "clk_hevc_core";
      #clock-cells = <0>;
      #clock-init-cells = <1>;
     };
    };

   };



   clk_gate_cons {
    compatible = "rockchip,rk-gate-cons";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges ;

    clk_gates0: gate-clk@0160 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0160 0x4>;
     clocks =
      <&dummy>, <&clk_apll>,
      <&clk_gpll>, <&aclk_bus>,

      <&hclk_bus>, <&pclk_bus>,
      <&dummy>, <&aclk_bus>,

      <&clk_dpll>, <&clk_gpll>,
      <&clk_gpll>, <&clk_cpll>,

      <&xin24m>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "reserved", "reserved",
      "clk_arm_gpll", "g_aclk_bus",

      "hclk_bus", "pclk_bus",
      "reserved", "aclk_bus_2pmu",

      "reserved", "reserved",
      "reserved", "reserved",

      "clk_acc_efuse", "reserved",
      "reserved", "reserved";
     rockchip,suspend-clkgating-setting=<0x0fff 0x0fff>;

     #clock-cells = <1>;
    };

    clk_gates1: gate-clk@0164 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0164 0x4>;
     clocks =
      <&xin24m>, <&xin24m>,
      <&xin24m>, <&xin24m>,

      <&xin24m>, <&xin24m>,
      <&dummy>, <&dummy>,

      <&clk_uart0_pll>, <&uart0_frac>,
      <&clk_uart1_div>, <&uart1_frac>,

      <&clk_uart2_div>, <&uart2_frac>,
      <&clk_uart3_div>, <&uart3_frac>;

     clock-output-names =
      "clk_timer0", "clk_timer1",
      "clk_timer2", "clk_timer3",

      "clk_timer4", "clk_timer5",
      "reserved", "reserved",

      "clk_uart0_pll", "uart0_frac",
      "clk_uart1_div", "uart1_frac",

      "clk_uart2_div", "uart2_frac",
      "clk_uart3_div", "uart3_frac";

      rockchip,suspend-clkgating-setting=<0x0 0x0>;
     #clock-cells = <1>;
    };

    clk_gates2: gate-clk@0168 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0168 0x4>;
     clocks =
      <&aclk_peri>, <&aclk_peri>,
      <&hclk_peri>, <&pclk_peri>,

      <&dummy>, <&clk_mac_pll>,
      <&clk_hsadc_pll>, <&clk_tsadc>,

      <&clk_saradc>, <&clk_spi0>,
      <&clk_spi1>, <&clk_spi2>,

      <&clk_uart4_div>, <&uart4_frac>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "aclk_peri", "reserved",
      "hclk_peri", "pclk_peri",

      "reserved", "clk_mac_pll",
      "clk_hsadc_pll", "clk_tsadc",

      "clk_saradc", "clk_spi0",
      "clk_spi1", "clk_spi2",

      "clk_uart4_div", "uart4_frac",
      "reserved", "reserved";
         rockchip,suspend-clkgating-setting=<0x000f 0x000f>;

     #clock-cells = <1>;
    };

    clk_gates3: gate-clk@016c {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x016c 0x4>;
     clocks =
      <&aclk_vio0>, <&dclk_lcdc0>,
      <&aclk_vio1>, <&dclk_lcdc1>,

      <&clk_rga>, <&aclk_rga>,
      <&hsicphy_480m>, <&clk_cif_pll>,

      <&dummy>, <&clk_vepu>,
      <&dummy>, <&clk_vdpu>,

      <&clk_edp_24m>, <&clk_edp>,
      <&clk_isp>, <&clk_isp_jpe>;

     clock-output-names =
      "aclk_vio0", "dclk_lcdc0",
      "aclk_vio1", "dclk_lcdc1",

      "clk_rga", "aclk_rga",
      "hsicphy_480m", "clk_cif_pll",


      "reserved", "clk_vepu",
      "reserved", "clk_vdpu",

      "clk_edp_24m", "clk_edp",
      "clk_isp", "clk_isp_jpe";
                                                rockchip,suspend-clkgating-setting=<0x0000 0x0000>;

     #clock-cells = <1>;
    };

    clk_gates4: gate-clk@0170 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0170 0x4>;
     clocks =
      <&clk_i2s_out>, <&clk_i2s_pll>,
      <&i2s_frac>, <&clk_i2s>,

      <&spdif_div>, <&spdif_frac>,
      <&clk_spdif>, <&spdif_8ch_div>,

      <&spdif_8ch_frac>, <&clk_spdif_8ch>,
      <&clk_tsp>, <&clk_tspout>,

      <&clk_ddr>, <&clk_ddr>,
      <&jtag_clkin>, <&dummy>;

     clock-output-names =
      "clk_i2s_out", "clk_i2s_pll",
      "i2s_frac", "clk_i2s",

      "spdif_div", "spdif_frac",
      "clk_spdif", "spdif_8ch_div",

      "spdif_8ch_frac", "clk_spdif_8ch",
      "clk_tsp", "clk_tspout",


      "reserved", "reserved",
      "clk_jtag", "reserved";

                                            rockchip,suspend-clkgating-setting=<0xf000 0xf000>;
     #clock-cells = <1>;
    };

    clk_gates5: gate-clk@0174 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0174 0x4>;
     clocks =
      <&clk_mac>, <&clk_mac>,
      <&clk_mac>, <&clk_mac>,

      <&clk_crypto>, <&clk_nandc0>,
      <&clk_nandc1>, <&clk_gpu>,

      <&pclk_pd_pmu>, <&xin24m>,
      <&xin24m>, <&xin32k>,

      <&xin24m>, <&xin24m>,
      <&usbphy_480m>, <&xin24m>;

     clock-output-names =
      "g_clk_mac_rx", "g_clk_mac_tx",
      "g_clk_mac_ref", "g_mac_refout",

      "clk_crypto", "clk_nandc0",
      "clk_nandc1", "clk_gpu",

      "pclk_pd_pmu", "g_clk_pvtm_core",
      "g_clk_pvtm_gpu", "g_hdmi_cec_clk",

      "g_hdmi_hdcp_clk", "g_ps2c_clk",
      "usbphy_480m", "g_mipidsi_24m";
                                                rockchip,suspend-clkgating-setting=<0x0100 0x0100>;

     #clock-cells = <1>;
    };

    clk_gates6: gate-clk@0178 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0178 0x4>;
     clocks =
      <&hclk_peri>, <&pclk_peri>,
      <&aclk_peri>, <&aclk_peri>,

      <&pclk_peri>, <&pclk_peri>,
      <&pclk_peri>, <&pclk_peri>,

      <&pclk_peri>, <&pclk_peri>,
      <&dummy>, <&pclk_peri>,

      <&pclk_peri>, <&pclk_peri>,
      <&pclk_peri>, <&pclk_peri>;

     clock-output-names =
      "g_hp_matrix", "g_pp_axi_matrix",
      "g_ap_axi_matrix", "g_aclk_dmac2",

      "g_pclk_spi0", "g_pclk_spi1",
      "g_pclk_spi2", "g_pclk_ps2c",

      "g_pclk_uart0", "g_pclk_uart1",
      "reserved", "g_pclk_uart3",

      "g_pclk_uart4", "g_pclk_i2c1",
      "g_pclk_i2c3", "g_pclk_i2c4";
                                            rockchip,suspend-clkgating-setting=<0x0003 0x0003>;

     #clock-cells = <1>;
    };

    clk_gates7: gate-clk@017c {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x017c 0x4>;
     clocks =
      <&pclk_peri>, <&pclk_peri>,
      <&pclk_peri>, <&pclk_peri>,

      <&hclk_peri>, <&hclk_peri>,
      <&hclk_peri>, <&hclk_peri>,

      <&hclk_peri>, <&hclk_peri>,
      <&hclk_peri>, <&aclk_peri>,

      <&hclk_peri>, <&hclk_peri>,
      <&hclk_peri>, <&hclk_peri>;

     clock-output-names =
      "g_pclk_i2c5", "g_pclk_saradc",
      "g_pclk_tsadc", "g_pclk_sim",

      "g_hclk_otg0", "g_pmu_hclk_otg0",
      "g_hclk_host0", "g_hclk_host1",

      "g_hclk_hsic", "g_hclk_usb_peri",
      "g_hp_ahb_arbi", "g_aclk_peri_niu",

      "g_h_emem_peri", "g_hclk_mem_peri",
      "g_hclk_nandc0", "g_hclk_nandc1";
                                                rockchip,suspend-clkgating-setting=<0x0c00 0xc000>;

     #clock-cells = <1>;
    };

    clk_gates8: gate-clk@0180 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0180 0x4>;
     clocks =
      <&aclk_peri>, <&pclk_peri>,
      <&aclk_peri>, <&hclk_peri>,

      <&hclk_peri>, <&hclk_peri>,
      <&hclk_peri>, <&hclk_peri>,

      <&hclk_peri>, <&hsadc_0_tsp>,
      <&hsadc_1_tsp>, <&io_27m_in>,

      <&aclk_peri>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "g_aclk_gmac", "g_pclk_gmac",
      "g_hclk_gps", "g_hclk_sdmmc",

      "g_hclk_sdio0", "g_hclk_sdio1",
      "g_hclk_emmc", "g_hclk_hsadc",

      "g_hclk_tsp", "g_hsadc_0_tsp",
      "g_hsadc_1_tsp", "g_clk_27m_tsp",

      "g_aclk_peri_mmu", "reserved",
      "reserved", "reserved";

                                        rockchip,suspend-clkgating-setting=<0x0000 0x0000>;
     #clock-cells = <1>;
    };

    clk_gates9: gate-clk@0184 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0184 0x4>;
     clocks =
      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved";
                                    rockchip,suspend-clkgating-setting=<0x0 0x0>;

     #clock-cells = <1>;
    };

    clk_gates10: gate-clk@0188 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0188 0x4>;
     clocks =
      <&pclk_bus>, <&pclk_bus>,
      <&pclk_bus>, <&pclk_bus>,

      <&aclk_bus>, <&aclk_bus>,
      <&aclk_bus>, <&aclk_bus>,

      <&hclk_bus>, <&hclk_bus>,
      <&hclk_bus>, <&hclk_bus>,

      <&aclk_bus>, <&aclk_bus>,
      <&pclk_bus>, <&pclk_bus>;

     clock-output-names =
      "g_pclk_pwm", "g_pclk_timer",
      "g_pclk_i2c0", "g_pclk_i2c2",

      "g_aclk_intmem", "g_clk_intmem0",
      "g_clk_intmem1", "g_clk_intmem2",

      "g_hclk_i2s", "g_hclk_rom",
      "g_hclk_spdif", "g_h_spdif_8ch",

      "g_aclk_dmac1", "g_aclk_strc_sys",
      "reserved", "reserved";


                                                rockchip,suspend-clkgating-setting=<0xf2f1 0xf2f1>;

     #clock-cells = <1>;
    };

    clk_gates11: gate-clk@018c {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x018c 0x4>;
     clocks =
      <&pclk_bus>, <&pclk_bus>,
      <&pclk_bus>, <&pclk_bus>,

      <&dummy>, <&dummy>,
      <&aclk_bus>, <&hclk_bus>,

      <&aclk_bus>, <&pclk_bus>,
      <&pclk_bus>, <&pclk_bus>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "reserved", "reserved",
      "g_p_efuse_1024", "g_pclk_tzpc",

      "reserved", "reserved",
      "g_aclk_crypto", "g_hclk_crypto",

      "g_aclk_ccp", "g_pclk_uart2",
      "g_p_efuse_256", "g_pclk_rkpwm",

      "reserved", "reserved",
      "reserved", "reserved";
                                               rockchip,suspend-clkgating-setting=<0x0033 0x0033>;

     #clock-cells = <1>;
    };

    clk_gates12: gate-clk@0190 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0190 0x4>;
     clocks =
      <&clk_core0>, <&clk_core1>,
      <&clk_core2>, <&clk_core3>,

      <&clk_l2ram>, <&aclk_core_m0>,
      <&aclk_core_mp>, <&atclk_core>,

      <&pclk_dbg_src>, <&pclk_dbg_src>,
      <&pclk_dbg_src>, <&pclk_dbg_src>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "clk_core0", "clk_core1",
      "clk_core2", "clk_core3",

      "clk_l2ram", "aclk_core_m0",
      "aclk_core_mp", "atclk_core",

      "pclk_dbg_src", "g_dbg_core_clk",
      "g_cs_dbg_clk", "g_pclk_core_niu",

      "reserved", "reserved",
      "reserved", "reserved";
                                            rockchip,suspend-clkgating-setting=<0x0ff1 0x0ff1>;

     #clock-cells = <1>;
    };

    clk_gates13: gate-clk@0194 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0194 0x4>;
     clocks =
      <&clk_sdmmc>, <&clk_sdio0>,
      <&clk_sdio1>, <&clk_emmc>,

      <&xin24m>, <&xin24m>,
      <&xin24m>, <&xin32k>,

      <&aclk_bus_src>, <&xin12m>,
      <&xin24m>, <&xin24m>,

      <&dummy>, <&aclk_hevc>,
      <&clk_hevc_cabac>, <&clk_hevc_core>;

     clock-output-names =
      "clk_sdmmc", "clk_sdio0",
      "clk_sdio1", "clk_emmc",

      "clk_otgphy0", "clk_otgphy1",
      "clk_otgphy2", "clk_otg_adp",

      "g_clk_c2c_host", "g_clk_hsic_12m",
      "g_clk_lcdc_pwm0", "g_clk_lcdc_pwm1",

      "g_clk_wifi", "aclk_hevc",
      "clk_hevc_cabac", "clk_hevc_core";
                                                rockchip,suspend-clkgating-setting=<0x0 0x0>;

     #clock-cells = <1>;
    };

    clk_gates14: gate-clk@0198 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x0198 0x4>;
     clocks =
      <&dummy>, <&pclk_pd_alive>,
      <&pclk_pd_alive>, <&pclk_pd_alive>,

      <&pclk_pd_alive>, <&pclk_pd_alive>,
      <&pclk_pd_alive>, <&pclk_pd_alive>,

      <&pclk_pd_alive>, <&dummy>,
      <&dummy>, <&pclk_pd_alive>,

      <&pclk_pd_alive>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "reserved", "g_pclk_gpio1",
      "g_pclk_gpio2", "g_pclk_gpio3",

      "g_pclk_gpio4", "g_pclk_gpio5",
      "g_pclk_gpio6", "g_pclk_gpio7",

      "g_pclk_gpio8", "reserved",
      "reserved", "g_pclk_grf",

      "g_p_alive_niu", "reserved",
      "reserved", "reserved";


                                                rockchip,suspend-clkgating-setting=<0x19fe 0x19fe>;

     #clock-cells = <1>;
    };

    clk_gates15: gate-clk@019c {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x019c 0x4>;
     clocks =
      <&aclk_rga>, <&hclk_vio>,
      <&clk_gates15 11>, <&hclk_vio>,

      <&dummy>, <&clk_gates15 11>,
      <&hclk_vio>, <&clk_gates15 12>,

      <&hclk_vio>, <&dummy>,
      <&dummy>, <&aclk_vio0>,

      <&aclk_vio1>, <&aclk_rga>,
      <&clk_gates15 11>, <&hclk_vio>;

     clock-output-names =
      "reserved", "g_hclk_rga",
      "g_aclk_iep", "g_hclk_iep",

      "g_aclk_lcdc_iep", "g_aclk_lcdc0",
      "g_hclk_lcdc0", "g_aclk_lcdc1",

      "g_hclk_lcdc1", "reserved",
      "reserved", "g_aclk_vio0_niu",

      "g_aclk_vio1_niu", "reserved",
      "g_aclk_vip", "g_hclk_vip";
                                                rockchip,suspend-clkgating-setting=<0x0 0x0>;

     #clock-cells = <1>;
    };

    clk_gates16: gate-clk@01a0 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x01a0 0x4>;
     clocks =
      <&pclkin_cif>, <&hclk_vio>,
      <&clk_gates15 12>, <&pclkin_isp>,

      <&hclk_vio>, <&hclk_vio>,
      <&hclk_vio>, <&hclk_vio>,

      <&hclk_vio>, <&hclk_vio>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "g_pclkin_cif", "g_hclk_isp",
      "g_aclk_isp", "g_pclkin_isp",

      "g_p_mipi_dsi0", "g_p_mipi_dsi1",
      "g_p_mipi_csi", "g_pclk_lvds_phy",

      "g_pclk_edp_ctrl", "g_p_hdmi_ctrl",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved";
                                            rockchip,suspend-clkgating-setting=<0x0 0x0>;

     #clock-cells = <1>;
    };

    clk_gates17: gate-clk@01a4 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x01a4 0x4>;
     clocks =
      <&pclk_pd_pmu>, <&pclk_pd_pmu>,
      <&pclk_pd_pmu>, <&pclk_pd_pmu>,

      <&pclk_pd_pmu>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "g_pclk_pmu", "g_pclk_intmem1",
      "g_pclk_pmu_niu", "g_pclk_sgrf",

      "g_pclk_gpio0", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved";
                                             rockchip,suspend-clkgating-setting=<0x01f 0x01f>;

     #clock-cells = <1>;
    };

    clk_gates18: gate-clk@01a8 {
     compatible = "rockchip,rk3188-gate-clk";
     reg = <0x01a8 0x4>;
     clocks =
      <&clk_gpu>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>,

      <&dummy>, <&dummy>,
      <&dummy>, <&dummy>;

     clock-output-names =
      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved",

      "reserved", "reserved",
      "reserved", "reserved";

                                            rockchip,suspend-clkgating-setting=<0x0 0x0>;
     #clock-cells = <1>;
    };

   };
  };
 };
};
# 11 "arch/arm/boot/dts/rk3288.dtsi" 2

/ {
 compatible = "rockchip,rk3288";
 rockchip,sram = <&sram>;
 interrupt-parent = <&gic>;

 aliases {
  serial0 = &uart_bt;
  serial1 = &uart_bb;
  serial2 = &uart_dbg;
  serial3 = &uart_gps;
  serial4 = &uart_exp;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  lcdc0 = &lcdc0;
  lcdc1 = &lcdc1;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x500>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x501>;
  };
  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x502>;
  };
  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x503>;
  };
 };

 gic: interrupt-controller@ffc01000 {
  compatible = "arm,cortex-a15-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;
  reg = <0xffc01000 0x1000>,
        <0xffc02000 0x1000>;
 };

 arm-pmu {
  compatible = "arm,cortex-a12-pmu";
  interrupts = <0 151 4>,
        <0 152 4>,
        <0 153 4>,
        <0 154 4>;
 };

 cpu_axi_bus: cpu_axi_bus {
  compatible = "rockchip,cpu_axi_bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  qos {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   cpup {
    reg = <0xffa80000 0x20>;
   };
   cpum_r {
    reg = <0xffa80080 0x20>;
   };
   cpum_w {
    reg = <0xffa80100 0x20>;
   };

   bus_dmac {
    reg = <0xffa90000 0x20>;
   };
   host {
    reg = <0xffa90080 0x20>;
   };
   crypto {
    reg = <0xffa90100 0x20>;
   };
   ccp {
    reg = <0xffa90180 0x20>;
   };
   ccs {
    reg = <0xffa90200 0x20>;
   };

   gpu_r {
    reg = <0xffaa0000 0x20>;
   };
   gpu_w {
    reg = <0xffaa0080 0x20>;
   };

   peri {
    reg = <0xffab0000 0x20>;
   };

   vio1_vop {
    reg = <0xffad0000 0x20>;
    rockchip,priority = <2 2>;
   };
   vio1_isp_w0 {
    reg = <0xffad0100 0x20>;
    rockchip,priority = <2 2>;
   };
   vio1_isp_w1 {
    reg = <0xffad0180 0x20>;
   };
   vio0_vop {
    reg = <0xffad0400 0x20>;
    rockchip,priority = <2 2>;
   };
   vio0_vip {
    reg = <0xffad0480 0x20>;
   };
   vio0_iep {
    reg = <0xffad0500 0x20>;
   };
   vio2_rga_r {
    reg = <0xffad0800 0x20>;
   };
   vio2_rga_w {
    reg = <0xffad0880 0x20>;
   };
   vio1_isp_r {
    reg = <0xffad0900 0x20>;
   };

   video {
    reg = <0xffae0000 0x20>;
   };

   hevc_r {
    reg = <0xffaf0000 0x20>;
   };
   hevc_w {
    reg = <0xffaf0080 0x20>;
   };
  };

  msch {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   msch@0 {
    reg = <0xffac0000 0x40>;
    rockchip,read-latency = <0x34>;
   };
   msch@1 {
    reg = <0xffac0080 0x40>;
    rockchip,read-latency = <0x34>;
   };
  };
 };

 sram: sram@ff710000 {
  compatible = "mmio-sram";
  reg = <0xff710000 0x8000>;
  map-exec;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 timer@ff810000 {
  compatible = "rockchip,timer";
  reg = <0xff810000 0x20>;
  interrupts = <0 72 4>;
  rockchip,broadcast = <1>;
 };

 watchdog: wdt@2004c000 {
  compatible = "rockchip,watch dog";
  reg = <0xff800000 0x100>;
  clocks = <&pclk_pd_alive>;
  clock-names = "pclk_wdt";
  interrupts = <0 79 4>;
  rockchip,irq = <1>;
  rockchip,timeout = <60>;
  rockchip,atboot = <1>;
  rockchip,debug = <0>;
  status = "okay";
 };

 amba {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "arm,amba-bus";
  interrupt-parent = <&gic>;
  ranges;

  pdma0: pdma@ffb20000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0xffb20000 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   #dma-cells = <1>;
  };

  pdma1: pdma@ff250000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0xff250000 0x4000>;
   interrupts = <0 2 4>,
         <0 3 4>;
   #dma-cells = <1>;
  };
 };

 reset: reset@ff7601b8{
  compatible = "rockchip,reset";
  reg = <0xff7601b8 0x30>;
  rockchip,reset-flag = <(1 << (0))>;
  #reset-cells = <1>;
 };

 nandc0: nandc@0xff400000 {
  compatible = "rockchip,rk-nandc";
  reg = <0xff400000 0x4000>;
  interrupts = <0 38 4>;
  nandc_id = <0>;
  clocks = <&clk_nandc0>, <&clk_gates5 5>, <&clk_gates7 14>;
  clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
 };

 nandc1: nandc@0xff410000 {
     compatible = "rockchip,rk-nandc";
  reg = <0xff410000 0x4000>;
  interrupts = <0 40 4>;
  nandc_id = <1>;
  clocks = <&clk_nandc1>, <&clk_gates5 6>, <&clk_gates7 15>;
  clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
 };

 nandc0reg: nandc0@0xff400000 {
  compatible = "rockchip,rk-nandc";
  reg = <0xff400000 0x4000>;
 };

 emmc: rksdmmc@ff0f0000 {
  compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
  reg = <0xff0f0000 0x4000>;
  interrupts = <0 35 4>;
  #address-cells = <1>;
  #size-cells = <0>;


  clocks = <&clk_emmc>, <&clk_gates8 6>;
  clock-names = "clk_mmc", "hclk_mmc";
  num-slots = <1>;
  fifo-depth = <0x100>;
  bus-width = <8>;
  tune_regsbase = <0x218>;
         cru_regsbase = <0x1d8>;
  cru_reset_offset = <3>;
 };

 sdmmc: rksdmmc@ff0c0000 {
  compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
  reg = <0xff0c0000 0x4000>;
  interrupts = <0 32 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_dectn &sdmmc0_bus4>;
  pinctrl-1 = <&sdmmc0_gpio>;
         cd-gpios = <&gpio6 22 0>;
  clocks = <&clk_sdmmc>, <&clk_gates8 3>;
  clock-names = "clk_mmc", "hclk_mmc";
  num-slots = <1>;
  fifo-depth = <0x100>;
  bus-width = <4>;
  tune_regsbase = <0x200>;
         cru_regsbase = <0x1d8>;
  cru_reset_offset = <0>;
 };

 sdio: rksdmmc@ff0d0000 {
  compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
  reg = <0xff0d0000 0x4000>;
  interrupts = <0 33 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default","idle";
  pinctrl-0 = <&sdio0_clk &sdio0_cmd &sdio0_wrprt &sdio0_pwr &sdio0_bkpwr
        &sdio0_intn &sdio0_bus4>;
  pinctrl-1 = <&sdio0_gpio>;
  clocks = <&clk_sdio0>, <&clk_gates8 4>;
  clock-names = "clk_mmc", "hclk_mmc";
  num-slots = <1>;
  fifo-depth = <0x100>;
  bus-width = <4>;
  tune_regsbase = <0x208>;
         cru_regsbase = <0x1d8>;
  cru_reset_offset = <1>;
 };

 sdio1: rksdmmc@ff0e0000 {
  compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
  reg = <0xff0e0000 0x4000>;
  interrupts = <0 34 4>;
  #address-cells = <1>;
  #size-cells = <0>;



  clocks = <&clk_sdio1>, <&clk_gates8 5>;
  clock-names = "clk_mmc", "hclk_mmc";
  num-slots = <1>;
  fifo-depth = <0x100>;
  bus-width = <4>;
  status = "disabled";
 };

 spi0: spi@ff110000 {
  compatible = "rockchip,rockchip-spi";
  reg = <0xff110000 0x1000>;
  interrupts = <0 44 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_txd &spi0_rxd &spi0_clk &spi0_cs0 &spi0_cs1>;
  rockchip,spi-src-clk = <0>;
  num-cs = <2>;
  clocks =<&clk_spi0>, <&clk_gates6 4>;
  clock-names = "spi","pclk_spi0";
  dmas = <&pdma1 11>, <&pdma1 12>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 spi1: spi@ff120000 {
  compatible = "rockchip,rockchip-spi";
  reg = <0xff120000 0x1000>;
  interrupts = <0 45 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_txd &spi1_rxd &spi1_clk &spi1_cs0>;
  rockchip,spi-src-clk = <1>;
  num-cs = <1>;
  clocks = <&clk_spi1>, <&clk_gates6 5>;
  clock-names = "spi","pclk_spi1";
  dmas = <&pdma1 13>, <&pdma1 14>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 spi2: spi@ff130000 {
  compatible = "rockchip,rockchip-spi";
  reg = <0xff130000 0x1000>;
  interrupts = <0 46 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_txd &spi2_rxd &spi2_clk &spi2_cs0 &spi2_cs1>;
  rockchip,spi-src-clk = <2>;
  num-cs = <2>;
  clocks = <&clk_spi2>, <&clk_gates6 6>;
  clock-names = "spi","pclk_spi2";
  dmas = <&pdma1 15>, <&pdma1 16>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 uart_bt: serial@ff180000 {
  compatible = "rockchip,serial";
  reg = <0xff180000 0x100>;
  interrupts = <0 55 4>;
  clock-frequency = <24000000>;
  clocks = <&clk_uart0>, <&clk_gates6 8>;
  clock-names = "sclk_uart", "pclk_uart";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&pdma1 1>, <&pdma1 2>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
  status = "disabled";
 };

 uart_bb: serial@ff190000 {
  compatible = "rockchip,serial";
  reg = <0xff190000 0x100>;
  interrupts = <0 56 4>;
  clock-frequency = <24000000>;
  clocks = <&clk_uart1>, <&clk_gates6 9>;
  clock-names = "sclk_uart", "pclk_uart";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&pdma1 3>, <&pdma1 4>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
  status = "disabled";
 };

 uart_dbg: serial@ff690000 {
  compatible = "rockchip,serial";
  reg = <0xff690000 0x100>;
  interrupts = <0 57 4>;
  clock-frequency = <24000000>;
  clocks = <&clk_uart2>, <&clk_gates11 9>;
  clock-names = "sclk_uart", "pclk_uart";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&pdma0 4>, <&pdma0 5>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_xfer>;
  status = "disabled";
 };

 uart_gps: serial@ff1b0000 {
  compatible = "rockchip,serial";
  reg = <0xff1b0000 0x100>;
  interrupts = <0 58 4>;
  clock-frequency = <24000000>;
  clocks = <&clk_uart3>, <&clk_gates6 11>;
  clock-names = "sclk_uart", "pclk_uart";
  current-speed = <115200>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&pdma1 7>, <&pdma1 8>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_xfer &uart3_cts &uart3_rts>;
  status = "disabled";
 };

 uart_exp: serial@ff1c0000 {
  compatible = "rockchip,serial";
  reg = <0xff1c0000 0x100>;
  interrupts = <0 59 4>;
  clock-frequency = <24000000>;
  clocks = <&clk_uart4>, <&clk_gates6 12>;
  clock-names = "sclk_uart", "pclk_uart";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&pdma1 9>, <&pdma1 10>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_xfer &uart4_cts &uart4_rts>;
  status = "disabled";
 };

 fiq-debugger {
  compatible = "rockchip,fiq-debugger";
  rockchip,serial-id = <2>;
  rockchip,signal-irq = <106>;
  rockchip,wake-irq = <0>;
  status = "disabled";
 };

 rockchip_clocks_init: clocks-init{
  compatible = "rockchip,clocks-init";
  rockchip,clocks-init-parent =
   <&clk_core &clk_apll>, <&aclk_bus_src &clk_gpll>,
   <&aclk_peri &clk_gpll>, <&uart_pll_mux &clk_gpll>,
   <&clk_i2s_pll &clk_gpll>, <&clk_spdif_pll &clk_gpll>,
   <&usbphy_480m &otgphy2_480m>;
  rockchip,clocks-init-rate =
   <&clk_core 792000000>, <&clk_gpll 297000000>,
                             <&clk_npll 1250000000>,
   <&aclk_bus_src 300000000>, <&aclk_bus 300000000>,
   <&hclk_bus 150000000>, <&pclk_bus 75000000>,
   <&clk_crypto 150000000>, <&aclk_peri 300000000>,
   <&hclk_peri 150000000>, <&pclk_peri 75000000>,
   <&clk_gpu 200000000>,

   <&pclk_pd_alive 100000000>, <&pclk_pd_pmu 100000000>,
   <&aclk_hevc 400000000>, <&hclk_hevc 200000000>,
   <&clk_hevc_cabac 300000000>, <&clk_hevc_core 300000000>,
   <&aclk_rga 300000000>, <&clk_rga 300000000>,
   <&clk_vepu 300000000>, <&clk_vdpu 300000000>,
   <&clk_edp 200000000>, <&clk_isp 200000000>,
   <&clk_isp_jpe 400000000>, <&clk_tsp 80000000>,
   <&clk_tspout 80000000>, <&clk_mac 125000000>;


 };

 clocks-enable {
  compatible = "rockchip,clocks-enable";
  clocks =

    <&clk_dpll>, <&clk_gpll>,


    <&clk_gates0 2>, <&clk_core0>,
    <&clk_core1>, <&clk_core2>,
    <&clk_core3>, <&clk_l2ram>,
    <&aclk_core_m0>, <&aclk_core_mp>,
    <&atclk_core>, <&pclk_dbg_src>,
    <&clk_gates12 9>, <&clk_gates12 10>,
    <&clk_gates12 11>,


    <&aclk_bus>, <&clk_gates0 3>,
    <&hclk_bus>, <&pclk_bus>,
    <&clk_gates13 8>,
    <&clk_gates0 7>,


    <&clk_gates1 0>, <&clk_gates1 1>,
    <&clk_gates1 2>, <&clk_gates1 3>,
    <&clk_gates1 4>, <&clk_gates1 5>,

    <&pclk_pd_alive>, <&pclk_pd_pmu>,


    <&aclk_peri>, <&hclk_peri>,
    <&pclk_peri>,





    <&clk_gates10 5>,
    <&clk_gates10 6>,
    <&clk_gates10 7>,
    <&clk_gates10 12>,
    <&clk_gates10 13>,
    <&clk_gates10 4>,


    <&clk_gates10 9>,


    <&clk_gates10 1>,
    <&clk_gates10 9>,
    <&clk_gates10 13>,

    <&clk_gates12 8>,


    <&clk_gates6 2>,
    <&clk_gates6 3>,
    <&clk_gates7 11>,
    <&clk_gates8 12>,


    <&clk_gates6 0>,
    <&clk_gates7 10>,
    <&clk_gates7 12>,
    <&clk_gates7 13>,


    <&clk_gates6 1>,


    <&clk_gates14 11>,
    <&clk_gates14 12>,


    <&clk_gates17 0>,
    <&clk_gates17 1>,
    <&clk_gates17 2>,
    <&clk_gates17 3>,


    <&clk_gates11 9>,


    <&usbphy_480m>;
 };

 i2c0: i2c@ff650000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff650000 0x1000>;
  interrupts = <0 60 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c0_sda &i2c0_scl>;
  pinctrl-1 = <&i2c0_gpio>;
  gpios = <&gpio0 15 1>, <&gpio0 16 1>;
  clocks = <&clk_gates10 2>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 i2c1: i2c@ff140000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff140000 0x1000>;
  interrupts = <0 62 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c1_sda &i2c1_scl>;
  pinctrl-1 = <&i2c1_gpio>;
  gpios = <&gpio8 4 1>, <&gpio8 5 1>;
  clocks = <&clk_gates6 13>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 i2c2: i2c@ff660000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff660000 0x1000>;
  interrupts = <0 61 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c2_sda &i2c2_scl>;
  pinctrl-1 = <&i2c2_gpio>;
  gpios = <&gpio6 9 1>, <&gpio6 10 1>;
  clocks = <&clk_gates10 3>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 i2c3: i2c@ff150000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff150000 0x1000>;
  interrupts = <0 63 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c3_sda &i2c3_scl>;
  pinctrl-1 = <&i2c3_gpio>;
  gpios = <&gpio2 17 1>, <&gpio2 16 1>;
  clocks = <&clk_gates6 14>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 i2c4: i2c@ff160000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff160000 0x1000>;
  interrupts = <0 64 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c4_sda &i2c4_scl>;
  pinctrl-1 = <&i2c4_gpio>;
  gpios = <&gpio7 17 1>, <&gpio7 18 1>;
  clocks = <&clk_gates6 15>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 i2c5: i2c@ff170000 {
  compatible = "rockchip,rk30-i2c";
  reg = <0xff170000 0x1000>;
  interrupts = <0 65 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&i2c5_sda &i2c5_scl>;
  pinctrl-1 = <&i2c5_gpio>;
  gpios = <&gpio7 19 1>, <&gpio7 20 1>;
  clocks = <&clk_gates7 0>;
  rockchip,check-idle = <1>;
  status = "disabled";
 };

 fb: fb{
  compatible = "rockchip,rk-fb";
  rockchip,disp-mode = <2>;
 };

 rk_screen: rk_screen{
   compatible = "rockchip,screen";
 };

 dsihost0: mipi@ff960000{
  compatible = "rockchip,rk32-dsi";
  rockchip,prop = <0>;
  reg = <0xff960000 0x4000>;
  interrupts = <0 19 4>;
  clocks = <&clk_gates5 15>, <&clk_gates16 4> , <&pd_mipidsi>;
  clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
  status = "disabled";
 };

 dsihost1: mipi@ff964000{
  compatible = "rockchip,rk32-dsi";
  rockchip,prop = <1>;
  reg = <0xff964000 0x4000>;
  interrupts = <0 20 4>;
  clocks = <&clk_gates5 15>, <&clk_gates16 5>, <&pd_mipidsi>;
  clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
  status = "disabled";
 };

 lvds: lvds@ff96c000 {
  compatible = "rockchip,rk32-lvds";
  reg = <0xff96c000 0x4000>;
  clocks = <&clk_gates16 7>;
  clock-names = "pclk_lvds";
 };

 edp: edp@ff970000 {
  compatible = "rockchip,rk32-edp";
  reg = <0xff970000 0x4000>;
  interrupts = <0 98 4>;
  clocks = <&clk_edp>, <&clk_edp_24m>, <&clk_gates16 8>;
  clock-names = "clk_edp", "clk_edp_24m", "pclk_edp";
 };

 hdmi: hdmi@ff980000 {
  compatible = "rockchip,rk3288-hdmi";
  reg = <0xff980000 0x20000>;
  interrupts = <0 103 4>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&i2c5_sda &i2c5_scl &hdmi_cec>;
  pinctrl-1 = <&i2c5_gpio>;
  clocks = <&clk_gates16 9>, <&clk_gates5 12>, <&clk_gates5 11>;
  clock-names = "pclk_hdmi", "hdcp_clk_hdmi", "cec_clk_hdmi";
  rockchip,hdmi_video_source = <0>;
  rockchip,hdmi_audio_source = <0>;
  rockchip,hdcp_enable = <0>;
  rockchip,cec_enable = <0>;
  status = "disabled";
 };

 lcdc0: lcdc@ff930000 {
  compatible = "rockchip,rk3288-lcdc";
  rockchip,prop = <1>;
  rockchip,pwr18 = <0>;
  rockchip,iommu-enabled = <0>;
  reg = <0xff930000 0x10000>;
  interrupts = <0 15 4>;
  pinctrl-names = "default", "gpio";
  pinctrl-0 = <&lcdc0_lcdc>;
  pinctrl-1 = <&lcdc0_gpio>;
  status = "disabled";
  clocks = <&clk_gates15 5>, <&dclk_lcdc0>, <&clk_gates15 6>, <&pd_vop0>;
  clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
 };

 lcdc1: lcdc@ff940000 {
  compatible = "rockchip,rk3288-lcdc";
  rockchip,prop = <2>;
  rockchip,pwr18 = <0>;
  rockchip,iommu-enabled = <0>;
  reg = <0xff940000 0x10000>;
  interrupts = <0 16 4>;
  status = "disabled";
  clocks = <&clk_gates15 7>, <&dclk_lcdc1>, <&clk_gates15 8>, <&pd_vop1>;
  clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
 };

 adc: adc@ff100000 {
  compatible = "rockchip,saradc";
  reg = <0xff100000 0x100>;
  interrupts = <0 36 4>;
  #io-channel-cells = <1>;
  io-channel-ranges;
  rockchip,adc-vref = <1800>;
  clock-frequency = <1000000>;
  clocks = <&clk_saradc>, <&clk_gates7 1>;
  clock-names = "saradc", "pclk_saradc";
  status = "disabled";
 };

 rga@ff920000 {
  compatible = "rockchip,rk3288-rga2";
  reg = <0xff920000 0x1000>;
  interrupts = <0 18 4>;
  clocks = <&clk_gates15 1>, <&aclk_rga>, <&clk_rga>;
  clock-names = "hclk_rga", "aclk_rga", "clk_rga";
 };

 i2s: rockchip-i2s@0xff890000 {
  compatible = "rockchip-i2s";
  reg = <0xff890000 0x10000>;
  i2s-id = <0>;
  clocks = <&clk_i2s>, <&clk_i2s_out>, <&clk_gates10 8>;
  clock-names = "i2s_clk","i2s_mclk", "i2s_hclk";
  interrupts = <0 85 4>;
  dmas = <&pdma0 0>, <&pdma0 1>;

  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&i2s_mclk &i2s_sclk &i2s_lrckrx &i2s_lrcktx &i2s_sdi &i2s_sdo0 &i2s_sdo1 &i2s_sdo2 &i2s_sdo3>;
  pinctrl-1 = <&i2s_gpio>;
 };

 spdif: rockchip-spdif@0xff8b0000 {
  compatible = "rockchip-spdif";
  reg = <0xff8b0000 0x10000>;

  clocks = <&clk_spdif>, <&clk_spdif_8ch>,<&clk_gates10 11>;
  clock-names = "spdif_mclk","spdif_8ch_mclk","spdif_hclk";
  interrupts = <0 86 4>;
  dmas = <&pdma0 3>;


  dma-names = "tx";
  pinctrl-names = "default";
  pinctrl-0 = <&spdif_tx>;
 };

 vop1pwm: pwm@ff9401a0 {
  compatible = "rockchip,vop-pwm";
  reg = <0xff9401a0 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&vop1_pwm_pin>;
  clocks = <&clk_gates13 11>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 vop0pwm: pwm@ff9301a0 {
  compatible = "rockchip,vop-pwm";
  reg = <0xff9301a0 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&vop0_pwm_pin>;
  clocks = <&clk_gates13 10>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 pwm0: pwm@ff680000 {
  compatible = "rockchip,rk-pwm";
  reg = <0xff680000 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&clk_gates11 11>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 pwm1: pwm@ff680010 {
  compatible = "rockchip,rk-pwm";
  reg = <0xff680010 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&clk_gates11 11>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 pwm2: pwm@ff680020 {
  compatible = "rockchip,rk-pwm";
  reg = <0xff680020 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&clk_gates11 11>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 pwm3: pwm@ff680030 {
  compatible = "rockchip,rk-pwm";
  reg = <0xff680030 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&clk_gates11 11>;
  clock-names = "pclk_pwm";
  status = "disabled";
 };

 remotectl: pwm@ff680000 {
  compatible = "rockchip,remotectl-pwm";
  reg = <0xff680000 0x10>;
  #pwm-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&clk_gates11 11>;
  clock-names = "pclk_pwm";
  remote_pwm_id = <0>;
  interrupts = <0 78 4>;
  status = "disabled";
 };

 dvfs {

  vd_arm: vd_arm {
   regulator_name = "vdd_arm";
   suspend_volt = <1000>;
   pd_core {
    clk_core_dvfs_table: clk_core {
     operating-points = <

      312000 1100000
      504000 1100000
      816000 1100000
      1008000 1100000
      >;
     channel = <0>;
     temp-limit-enable = <1>;
     target-temp = <80>;
     normal-temp-limit = <

      3 96000
      6 144000
      9 192000
      15 384000
      >;
     performance-temp-limit = <

      90 816000
      >;
     status = "okay";
     regu-mode-table = <

      1008000 4
      0 3
     >;
     regu-mode-en = <0>;
    };
   };
  };

  vd_logic: vd_logic {
   regulator_name = "vdd_logic";
   suspend_volt = <1000>;
   pd_ddr {
    clk_ddr_dvfs_table: clk_ddr {
     operating-points = <

      200000 1200000
      300000 1200000
      400000 1200000
      >;
     channel = <2>;
     status = "disabled";
    };
   };

   pd_vio {
    aclk_vio1_dvfs_table: aclk_vio1 {
     operating-points = <

      100000 1100000
      500000 1100000
      >;
     status = "okay";
    };
   };
  };

  vd_gpu: vd_gpu {
   regulator_name = "vdd_gpu";
   suspend_volt = <1000>;
   pd_gpu {
    clk_gpu_dvfs_table: clk_gpu {
     operating-points = <

      200000 1200000
      300000 1200000
      400000 1200000
      >;
     channel = <1>;
     status = "okay";
     regu-mode-table = <

      200000 4
      0 3
     >;
     regu-mode-en = <0>;
    };
   };
  };
 };

 ion {
  compatible = "rockchip,ion";
  #address-cells = <1>;
  #size-cells = <0>;

  ion_drm: rockchip,ion-heap@5 {
   compatible = "rockchip,ion-heap";
   rockchip,ion_heap = <5>;
   reg = <0x00000000 0x00000000>;
  };
  ion_cma: rockchip,ion-heap@4 {
   compatible = "rockchip,ion-heap";
   rockchip,ion_heap = <4>;
   reg = <0x00000000 0x28000000>;
  };
  rockchip,ion-heap@0 {
   compatible = "rockchip,ion-heap";
   rockchip,ion_heap = <0>;
  };
 };

 vpu: vpu_service@ff9a0000 {
  compatible = "vpu_service";
  iommu_enabled = <0>;
  reg = <0xff9a0000 0x800>;
  interrupts = <0 9 4>, <0 10 4>;
  interrupt-names = "irq_enc", "irq_dec";
  clocks = <&clk_vdpu>, <&hclk_vdpu>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  name = "vpu_service";
  dev_mode = <0>;

 };

 hevc: hevc_service@ff9c0000 {
  compatible = "rockchip,hevc_service";
  iommu_enabled = <0>;
  reg = <0xff9c0000 0x800>;
  interrupts = <0 12 4>;
  interrupt-names = "irq_dec";
  clocks = <&aclk_hevc>, <&hclk_hevc>, <&clk_hevc_core>, <&clk_hevc_cabac>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac";
  dev_mode = <1>;
  name = "hevc_service";

 };

 iep: iep@ff900000 {
  compatible = "rockchip,iep";
  iommu_enabled = <0>;
  reg = <0xff900000 0x800>;
  interrupts = <0 17 4>;
  clocks = <&clk_gates15 2>, <&clk_gates15 3>;
  clock-names = "aclk_iep", "hclk_iep";
  status = "okay";
 };

 dwc_control_usb: dwc-control-usb@ff770284 {
  compatible = "rockchip,rk3288-dwc-control-usb";
  reg = <0xff770284 0x04>, <0xff770288 0x04>,
        <0xff7702cc 0x04>, <0xff7702d4 0x04>,
        <0xff770320 0x14>, <0xff770334 0x14>,
        <0xff770348 0x10>, <0xff770358 0x08>,
        <0xff770360 0x08>;
  reg-names = "GRF_SOC_STATUS1" ,"GRF_SOC_STATUS2",
       "GRF_SOC_STATUS19", "GRF_SOC_STATUS21",
       "GRF_UOC0_BASE", "GRF_UOC1_BASE",
       "GRF_UOC2_BASE", "GRF_UOC3_BASE",
       "GRF_UOC4_BASE";
  interrupts = <0 93 4>, <0 94 4>,
        <0 95 4>, <0 96 4>,
        <0 97 4>;
  interrupt-names = "otg_id", "otg_bvalid",
      "otg_linestate", "host0_linestate",
      "host1_linestate";
  clocks = <&clk_gates7 9>, <&usbphy_480m>,
    <&otgphy1_480m>, <&otgphy2_480m>;
  clock-names = "hclk_usb_peri", "usbphy_480m",
         "usbphy1_480m", "usbphy2_480m";

  usb_bc {
   compatible = "synopsys,phy";

   rk_usb,bvalid = <0x288 14 1>;
   rk_usb,iddig = <0x288 17 1>;
   rk_usb,dcdenb = <0x328 14 1>;
   rk_usb,vdatsrcenb = <0x328 7 1>;
   rk_usb,vdatdetenb = <0x328 6 1>;
   rk_usb,chrgsel = <0x328 5 1>;
   rk_usb,chgdet = <0x2cc 23 1>;
   rk_usb,fsvminus = <0x2cc 25 1>;
   rk_usb,fsvplus = <0x2cc 24 1>;
  };
 };

 usb0: usb@ff580000 {
  compatible = "rockchip,rk3288_usb20_otg";
  reg = <0xff580000 0x40000>;
  interrupts = <0 23 4>;
  clocks = <&clk_gates13 4>, <&clk_gates7 4>;
  clock-names = "clk_usbphy0", "hclk_usb0";
  resets = <&reset 132>, <&reset 133>,
    <&reset 134>;
  reset-names = "otg_ahb", "otg_phy", "otg_controller";

  rockchip,usb-mode = <0>;
 };

 usb1: usb@ff540000 {
  compatible = "rockchip,rk3288_usb20_host";
  reg = <0xff540000 0x40000>;
  interrupts = <0 25 4>;
  clocks = <&clk_gates13 6>, <&clk_gates7 7>,
    <&usbphy_480m>;
  clock-names = "clk_usbphy1", "hclk_usb1",
         "usbphy_480m";
  resets = <&reset 138>, <&reset 139>,
    <&reset 140>;
  reset-names = "host1_ahb", "host1_phy", "host1_controller";
 };

 usb2: usb@ff500000 {
  compatible = "rockchip,rk3288_rk_ehci_host";
  reg = <0xff500000 0x20000>;
  interrupts = <0 24 4>;
  clocks = <&clk_gates13 5>, <&clk_gates7 6>;
  clock-names = "clk_usbphy2", "hclk_usb2";
  resets = <&reset 135>, <&reset 136>,
    <&reset 137>, <&reset 72>;
  reset-names = "ehci_ahb", "ehci_phy", "ehci_controller", "ehci";
 };

 usb3: usb@ff520000 {
  compatible = "rockchip,rk3288_rk_ohci_host";
  reg = <0xff520000 0x20000>;
  interrupts = <0 41 4>;
  clocks = <&clk_gates13 5>, <&clk_gates7 6>;
  clock-names = "clk_usbphy3", "hclk_usb3";
  status = "disabled";
 };

 hsic: hsic@ff5c0000 {
  compatible = "rockchip,rk3288_rk_hsic_host";
  reg = <0xff5c0000 0x40000>;
  interrupts = <0 26 4>;
  clocks = <&hsicphy_480m>, <&clk_gates7 8>,
    <&hsicphy_12m>, <&usbphy_480m>,
    <&otgphy1_480m>, <&otgphy2_480m>;
  clock-names = "hsicphy_480m", "hclk_hsic",
         "hsicphy_12m", "usbphy_480m",
         "hsic_usbphy1", "hsic_usbphy2";
  resets = <&reset 73>, <&reset 74>,
    <&reset 75>;
  reset-names = "hsic_ahb", "hsic_aux", "hsic_phy";
 };

 gmac: eth@ff290000 {
  compatible = "rockchip,rk3288-gmac";
  reg = <0xff290000 0x10000>;
  interrupts = <0 27 4>;
  interrupt-names = "macirq";
  clocks = <&clk_mac>, <&clk_gates5 0>,
    <&clk_gates5 1>, <&clk_gates5 2>,
    <&clk_gates5 3>, <&clk_gates8 0>,
    <&clk_gates8 1>;
  clock-names = "clk_mac", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "clk_mac_refout", "aclk_mac",
         "pclk_mac";
  phy-mode = "rgmii";
  pinctrl-names = "default";
  pinctrl-0 = <&mac_clk &mac_txpins &mac_rxpins &mac_mdpins>;
 };

 gpu {
  compatible = "arm,malit764",
        "arm,malit76x",
        "arm,malit7xx",
        "arm,mali-midgard";
  reg = <0xffa30000 0x10000>;
  interrupts = <0 6 4>,
        <0 7 4>,
        <0 8 4>;
  interrupt-names = "JOB", "MMU", "GPU";
 };

 iep_mmu {
  dbgname = "iep";
  compatible = "rockchip,iep_mmu";
  reg = <0xff900800 0x100>;
  interrupts = <0 17 4>;
  interrupt-names = "iep_mmu";
 };

 vip_mmu {
  dbgname = "vip";
  compatible = "rockchip,vip_mmu";
  reg = <0xff950800 0x100>;
  interrupts = <0 13 4>;
  interrupt-names = "vip_mmu";
 };

 vopb_mmu {
  dbgname = "vopb";
  compatible = "rockchip,vopb_mmu";
  reg = <0xff930300 0x100>;
  interrupts = <0 15 4>;
  interrupt-names = "vopb_mmu";
 };

 vopl_mmu {
  dbgname = "vopl";
  compatible = "rockchip,vopl_mmu";
  reg = <0xff940300 0x100>;
  interrupts = <0 16 4>;
  interrupt-names = "vopl_mmu";
 };

 hevc_mmu {
  dbgname = "hevc";
  compatible = "rockchip,hevc_mmu";
  reg = <0xff9c0440 0x40>,
        <0xff9c0480 0x40>;
  interrupts = <0 111 4>;
  interrupt-names = "hevc_mmu";
 };

 vpu_mmu {
  dbgname = "vpu";
  compatible = "rockchip,vpu_mmu";
  reg = <0xff9a0800 0x100>;
  interrupts = <0 11 4>;
  interrupt-names = "vpu_mmu";
 };

 isp_mmu {
  dbgname = "isp_mmu";
  compatible = "rockchip,isp_mmu";
  reg = <0xff914000 0x100>,
        <0xff915000 0x100>;
  interrupts = <0 14 4>;
  interrupt-names = "isp_mmu";
 };

 rockchip_suspend {
  rockchip,ctrbits = <
   (0
    |(1 << (0))
    |(1 << (1))
    |(1 << (2))




    |(1 << (21))
   )
   >;
  rockchip,pmic-suspend_gpios = <
   (0 |(((0x7a10)&((0xffff))) << ((0))) |((((1))&((0x3))) << ((26))) |((((1))&((0x3))) << ((28))) )
   >;
                rockchip,pmic-resume_gpios = <
   (0 |(((0x7a11)&((0xffff))) << ((0))) |((((0x2))&((0x3))) << ((24))) )
   >;
 };

 isp: isp@ff910000{
  compatible = "rockchip,isp";
  reg = <0xff910000 0x10000>;
  interrupts = <0 14 4>;
  clocks = <&clk_gates16 2>, <&clk_gates16 1>, <&clk_isp>, <&clk_isp_jpe>, <&clkin_isp>, <&clk_cif_out>, <&clk_gates5 15>, <&clk_cif_pll>, <&pd_isp>, <&clk_gates16 6>;
  clock-names = "aclk_isp", "hclk_isp", "clk_isp", "clk_isp_jpe", "pclkin_isp", "clk_cif_out", "clk_mipi_24m", "clk_cif_pll", "pd_isp", "hclk_mipiphy1";
  pinctrl-names = "default", "isp_dvp8bit2", "isp_dvp10bit", "isp_dvp12bit", "isp_dvp8bit0", "isp_mipi_fl", "isp_mipi_fl_prefl","isp_flash_as_gpio","isp_flash_as_trigger_out";
  pinctrl-0 = <&isp_mipi>;
  pinctrl-1 = <&isp_mipi &isp_dvp_d2d9>;
  pinctrl-2 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d0d1>;
  pinctrl-3 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d0d1 &isp_dvp_d10d11>;
  pinctrl-4 = <&isp_mipi &isp_dvp_d0d7>;
  pinctrl-5 = <&isp_mipi>;
  pinctrl-6 = <&isp_mipi &isp_prelight>;
  pinctrl-7 = <&isp_flash_trigger_as_gpio>;
  pinctrl-8 = <&isp_flash_trigger>;
  rockchip,isp,mipiphy = <2>;
  rockchip,isp,cifphy = <1>;
  rockchip,isp,mipiphy1,reg = <0xff968000 0x4000>;
  rockchip,gpios = <&gpio7 13 0>;
  rockchip,isp,iommu_enable = <0>;
  status = "okay";
 };
 cif: cif@ff950000 {
      compatible = "rockchip,cif";
      reg = <0xff950000 0x10000>;
      interrupts = <0 13 4>;
      clocks = <&pd_isp>,<&clk_gates15 14>,<&clk_gates15 15>,<&clkin_cif>,<&clk_gates16 0>,<&clk_cif_out>;
      clock-names = "pd_cif0", "aclk_cif0","hclk_cif0","cif0_in","g_pclkin_cif","cif0_out";
      pinctrl-names = "cif_pin_all";
      pinctrl-0 = <&isp_mipi &isp_dvp_d2d9 &isp_dvp_d10d11>;
      status = "okay";
      };

 tsadc: tsadc@ff280000 {
  compatible = "rockchip,tsadc";
  reg = <0xff280000 0x100>;
  interrupts = <0 37 4>;
  #io-channel-cells = <1>;
  io-channel-ranges;
  clock-frequency = <10000>;
  clocks = <&clk_tsadc>, <&clk_gates7 2>;
  clock-names = "tsadc", "pclk_tsadc";
  pinctrl-names = "default", "tsadc_int";
  pinctrl-0 = <&tsadc_gpio>;
  pinctrl-1 = <&tsadc_int>;
  tsadc-ht-temp = <120>;
  tsadc-ht-reset-cru = <1>;
  tsadc-ht-pull-gpio = <0>;
  status = "okay";
 };

 lcdc_vdd_domain: lcdc-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&lcdc_vcc>;
  pinctrl-1 = <&lcdc_vcc_18>;
  pinctrl-2 = <&lcdc_vcc_33>;
 };

 dpio_vdd_domain: dpio-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&dvp_vcc>;
  pinctrl-1 = <&dvp_vcc_18>;
  pinctrl-2 = <&dvp_vcc_33>;
 };

 flash0_vdd_domain: flash0-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&flash0_vcc>;
  pinctrl-1 = <&flash0_vcc_18>;
  pinctrl-2 = <&flash0_vcc_33>;
 };

 flash1_vdd_domain: flash1-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&flash1_vcc>;
  pinctrl-1 = <&flash1_vcc_18>;
  pinctrl-2 = <&flash1_vcc_33>;
 };

 apio3_vdd_domain: apio3-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&wifi_vcc>;
  pinctrl-1 = <&wifi_vcc_18>;
  pinctrl-2 = <&wifi_vcc_33>;
 };

 apio5_vdd_domain: apio5-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&bb_vcc>;
  pinctrl-1 = <&bb_vcc_18>;
  pinctrl-2 = <&bb_vcc_33>;
 };

 apio4_vdd_domain: apio4-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&audio_vcc>;
  pinctrl-1 = <&audio_vcc_18>;
  pinctrl-2 = <&audio_vcc_33>;
 };

 apio1_vdd_domain: apio0-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&gpio30_vcc>;
  pinctrl-1 = <&gpio30_vcc_18>;
  pinctrl-2 = <&gpio30_vcc_33>;
 };

 apio2_vdd_domain: apio2-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&gpio1830_vcc>;
  pinctrl-1 = <&gpio1830_vcc_18>;
  pinctrl-2 = <&gpio1830_vcc_33>;
 };

 sdmmc0_vdd_domain: sdmmc0-vdd-domain {
  compatible = "rockchip,io_vol_domain";
  pinctrl-names = "default", "1.8V", "3.3V";
  pinctrl-0 = <&sdcard_vcc>;
  pinctrl-1 = <&sdcard_vcc_18>;
  pinctrl-2 = <&sdcard_vcc_33>;
 };

        chosen {
                bootargs = "vmalloc=496M";
        };
};
# 4 "arch/arm/boot/dts/rk3288-box.dts" 2
# 1 "arch/arm/boot/dts/lcd-box.dtsi" 1





/ {
   disp_power_ctr: power_ctr {
# 32 "arch/arm/boot/dts/lcd-box.dtsi"
                };

  disp_timings: display-timings {
   native-mode = <&timing0>;
   timing0: timing0 {
    screen-type = <6>;
    out-face = <0>;
    color-mode = <1>;
    clock-frequency = <74250000>;
    hactive = <1280>;
    vactive = <720>;
    hback-porch = <220>;
    hfront-porch = <110>;
    vback-porch = <20>;
    vfront-porch = <5>;
    hsync-len = <40>;
    vsync-len = <5>;
    hsync-active = <1>;
    vsync-active = <1>;
    de-active = <0>;
    pixelclk-active = <0>;
    swap-rb = <0>;
    swap-rg = <0>;
    swap-gb = <0>;
                      };
                      timing1: timing1 {
    screen-type = <6>;
    out-face = <0>;
    color-mode = <1>;
    clock-frequency = <148500000>;
    hactive = <1920>;
    vactive = <1080>;
    hback-porch = <148>;
    hfront-porch = <88>;
    vback-porch = <36>;
    vfront-porch = <4>;
    hsync-len = <44>;
    vsync-len = <5>;
    hsync-active = <1>;
    vsync-active = <1>;
    de-active = <0>;
    pixelclk-active = <0>;
    swap-rb = <0>;
    swap-rg = <0>;
    swap-gb = <0>;
                      };
                      timing2: timing2 {
    screen-type = <6>;
    out-face = <0>;
    color-mode = <1>;
    clock-frequency = <297000000>;
    hactive = <3840>;
    vactive = <2160>;
    hback-porch = <296>;
    hfront-porch = <176>;
    vback-porch = <72>;
    vfront-porch = <8>;
    hsync-len = <88>;
    vsync-len = <10>;
    hsync-active = <1>;
    vsync-active = <1>;
    de-active = <0>;
    pixelclk-active = <0>;
    swap-rb = <0>;
    swap-rg = <0>;
    swap-gb = <0>;
                      };
               };
};
# 5 "arch/arm/boot/dts/rk3288-box.dts" 2
# 1 "/home/hyman/workspace/workspace/rk/rk312x/rk312x/kernel/arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 6 "arch/arm/boot/dts/rk3288-box.dts" 2

/ {
 fiq-debugger {
  status = "okay";
 };

 hsic-usb-hub{
  compatible = "hub_reset";
  reset,pin =<&gpio7 6 0>;
  status = "disabled";
 };

    wireless-wlan {
        compatible = "wlan-platdata";







 wifi_chip_type = "bcmwifi";
 sdio_vref = <1800>;



        power_pmu_regulator = "act_ldo3";
        power_pmu_enable_level = <1>;



        vref_pmu_regulator = "act_ldo3";
        vref_pmu_enable_level = <1>;

        WIFI,poweren_gpio = <&gpio4 28 0>;
        WIFI,host_wake_irq = <&gpio4 30 0>;


        status = "okay";
    };

    wireless-bluetooth {
        compatible = "bluetooth-platdata";



        uart_rts_gpios = <&gpio4 19 1>;
        pinctrl-names = "default","rts_gpio";
        pinctrl-0 = <&uart0_rts>;
        pinctrl-1 = <&uart0_rts_gpio>;

        BT,power_gpio = <&gpio4 27 0>;
        BT,reset_gpio = <&gpio4 29 0>;
        BT,wake_gpio = <&gpio4 26 0>;
        BT,wake_host_irq = <&gpio4 31 0>;

        status = "okay";
    };

 pwm_regulator {
  compatible = "rockchip_pwm_regulator";
  pwms = <&pwm1 0 2000>;
  rockchip,pwm_id= <1>;
  rockchip,pwm_voltage_map= <925000 950000 975000 1000000 1025000 1050000 1075000 1100000 1125000 1150000 1175000 1200000 1225000 1250000 1275000 1300000 1325000 1350000 1375000 1400000>;
  rockchip,pwm_voltage= <1100000>;
  rockchip,pwm_min_voltage= <925000>;
  rockchip,pwm_max_voltage= <1400000>;
  rockchip,pwm_suspend_voltage= <950000>;
  rockchip,pwm_coefficient= <475>;
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   pwm_reg0: regulator@0 {
    regulator-compatible = "pwm_dcdc1";
    regulator-name= "vdd_logic";
    regulator-min-microvolt = <925000>;
    regulator-max-microvolt = <1400000>;
    regulator-always-on;
    regulator-boot-on;
   };
  };
 };

 codec_hdmi_i2s: codec-hdmi-i2s {
  compatible = "hdmi-i2s";
 };

 codec_hdmi_spdif: codec-hdmi-spdif {
  compatible = "hdmi-spdif";
 };

 rockchip-hdmi-i2s {
  status = "disabled";
  compatible = "rockchip-hdmi-i2s";
  dais {
   dai0 {
    audio-codec = <&codec_hdmi_i2s>;
    audio-controller = <&i2s>;
    format = "i2s";





   };
  };
 };

 rockchip-spdif-card {
  compatible = "rockchip-spdif-card";
  dais {
   dai0 {
    audio-codec = <&codec_hdmi_spdif>;
    audio-controller = <&spdif>;
   };
  };
 };

 rockchip-rk1000 {
  compatible = "rockchip-rk1000";
  dais {
   dai0 {
    audio-codec = <&rk1000_codec>;
    audio-controller = <&i2s>;
    format = "i2s";
   };
  };
 };

 usb_control {
  compatible = "rockchip,rk3288-usb-control";

  host_drv_gpio = <&gpio0 14 1>;
  otg_drv_gpio = <&gpio0 12 1>;

  rockchip,remote_wakeup;
  rockchip,usb_irq_wakeup;
 };

 test-power{
  status = "okay";
 };

};

&gmac {



 reset-gpio = <&gpio4 8 1>;
 phy-mode = "rgmii";
 clock_in_out = "input";
 tx_delay = <0x30>;
 rx_delay = <0x10>;
};

&pinctrl {


 init-gpios = <&gpio8 1 0
  &gpio7 9 0
  &gpio4 8 0>;
 gpio0_gpio {
   gpio0_c2: gpio0-c2 {
    rockchip,pins = <0x0c20>;
    rockchip,pull = <2>;
   };


  };

 gpio7_gpio {
   gpio7_b7: gpio7-b7 {
    rockchip,pins = <0x7b70>;
    rockchip,pull = <1>;
   };


  };



 gpio4_gmac {
  mac_clk: mac-clk {
   rockchip,drive = <3>;
  };

  mac_txpins: mac-txpins {
   rockchip,drive = <3>;
  };

  mac_rxpins: mac-rxpins {
   rockchip,drive = <3>;
  };

  mac_crs: mac-crs {
   rockchip,drive = <3>;
  };

  mac_mdpins: mac-mdpins {
   rockchip,drive = <3>;
  };
 };
};
&nandc0 {
 status = "okay";
};
&nandc1 {
 status = "disabled";
};

&nandc0reg {
 status = "disabled";
};
&emmc {
 clock-frequency = <100000000>;
 clock-freq-min-max = <400000 100000000>;

        supports-highspeed;
 supports-emmc;
        bootpart-no-access;
 supports-tSD;
 supports-DDR_MODE;
 caps2-mmc-hs200;

        ignore-pm-notify;
  keep-power-in-suspend;

  status = "okay";
};

&sdmmc {
  clock-frequency = <50000000>;
  lock-freq-min-max = <400000 50000000>;
  supports-highspeed;
  supports-sd;
  broken-cd;
  card-detect-delay = <200>;

  ignore-pm-notify;
  keep-power-in-suspend;

  vmmc-supply = <&ldo1_reg>;
  status = "okay";
};

&sdio {
  clock-frequency = <50000000>;
  clock-freq-min-max = <200000 50000000>;
  supports-highspeed;
  supports-sdio;
  ignore-pm-notify;
  keep-power-in-suspend;

  status = "okay";
};

&spi0 {
 status = "disabled";
 max-freq = <48000000>;
# 290 "arch/arm/boot/dts/rk3288-box.dts"
};

&spi1 {
 status = "disabled";
 max-freq = <48000000>;
# 309 "arch/arm/boot/dts/rk3288-box.dts"
 tstv-ctrl@00 {
  compatible = "rockchip,dtv_spi_ctrl";
  gpio-powerup = <&gpio0 31 0>;
  gpio-powerdown = <&gpio2 14 0>;
  gpio-reset = <&gpio2 15 0>;
         gpio-nreset = <&gpio2 12 0>;
  spi-max-frequency = <12000000>;
  reg = <0>;
                poll_mode = <0>;
         type = <0>;
  enable_dma = <0>;
 };

};

&spi2 {
 status = "disabled";
 max-freq = <48000000>;
# 350 "arch/arm/boot/dts/rk3288-box.dts"
};

&uart_bt {
        status = "okay";
        dma-names = "!tx", "!rx";
        pinctrl-0 = <&uart0_xfer &uart0_cts>;
};

&i2c0 {
 status = "okay";
 rk808: rk808@1b {
  reg = <0x1b>;
  status = "okay";
 };
  syr827: syr827@40 {
  compatible = "silergy,syr82x";
 reg = <0x40>;
  status = "okay";
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   syr827_dc1: regulator@0 {
   reg = <0>;
   regulator-compatible = "syr82x_dcdc1";
   regulator-name = "vdd_arm";
   regulator-min-microvolt = <712500>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-enabled;
    regulator-state-uv = <900000>;
   };
  };
    };
 };
 syr828: syr828@41 {
  compatible = "silergy,syr82x";
  reg = <0x41>;
  status = "okay";
  regulators {
   #address-cells = <1>;
   #size-cells = <0>;
   syr828_dc1: regulator@0 {
   reg = <0>;
   regulator-compatible = "syr82x_dcdc1";
   regulator-name = "vdd_gpu";
   regulator-min-microvolt = <712500>;
   regulator-max-microvolt = <1500000>;
   regulator-always-on;
  regulator-boot-on;
   regulator-initial-mode = <0x2>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-mode = <0x2>;
    regulator-state-disabled;
    regulator-state-uv = <900000>;
   };
  };
    };
 };
 act8846: act8846@5a {
  reg = <0x5a>;
  status = "okay";
 };

 rtc@51 {
  compatible = "rtc,hym8563";
  reg = <0x51>;
  irq_gpio = <&gpio0 4 2>;
 };
};

&i2c1 {
 status = "okay";
 rtc@51 {
  compatible = "nxp,pcf8563";
  reg = <0x51>;
 };
};

&i2c2 {
 status = "okay";
};

&i2c3 {
 status = "okay";
};

&i2c4 {
 status = "okay";
 rk1000_control@40 {
  compatible = "rockchip,rk1000_control";
  reg = <0x40>;
  gpio-reset = <&gpio7 21 1>;
  #clocks = <&clk_i2s>, <&clk_i2s_out>;
  #clock-names = "i2s_clk","i2s_mclk";
  #pinctrl-names = "default";
  #pinctrl-0 = <&i2s_mclk>;
  status = "okay";
 };
 rk1000_tve@42 {
  compatible = "rockchip,rk1000_tve";
  reg = <0x42>;
  rockchip,source = <0>;
  rockchip,prop = <1>;
  status = "okay";
 };
 rk1000_codec: rk1000_codec@60 {
  compatible = "rockchip,rk1000_codec";
  reg = <0x60>;
  spk_ctl_io = <&gpio7 5 1>;
  boot_depop = <1>;
  pa_enable_time = <5000>;
  status = "okay";
 };
};

&i2c5 {
 status = "disabled";
};

&fb {
 rockchip,disp-mode = <0>;
 rockchip,uboot-logo-on = <0>;
 rockchip,disp-policy = <DISPLAY_POLICY_BOX_TEMP>;
};

&disp_timings {
 native-mode = <&timing1>;
};

&rk_screen {
  display-timings = <&disp_timings>;
};


&lcdc0 {
 status = "okay";
 rockchip,iommu-enabled = <1>;
 rockchip,prop = <1>;
};

&lcdc1 {
 status = "disabled";
 rockchip,iommu-enabled = <1>;
 rockchip,prop = <2>;
};

&hdmi {
 status = "okay";
 rockchip,cec_enable = <0>;
 rockchip,hdcp_enable = <0>;
};

&ion_cma {
        reg = <0x00000000 0x1000000>;
};

&vpu {
 iommu_enabled = <1>;
};

&hevc {
 iommu_enabled = <1>;
};

&iep {
 iommu_enabled = <1>;
};

&adc {
 status = "disabled";

 key {
  compatible = "rockchip,key";
# 544 "arch/arm/boot/dts/rk3288-box.dts"
  power-key {
   gpios = <&gpio0 5 1>;
   linux,code = <116>;
   label = "power";
   gpio-key,wakeup;
  };
# 574 "arch/arm/boot/dts/rk3288-box.dts"
 };
};

&pwm1 {
 status = "disabled";
};


&clk_core_dvfs_table {
 support-pvtm = <1>;
 pvtm-operating-points = <




  408000 900000 25000
  600000 950000 50000
  696000 950000 50000
  816000 1000000 50000
  1008000 1050000 75000
  1200000 1100000 75000
  1416000 1200000 75000
  1512000 1300000 75000
  1608000 1350000 75000


  >;
 status="okay";
};

&clk_gpu_dvfs_table {
 operating-points = <


  200000 900000
  300000 950000
  420000 1100000
  500000 1150000

  >;
 status="okay";
};

&clk_ddr_dvfs_table {
 operating-points = <

  200000 1075000
  300000 1075000
  456000 1125000
  533000 1150000
  >;

 freq-table = <

  (1<<0) 456000
  (1<<1) 200000

  (1<<4) 456000
  (1<<13) 533000


  >;
 auto-freq-table = <
  240000
  324000
  456000
  528000
  >;
 auto-freq=<0>;
 status="okay";
};
/include/ "act8846.dtsi"
&act8846 {
 gpios =<&gpio7 1 1>,<&gpio0 10 0>;
 act8846,system-power-controller;

 regulators {

  dcdc1_reg: regulator@0{
   regulator-name= "act_dcdc1";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
   regulator-boot-on;
  };

  dcdc2_reg: regulator@1 {
   regulator-name= "vccio";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <3300000>;
   };
  };

  dcdc3_reg: regulator@2 {
   regulator-name= "vdd_logic";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1500000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <1200000>;
   };

  };

  dcdc4_reg: regulator@3 {
   regulator-name= "act_dcdc4";
   regulator-min-microvolt = <2000000>;
   regulator-max-microvolt = <2000000>;
    regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
    regulator-state-uv = <2000000>;
   };
  };

  ldo1_reg: regulator@4 {
   regulator-name= "vccio_sd";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo2_reg: regulator@5 {
   regulator-name= "act_ldo2";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;

  };

  ldo3_reg: regulator@6 {
   regulator-name= "act_ldo3";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;

  };

  ldo4_reg:regulator@7 {
   regulator-name= "act_ldo4";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo5_reg: regulator@8 {
   regulator-name= "act_ldo5";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;

  };

  ldo6_reg: regulator@9 {
   regulator-name= "act_ldo6";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
   };

  };

  ldo7_reg: regulator@10 {
   regulator-name= "vcc_18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-state = <3>;
   regulator-state-mem {
    regulator-state-enabled;
   };

  };

  ldo8_reg: regulator@11 {
   regulator-name= "act_ldo8";
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <1850000>;

  };
 };
};

/include/ "rk808.dtsi"
&rk808 {
 gpios =<&gpio0 4 0>,<&gpio0 11 1>;
 rk808,system-power-controller;

 regulators {

  rk808_dcdc1_reg: regulator@0{
   regulator-name= "vdd_arm";
   regulator-always-on;
   regulator-boot-on;
  };

  rk808_dcdc2_reg: regulator@1 {
   regulator-name= "vdd_gpu";
   regulator-always-on;
   regulator-boot-on;
  };

  rk808_dcdc3_reg: regulator@2 {
   regulator-name= "rk_dcdc3";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
   regulator-boot-on;
  };

  rk808_dcdc4_reg: regulator@3 {
   regulator-name= "vccio";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo1_reg: regulator@4 {
   regulator-name= "rk_ldo1";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo2_reg: regulator@5 {
   regulator-name= "rk_ldo2";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo3_reg: regulator@6 {
   regulator-name= "rk_ldo3";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo4_reg:regulator@7 {
   regulator-name= "rk_ldo4";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo5_reg: regulator@8 {
   regulator-name= "rk_ldo5";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo6_reg: regulator@9 {
   regulator-name= "rk_ldo6";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo7_reg: regulator@10 {
   regulator-name= "rk_ldo7";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };


  rk808_ldo8_reg: regulator@11 {
   regulator-name= "rk_ldo8";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
  };

  rk808_ldo9_reg: regulator@12 {
   regulator-name= "rk_ldo9";
   regulator-always-on;
   regulator-boot-on;
  };

  rk808_ldo10_reg: regulator@13 {
   regulator-name= "rk_ldo10";
   regulator-always-on;
   regulator-boot-on;
  };
 };
};

&lcdc_vdd_domain {
 regulator-name = "vcc30_lcd";
 };
&dpio_vdd_domain{
 regulator-name = "vcc18_cif";
 };
&flash0_vdd_domain{
 regulator-name = "vcc_flash";
 };
&flash1_vdd_domain{
 regulator-name = "vcc_flash";
 };
&apio3_vdd_domain{
 regulator-name = "vccio_wl";
 };
&apio5_vdd_domain{
 regulator-name = "vccio";
 };
&apio4_vdd_domain{
 regulator-name = "vccio";
 };
&apio1_vdd_domain{
 regulator-name = "vccio";
 };
&apio2_vdd_domain{
 regulator-name = "vccio";
 };
&sdmmc0_vdd_domain{
 regulator-name = "vcc_sd";
 };

&remotectl {
 handle_cpu_id = <1>;
 status = "okay";
 ir_key1{
  rockchip,usercode = <0x4040>;
  rockchip,key_table =
   <0xf2 232>,
   <0xba 158>,
   <0xf4 103>,
   <0xf1 108>,
   <0xef 105>,
   <0xee 106>,
   <0xbd 102>,
   <0xea 115>,
   <0xe3 114>,
   <0xe2 217>,
   <0xb2 116>,
   <0xbc 113>,
   <0xec 139>,
   <0xbf 0x190>,
   <0xe0 0x191>,
   <0xe1 0x192>,
   <0xe9 183>,
   <0xe6 248>,
   <0xe8 185>,
   <0xe7 186>,
   <0xf0 388>,
   <0xbe 0x175>;
 };
 ir_key2{
  rockchip,usercode = <0xff00>;
  rockchip,key_table =
   <0xf9 102>,
   <0xbf 158>,
   <0xfb 139>,
   <0xaa 232>,
   <0xb9 103>,
   <0xe9 108>,
   <0xb8 105>,
   <0xea 106>,
   <0xeb 114>,
   <0xef 115>,
   <0xf7 113>,
   <0xe7 116>,
   <0xfc 116>,
   <0xa9 114>,
   <0xa8 114>,
   <0xe0 114>,
   <0xa5 114>,
   <0xab 183>,
   <0xb7 388>,
   <0xf8 184>,
   <0xaf 185>,
   <0xed 114>,
   <0xee 186>,
   <0xb3 114>,
   <0xf1 114>,
   <0xf2 114>,
   <0xf3 217>,
   <0xb4 114>,
   <0xbe 217>;
 };
 ir_key3{
  rockchip,usercode = <0x1dcc>;
  rockchip,key_table =
   <0xee 232>,
   <0xf0 158>,
   <0xf8 103>,
   <0xbb 108>,
   <0xef 105>,
   <0xed 106>,
   <0xfc 102>,
   <0xf1 115>,
   <0xfd 114>,
   <0xb7 217>,
   <0xff 116>,
   <0xf3 113>,
   <0xbf 139>,
   <0xf9 0x191>,
   <0xf5 0x192>,
   <0xb3 388>,
   <0xbe 2>,
   <0xba 3>,
   <0xb2 4>,
   <0xbd 5>,
   <0xf9 6>,
   <0xb1 7>,
   <0xfc 8>,
   <0xf8 9>,
   <0xb0 10>,
   <0xb6 11>,
   <0xb5 14>;
 };
};
