INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:31:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 buffer0/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.386ns (22.909%)  route 4.664ns (77.091%))
  Logic Levels:           19  (CARRY4=3 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1715, unset)         0.508     0.508    buffer0/fifo/clk
    SLICE_X7Y138         FDRE                                         r  buffer0/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer0/fifo/Empty_reg/Q
                         net (fo=106, routed)         0.620     1.344    buffer0/fifo/Empty_reg_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I2_O)        0.043     1.387 r  buffer0/fifo/Memory[0][5]_i_1__2/O
                         net (fo=7, routed)           0.173     1.560    buffer131/fifo/init36_outs[5]
    SLICE_X3Y135         LUT5 (Prop_lut5_I1_O)        0.043     1.603 r  buffer131/fifo/dataReg[5]_i_1/O
                         net (fo=8, routed)           0.471     2.074    buffer8/init37_outs[1]
    SLICE_X0Y139         LUT5 (Prop_lut5_I2_O)        0.043     2.117 r  buffer8/Memory[1][0]_i_35__2/O
                         net (fo=1, routed)           0.163     2.280    cmpi8/Memory[1][0]_i_17_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.043     2.323 r  cmpi8/Memory[1][0]_i_27/O
                         net (fo=1, routed)           0.332     2.656    cmpi8/Memory[1][0]_i_27_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I5_O)        0.043     2.699 r  cmpi8/Memory[1][0]_i_17/O
                         net (fo=1, routed)           0.000     2.699    cmpi8/Memory[1][0]_i_17_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.945 r  cmpi8/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.945    cmpi8/Memory_reg[1][0]_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.995 r  cmpi8/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.995    cmpi8/Memory_reg[1][0]_i_3_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.102 r  cmpi8/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.424     3.525    buffer116/fifo/result[0]
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.122     3.647 f  buffer116/fifo/Head[0]_i_3__0/O
                         net (fo=4, routed)           0.304     3.951    buffer53/cond_br48_falseOut_valid
    SLICE_X3Y145         LUT4 (Prop_lut4_I1_O)        0.043     3.994 f  buffer53/Head[0]_i_2__5/O
                         net (fo=6, routed)           0.141     4.135    fork34/control/generateBlocks[0].regblock/buffer120_outs_ready
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.043     4.178 r  fork34/control/generateBlocks[0].regblock/transmitValue_i_4__15/O
                         net (fo=3, routed)           0.266     4.444    buffer60/control/anyBlockStop_66
    SLICE_X3Y146         LUT6 (Prop_lut6_I3_O)        0.043     4.487 r  buffer60/control/transmitValue_i_2__100/O
                         net (fo=2, routed)           0.092     4.579    buffer60/control/transmitValue_i_2__100_n_0
    SLICE_X3Y146         LUT6 (Prop_lut6_I5_O)        0.043     4.622 r  buffer60/control/transmitValue_i_3__86/O
                         net (fo=2, routed)           0.274     4.896    buffer60/control/fork12/control/anyBlockStop
    SLICE_X7Y146         LUT5 (Prop_lut5_I0_O)        0.043     4.939 f  buffer60/control/transmitValue_i_2__92/O
                         net (fo=3, routed)           0.336     5.275    fork45/control/generateBlocks[5].regblock/branch_ready__2_20
    SLICE_X14Y146        LUT5 (Prop_lut5_I3_O)        0.043     5.318 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_11__0/O
                         net (fo=1, routed)           0.222     5.540    fork45/control/generateBlocks[5].regblock/transmitValue_i_11__0_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I0_O)        0.043     5.583 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__2/O
                         net (fo=1, routed)           0.286     5.870    fork45/control/generateBlocks[8].regblock/transmitValue_reg_6
    SLICE_X17Y145        LUT6 (Prop_lut6_I3_O)        0.043     5.913 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__131/O
                         net (fo=21, routed)          0.189     6.102    buffer60/control/transmitValue_reg_32
    SLICE_X17Y146        LUT4 (Prop_lut4_I2_O)        0.043     6.145 f  buffer60/control/fullReg_i_2__7/O
                         net (fo=6, routed)           0.175     6.320    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X17Y147        LUT5 (Prop_lut5_I3_O)        0.043     6.363 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, routed)           0.195     6.558    buffer32/E[0]
    SLICE_X17Y147        FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1715, unset)         0.483     4.183    buffer32/clk
    SLICE_X17Y147        FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X17Y147        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -2.605    




