$date
	Sun Oct 23 08:58:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#484034
b11000 &
b11000 %
1$
b11000 !
1"
#484035
0"
#484038
b1100 &
b1100 %
#484042
b110 &
b110 %
#484046
b11 &
b11 %
#484050
b1010 &
b1010 %
#484054
b101 &
b101 %
#484058
b10000 &
b10000 %
#484062
b1000 &
b1000 %
#484066
b100 &
b100 %
#484070
b10 &
b10 %
#484074
b1 &
b1 %
1#
#484078
b0 &
0#
b0 %
0$
#1485643
b1110 !
1"
#1485646
b1110 &
b1110 %
1$
#1485647
0"
#1485650
b111 &
b111 %
#1485654
b10110 &
b10110 %
#1485658
b1011 &
b1011 %
#1485662
b100010 &
b100010 %
#1485666
b10001 &
b10001 %
#1485670
b110100 &
b110100 %
#1485674
b11010 &
b11010 %
#1485678
b1101 &
b1101 %
#1485682
b101000 &
b101000 %
#1485686
b10100 &
b10100 %
#1485690
b1010 &
b1010 %
#1485694
b101 &
b101 %
#1485698
b10000 &
b10000 %
#1485702
b1000 &
b1000 %
#1485706
b100 &
b100 %
#1485710
b10 &
b10 %
#1485714
b1 &
b1 %
1#
#1485718
b0 &
0#
b0 %
0$
#2522177
b1101 !
1"
#2522178
b1101 &
b1101 %
1$
#2522179
0"
#2522182
b101000 &
b101000 %
#2522186
b10100 &
b10100 %
#2522190
b1010 &
b1010 %
#2522194
b101 &
b101 %
#2522198
b10000 &
b10000 %
#2522202
b1000 &
b1000 %
#2522206
b100 &
b100 %
#2522210
b10 &
b10 %
#2522214
b1 &
1#
b1 %
#2522218
b0 &
b0 %
0#
0$
#4500012
