================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Jun 23 07:18:10 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         rendering
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3554
FF:               2805
DSP:              12
BRAM:             39
URAM:             0
SRL:              62


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 4.801       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                          | 3554 | 2805 | 12  | 39   |      |     |        |      |         |          |        |
|   (inst)                                                                      | 331  | 453  | 3   |      |      |     |        |      |         |          |        |
|   fragment_color_U                                                            |      |      |     | 1    |      |     |        |      |         |          |        |
|   fragment_x_U                                                                |      |      |     | 1    |      |     |        |      |         |          |        |
|   fragment_y_U                                                                |      |      |     | 1    |      |     |        |      |         |          |        |
|   fragment_z_U                                                                | 8    |      |     | 1    |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226     | 45   | 100  |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226) | 36   | 98   |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_COLORING_FB_fu_232                                   | 108  | 67   |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_COLORING_FB_fu_232)                               |      | 65   |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_RAST2_fu_178                                         | 2840 | 1915 | 6   |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_RAST2_fu_178)                                     | 102  | 291  | 3   |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U6                                            | 8    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U7                                            | 8    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U8                                            | 8    |      | 1   |      |      |     |        |      |         |          |        |
|     udiv_31ns_8ns_8_35_1_U2                                                   | 1293 | 656  |     |      |      |     |        |      |         |          |        |
|       (udiv_31ns_8ns_8_35_1_U2)                                               | 7    | 1    |     |      |      |     |        |      |         |          |        |
|     urem_31ns_8ns_8_35_1_U1                                                   | 1342 | 966  |     |      |      |     |        |      |         |          |        |
|       (urem_31ns_8ns_8_35_1_U1)                                               | 38   | 39   |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204           | 69   | 100  |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204)       | 60   | 98   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                  | 9    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_ZCULLING_fu_210                                      | 128  | 170  |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_ZCULLING_fu_210)                                  | 61   | 168  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                  | 67   | 2    |     |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U52                                                     | 7    |      | 1   |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U53                                                     | 7    |      | 1   |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U54                                                     |      |      | 1   |      |      |     |        |      |         |          |        |
|   pixels_color_U                                                              | 3    |      |     | 1    |      |     |        |      |         |          |        |
|   pixels_x_U                                                                  | 4    |      |     | 1    |      |     |        |      |         |          |        |
|   pixels_y_U                                                                  | 4    |      |     | 1    |      |     |        |      |         |          |        |
|   z_buffer_U                                                                  |      |      |     | 32   |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.68%  | OK     |
| FD                                                        | 50%       | 2.64%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.36%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 13.93% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 9.69%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 30     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.08   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                              | ENDPOINT PIN                                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                             |                                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.199 | grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/C        | grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/D |            6 |          3 |          4.687 |          2.149 |        2.538 |
| Path2 | 0.330 | grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C | grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg/D           |            6 |          3 |          4.663 |          1.815 |        2.848 |
| Path3 | 0.330 | grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C | grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg/D  |            6 |          3 |          4.663 |          1.815 |        2.848 |
| Path4 | 0.337 | select_ln146_1_reg_1068_reg[1]/C                            | sext_ln264_reg_1180_reg/B[10]                                                     |            4 |         10 |          3.954 |          1.682 |        2.272 |
| Path5 | 0.337 | select_ln146_1_reg_1068_reg[1]/C                            | sext_ln264_reg_1180_reg/B[11]                                                     |            4 |         10 |          3.954 |          1.682 |        2.272 |
+-------+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_40                    | LUT.others.LUT5      |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_20                    | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_7                 | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_3                 | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2                 | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_i_1 | LUT.others.LUT2      |
    | grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32                                              | DMEM.srl.SRLC32E     |
    +------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                           | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]                                                             | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_64       | LUT.others.LUT5      |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0                                                | LUT.others.LUT4      |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12                                               | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_3__0                                             | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2__0 | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1__3     | LUT.others.LUT3      |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg                                                 | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                             | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]                                                               | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_64         | LUT.others.LUT5      |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0                                                  | LUT.others.LUT4      |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12                                                 | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_3__0                                               | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2__0   | CARRY.others.CARRY4  |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT2      |
    | grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg                                          | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path4 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | select_ln146_1_reg_1068_reg[1] | FLOP_LATCH.flop.FDRE |
    | sext_ln264_reg_1180_reg_i_17   | LUT.others.LUT5      |
    | sext_ln264_reg_1180_reg_i_3    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg_i_2    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg_i_1    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg        | MULT.dsp.DSP48E1     |
    +--------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path5 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | select_ln146_1_reg_1068_reg[1] | FLOP_LATCH.flop.FDRE |
    | sext_ln264_reg_1180_reg_i_17   | LUT.others.LUT5      |
    | sext_ln264_reg_1180_reg_i_3    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg_i_2    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg_i_1    | CARRY.others.CARRY4  |
    | sext_ln264_reg_1180_reg        | MULT.dsp.DSP48E1     |
    +--------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/rendering_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/rendering_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/rendering_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/rendering_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/rendering_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/rendering_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


