verilator -Wall --cc --exe --build --trace --timing --Wno-EOFNEWLINE --Wno-UNUSEDSIGNAL -Wno-UNDRIVEN --Wno-UNUSEDPARAM --public-flat-rw --timescale "1ns/1ps" --top-module sdram_ctrl_tb -I../../../../rtl/core/memory sdram_ctrl_tb.sv ../../../../rtl/core/memory/sdram_ctrl_wb.sv  sdram_model.sv sdram_ctrl_advanced.cpp
make[1]: Entering directory '/home/valery/asv/sim/tests/unit/memory/obj_dir'
make[1]: Nothing to be done for 'default'.
make[1]: Leaving directory '/home/valery/asv/sim/tests/unit/memory/obj_dir'
./obj_dir/Vsdram_ctrl_tb
[CPP] Starting SDRAM WB Controller Test...
[CPP] === SDRAM WB Controller Comprehensive Test ===
[CPP] Resetting controller...
[SDRAM] Initialized: 4 banks, 8192 rows, 512 cols, 32 MB
[SDRAMCTRL] WISHBONE RESET
[CPCTRL] TIME 5: STATE=7 | INIT        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0x0 DAT_O=0x0
[CPSDRAM] TIME 5: SDRAM_CMD: NOP
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[SDRAMCTRL] WISHBONE RESET
[CPP] Reset complete
[CPP] Waiting for SDRAM initialization...
[SDRAMCTRL] STATE_INIT     0
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     1
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     3
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     4
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     5
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     6
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     7
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     8
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT     9
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    10
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    11
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    12
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    13
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    14
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    15
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    16
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    17
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    18
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    19
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    20
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    21
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    22
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    23
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    24
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    25
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    26
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    27
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    28
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    29
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    30
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    31
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    32
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    33
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    34
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    35
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    36
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    37
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    38
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    39
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    40
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    41
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    42
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    43
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    44
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    45
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    46
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    47
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    48
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    49
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    50
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    51
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    52
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    53
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    54
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    55
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    56
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    57
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    58
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    59
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    60
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    61
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    62
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    63
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    64
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    65
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    66
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    67
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    68
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    69
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    70
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    71
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    72
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    73
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    74
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    75
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    76
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    77
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    78
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    79
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    80
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    81
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    82
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    83
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    84
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    85
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    86
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    87
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    88
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    89
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    90
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    91
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    92
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    93
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    94
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    95
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    96
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    97
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    98
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT    99
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   100
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 451: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_INIT   101
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 45b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_INIT   102
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   103
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   104
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   105
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   106
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   107
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   108
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   109
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   110
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 4b5: SDRAM_CMD: AUTO_REFRESH
[SDRAM] AUTO REFRESH
[SDRAMCTRL] STATE_INIT   111
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 4bf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_INIT   112
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   113
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   114
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   115
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   116
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   117
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   118
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   119
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   120
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 519: SDRAM_CMD: AUTO_REFRESH
[SDRAM] AUTO REFRESH
[SDRAMCTRL] STATE_INIT   121
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 523: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_INIT   122
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   123
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   124
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   125
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   126
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   127
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   128
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   129
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   130
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 57d: SDRAM_CMD: MODE_REG_SET
[SDRAM] LOAD MODE REGISTER: 0x0020
[SDRAMCTRL] STATE_INIT   131
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPSDRAM] TIME 587: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_INIT   132
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   133
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   134
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   135
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   136
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   137
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   138
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   139
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   140
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[SDRAMCTRL] STATE_INIT   141
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=7
[CPCTRL] TIME 5eb: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0x0 DAT_O=0x0
[CPP] SDRAM initialized successfully

[CPP] === Memory Test Pattern ===

1. Sequential write/read test...
[CPP] WRITE: 0x0 = 0xa000
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5ff: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 609: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 61d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 627: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[CPSDRAM] TIME 627: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa000 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 631: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 645: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 64f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 659: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 663: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x0 = 0x0
[CPP] [ERROR] at 0x0: expected 0xa000, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 677: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 681: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[CPSDRAM] TIME 681: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 68b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa000 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 69f: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 6a9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 6bd: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xa000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 6c7: SDRAM_CMD: NOP
[CPP] WRITE: 0x100 = 0xa001
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6db: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6e5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x100
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6f9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 703: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[CPSDRAM] TIME 703: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa001 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 70d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 721: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 72b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 735: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 73f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x100 = 0x0
[CPP] [ERROR] at 0x100: expected 0xa001, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 753: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 75d: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[CPSDRAM] TIME 75d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 767: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa001 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 77b: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 785: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 799: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x100 DAT_I=0xa001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 7a3: SDRAM_CMD: NOP
[CPP] WRITE: 0x200 = 0xa002
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 7b7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 7c1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1
[CPP] READ: 0x200
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 7d5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 7df: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[CPSDRAM] TIME 7df: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa002 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 7e9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 7fd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 807: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 811: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 81b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1
[CPP] READ: 0x200 = 0x0
[CPP] [ERROR] at 0x200: expected 0xa002, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 82f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 839: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[CPSDRAM] TIME 839: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 843: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa002 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 857: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 861: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 875: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x200 DAT_I=0xa002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 87f: SDRAM_CMD: NOP
[CPP] WRITE: 0x300 = 0xa003
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 893: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 89d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1
[CPP] READ: 0x300
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 8b1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 8bb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[CPSDRAM] TIME 8bb: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa003 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 8c5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 8d9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 8e3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 8ed: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 8f7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1
[CPP] READ: 0x300 = 0x0
[CPP] [ERROR] at 0x300: expected 0xa003, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 90b: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0001
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 915: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[CPSDRAM] TIME 915: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 91f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa003 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 933: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 93d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 951: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x300 DAT_I=0xa003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 95b: SDRAM_CMD: NOP
[CPP] WRITE: 0x400 = 0xa004
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 96f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 979: SDRAM_CMD: ACTIVATE BA=0 ROW=0x2
[CPP] READ: 0x400
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 98d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 997: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[CPSDRAM] TIME 997: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa004 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 9a1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 9b5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 9bf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 9c9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 9d3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x2
[CPP] READ: 0x400 = 0x0
[CPP] [ERROR] at 0x400: expected 0xa004, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 9e7: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 9f1: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[CPSDRAM] TIME 9f1: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 9fb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa004 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME a0f: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME a19: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME a2d: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x400 DAT_I=0xa004 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME a37: SDRAM_CMD: NOP
[CPP] WRITE: 0x500 = 0xa005
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME a4b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME a55: SDRAM_CMD: ACTIVATE BA=0 ROW=0x2
[CPP] READ: 0x500
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME a69: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME a73: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[CPSDRAM] TIME a73: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa005 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME a7d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME a91: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME a9b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME aa5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME aaf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x2
[CPP] READ: 0x500 = 0x0
[CPP] [ERROR] at 0x500: expected 0xa005, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME ac3: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0002
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME acd: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[CPSDRAM] TIME acd: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME ad7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa005 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME aeb: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME af5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME b09: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x500 DAT_I=0xa005 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME b13: SDRAM_CMD: NOP
[CPP] WRITE: 0x600 = 0xa006
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME b27: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME b31: SDRAM_CMD: ACTIVATE BA=0 ROW=0x3
[CPP] READ: 0x600
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME b45: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME b4f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[CPSDRAM] TIME b4f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa006 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME b59: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME b6d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME b77: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME b81: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME b8b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x3
[CPP] READ: 0x600 = 0x0
[CPP] [ERROR] at 0x600: expected 0xa006, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME b9f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME ba9: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[CPSDRAM] TIME ba9: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME bb3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa006 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME bc7: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME bd1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME be5: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x600 DAT_I=0xa006 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME bef: SDRAM_CMD: NOP
[CPP] WRITE: 0x700 = 0xa007
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME c03: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME c0d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x3
[CPP] READ: 0x700
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME c21: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME c2b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[CPSDRAM] TIME c2b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa007 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME c35: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME c49: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME c53: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME c5d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME c67: SDRAM_CMD: ACTIVATE BA=0 ROW=0x3
[CPP] READ: 0x700 = 0x0
[CPP] [ERROR] at 0x700: expected 0xa007, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME c7b: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0003
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME c85: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[CPSDRAM] TIME c85: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME c8f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa007 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME ca3: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME cad: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME cc1: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x700 DAT_I=0xa007 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME ccb: SDRAM_CMD: NOP
[CPP] WRITE: 0x800 = 0xa008
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME cdf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME ce9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x4
[CPP] READ: 0x800
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME cfd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME d07: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[CPSDRAM] TIME d07: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa008 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME d11: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME d25: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME d2f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME d39: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME d43: SDRAM_CMD: ACTIVATE BA=0 ROW=0x4
[CPP] READ: 0x800 = 0x0
[CPP] [ERROR] at 0x800: expected 0xa008, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME d57: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME d61: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[CPSDRAM] TIME d61: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME d6b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa008 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME d7f: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME d89: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME d9d: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x800 DAT_I=0xa008 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME da7: SDRAM_CMD: NOP
[CPP] WRITE: 0x900 = 0xa009
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME dbb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME dc5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x4
[CPP] READ: 0x900
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME dd9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME de3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[CPSDRAM] TIME de3: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa009 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME ded: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME e01: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME e0b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME e15: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME e1f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x4
[CPP] READ: 0x900 = 0x0
[CPP] [ERROR] at 0x900: expected 0xa009, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME e33: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0004
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME e3d: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[CPSDRAM] TIME e3d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME e47: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa009 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME e5b: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME e65: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME e79: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x900 DAT_I=0xa009 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME e83: SDRAM_CMD: NOP
[CPP] WRITE: 0xa00 = 0xa00a
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME e97: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME ea1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x5
[CPP] READ: 0xa00
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME eb5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME ebf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[CPSDRAM] TIME ebf: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa00a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME ec9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME edd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME ee7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME ef1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME efb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x5
[CPP] READ: 0xa00 = 0x0
[CPP] [ERROR] at 0xa00: expected 0xa00a, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME f0f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME f19: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[CPSDRAM] TIME f19: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME f23: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00a (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME f37: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME f41: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME f55: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xa00 DAT_I=0xa00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME f5f: SDRAM_CMD: NOP
[CPP] WRITE: 0xb00 = 0xa00b
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME f73: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME f7d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x5
[CPP] READ: 0xb00
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME f91: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME f9b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[CPSDRAM] TIME f9b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa00b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME fa5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME fb9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME fc3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME fcd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME fd7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x5
[CPP] READ: 0xb00 = 0x0
[CPP] [ERROR] at 0xb00: expected 0xa00b, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME feb: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0005
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME ff5: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[CPSDRAM] TIME ff5: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME fff: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00b (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1013: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 101d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1031: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xb00 DAT_I=0xa00b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 103b: SDRAM_CMD: NOP
[CPP] WRITE: 0xc00 = 0xa00c
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 104f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1059: SDRAM_CMD: ACTIVATE BA=0 ROW=0x6
[CPP] READ: 0xc00
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 106d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1077: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[CPSDRAM] TIME 1077: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa00c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1081: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1095: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 109f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 10a9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 10b3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x6
[CPP] READ: 0xc00 = 0x0
[CPP] [ERROR] at 0xc00: expected 0xa00c, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 10c7: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 10d1: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[CPSDRAM] TIME 10d1: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 10db: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00c (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 10ef: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 10f9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 110d: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc00 DAT_I=0xa00c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1117: SDRAM_CMD: NOP
[CPP] WRITE: 0xd00 = 0xa00d
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 112b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1135: SDRAM_CMD: ACTIVATE BA=0 ROW=0x6
[CPP] READ: 0xd00
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1149: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1153: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[CPSDRAM] TIME 1153: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa00d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 115d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1171: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 117b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1185: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 118f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x6
[CPP] READ: 0xd00 = 0x0
[CPP] [ERROR] at 0xd00: expected 0xa00d, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 11a3: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0006
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 11ad: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[CPSDRAM] TIME 11ad: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 11b7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00d (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 11cb: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 11d5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 11e9: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xd00 DAT_I=0xa00d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 11f3: SDRAM_CMD: NOP
[CPP] WRITE: 0xe00 = 0xa00e
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1207: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1211: SDRAM_CMD: ACTIVATE BA=0 ROW=0x7
[CPP] READ: 0xe00
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1225: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 122f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[CPSDRAM] TIME 122f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xa00e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1239: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 124d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1257: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1261: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 126b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x7
[CPP] READ: 0xe00 = 0x0
[CPP] [ERROR] at 0xe00: expected 0xa00e, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 127f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1289: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[CPSDRAM] TIME 1289: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1293: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00e (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 12a7: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 12b1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 12c5: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xe00 DAT_I=0xa00e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 12cf: SDRAM_CMD: NOP
[CPP] WRITE: 0xf00 = 0xa00f
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 12e3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 12ed: SDRAM_CMD: ACTIVATE BA=0 ROW=0x7
[CPP] READ: 0xf00
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1301: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 130b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[CPSDRAM] TIME 130b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xa00f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1315: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1329: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1333: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 133d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1347: SDRAM_CMD: ACTIVATE BA=0 ROW=0x7
[CPP] READ: 0xf00 = 0x0
[CPP] [ERROR] at 0xf00: expected 0xa00f, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 135b: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0007
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1365: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[CPSDRAM] TIME 1365: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 136f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xa00f (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1383: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 138d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 13a1: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xf00 DAT_I=0xa00f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 13ab: SDRAM_CMD: NOP

[CPP] 2. Random data test...
[CPP] WRITE: 0x1000 = 0x0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 13bf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 13c9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x8
[CPP] READ: 0x1000
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 13dd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 13e7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[CPSDRAM] TIME 13e7: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0x0000 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 13f1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1405: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 140f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1419: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1423: SDRAM_CMD: ACTIVATE BA=0 ROW=0x8
[CPP] READ: 0x1000 = 0x0
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1437: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1441: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[CPSDRAM] TIME 1441: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 144b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0x0000 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 145f: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1469: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 147d: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1000 DAT_I=0x0 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1487: SDRAM_CMD: NOP
[CPP] WRITE: 0x1100 = 0xffff
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 149b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 14a5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x8
[CPP] READ: 0x1100
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 14b9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 14c3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[CPSDRAM] TIME 14c3: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xffff (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 14cd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 14e1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 14eb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 14f5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 14ff: SDRAM_CMD: ACTIVATE BA=0 ROW=0x8
[CPP] READ: 0x1100 = 0x0
[CPP] [ERROR] pattern 0xffff mismatch at 0x1100
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1513: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0008
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 151d: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[CPSDRAM] TIME 151d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1527: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xffff (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 153b: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1545: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1559: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1100 DAT_I=0xffff DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1563: SDRAM_CMD: NOP
[CPP] WRITE: 0x1200 = 0x5555
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1577: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1581: SDRAM_CMD: ACTIVATE BA=0 ROW=0x9
[CPP] READ: 0x1200
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1595: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 159f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[CPSDRAM] TIME 159f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0x5555 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 15a9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 15bd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 15c7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 15d1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 15db: SDRAM_CMD: ACTIVATE BA=0 ROW=0x9
[CPP] READ: 0x1200 = 0x0
[CPP] [ERROR] pattern 0x5555 mismatch at 0x1200
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 15ef: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 15f9: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[CPSDRAM] TIME 15f9: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1603: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0x5555 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1617: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1621: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1635: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1200 DAT_I=0x5555 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 163f: SDRAM_CMD: NOP
[CPP] WRITE: 0x1300 = 0xaaaa
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1653: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 165d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x9
[CPP] READ: 0x1300
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1671: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 167b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[CPSDRAM] TIME 167b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xaaaa (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1685: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1699: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 16a3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 16ad: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 16b7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x9
[CPP] READ: 0x1300 = 0x0
[CPP] [ERROR] pattern 0xaaaa mismatch at 0x1300
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 16cb: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0009
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 16d5: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[CPSDRAM] TIME 16d5: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 16df: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xaaaa (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 16f3: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 16fd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1711: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1300 DAT_I=0xaaaa DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 171b: SDRAM_CMD: NOP
[CPP] WRITE: 0x1400 = 0x1234
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 172f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1739: SDRAM_CMD: ACTIVATE BA=0 ROW=0xa
[CPP] READ: 0x1400
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 174d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1757: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[CPSDRAM] TIME 1757: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0x1234 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1761: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1775: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 177f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1789: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1793: SDRAM_CMD: ACTIVATE BA=0 ROW=0xa
[CPP] READ: 0x1400 = 0x0
[CPP] [ERROR] pattern 0x1234 mismatch at 0x1400
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 17a7: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 17b1: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[CPSDRAM] TIME 17b1: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 17bb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0x1234 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 17cf: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 17d9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 17ed: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1400 DAT_I=0x1234 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 17f7: SDRAM_CMD: NOP
[CPP] WRITE: 0x1500 = 0x5678
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 180b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1815: SDRAM_CMD: ACTIVATE BA=0 ROW=0xa
[CPP] READ: 0x1500
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1829: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1833: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[CPSDRAM] TIME 1833: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0x5678 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 183d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1851: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 185b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1865: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 186f: SDRAM_CMD: ACTIVATE BA=0 ROW=0xa
[CPP] READ: 0x1500 = 0x0
[CPP] [ERROR] pattern 0x5678 mismatch at 0x1500
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1883: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x000a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 188d: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[CPSDRAM] TIME 188d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1897: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0x5678 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 18ab: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 18b5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 18c9: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x1500 DAT_I=0x5678 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 18d3: SDRAM_CMD: NOP

[CPP] 3. Bank switching test...
[CPP] WRITE: 0x0 = 0xb000
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 18e7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 18f1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1905: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 190f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[CPSDRAM] TIME 190f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xb000 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1919: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 192d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1937: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1941: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 194b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x0
[CPP] READ: 0x0 = 0x0
[CPP] [ERROR] in bank 0: expected 0xb000, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 195f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0000
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1969: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[CPSDRAM] TIME 1969: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1973: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xb000 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1987: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1991: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 19a5: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x0 DAT_I=0xb000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 19af: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x4000 = 0xb001
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1a27: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1a31: SDRAM_CMD: ACTIVATE BA=0 ROW=0x20
[CPP] READ: 0x4000
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1a45: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1a4f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[CPSDRAM] TIME 1a4f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xb001 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1a59: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1a6d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1a77: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1a81: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1a8b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x20
[CPP] READ: 0x4000 = 0x0
[CPP] [ERROR] in bank 1: expected 0xb001, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1a9f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0020
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1aa9: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[CPSDRAM] TIME 1aa9: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1ab3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xb001 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1ac7: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1ad1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1ae5: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x4000 DAT_I=0xb001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1aef: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x8000 = 0xb002
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1b67: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1b71: SDRAM_CMD: ACTIVATE BA=0 ROW=0x40
[CPP] READ: 0x8000
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1b85: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1b8f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[CPSDRAM] TIME 1b8f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xb002 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1b99: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1bad: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1bb7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1bc1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1bcb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x40
[CPP] READ: 0x8000 = 0x0
[CPP] [ERROR] in bank 2: expected 0xb002, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1bdf: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0040
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1be9: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[CPSDRAM] TIME 1be9: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1bf3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xb002 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1c07: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1c11: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1c25: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x8000 DAT_I=0xb002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1c2f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0xc000 = 0xb003
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1ca7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1cb1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x60
[CPP] READ: 0xc000
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1cc5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1ccf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[CPSDRAM] TIME 1ccf: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xb003 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1cd9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1ced: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1cf7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1d01: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1d0b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x60
[CPP] READ: 0xc000 = 0x0
[CPP] [ERROR] in bank 3: expected 0xb003, got 0x0
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 1d1f: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0060
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 1d29: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[CPSDRAM] TIME 1d29: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 1d33: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xb003 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 1d47: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 1d51: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 1d65: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0xc000 DAT_I=0xb003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 1d6f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0

[CPP] === Performance Test ===
[CPP] WRITE: 0x2000 = 0xc000
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1de7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2000 DAT_I=0xc000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1df1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2004 = 0xc001
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1e05: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2004 DAT_I=0xc001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1e0f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2004 DAT_I=0xc001 DAT_O=0x0
[CPSDRAM] TIME 1e0f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xc000 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1e19: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1e2d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2004 DAT_I=0xc001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1e37: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1e41: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2004 DAT_I=0xc001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1e4b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2008 = 0xc002
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1e5f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2008 DAT_I=0xc002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1e69: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2008 DAT_I=0xc002 DAT_O=0x0
[CPSDRAM] TIME 1e69: SDRAM_CMD: WRITE BA=0 COL=0x4
[SDRAM] WRITE bank=0 col=0x004 data=0xc001 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1e73: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1e87: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2008 DAT_I=0xc002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1e91: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1e9b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2008 DAT_I=0xc002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1ea5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x200c = 0xc003
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1eb9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x200c DAT_I=0xc003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1ec3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x200c DAT_I=0xc003 DAT_O=0x0
[CPSDRAM] TIME 1ec3: SDRAM_CMD: WRITE BA=0 COL=0x8
[SDRAM] WRITE bank=0 col=0x008 data=0xc002 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1ecd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1ee1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x200c DAT_I=0xc003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1eeb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1ef5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x200c DAT_I=0xc003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1eff: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2010 = 0xc004
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1f13: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2010 DAT_I=0xc004 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1f1d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2010 DAT_I=0xc004 DAT_O=0x0
[CPSDRAM] TIME 1f1d: SDRAM_CMD: WRITE BA=0 COL=0xc
[SDRAM] WRITE bank=0 col=0x00c data=0xc003 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1f27: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1f3b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2010 DAT_I=0xc004 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1f45: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1f4f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2010 DAT_I=0xc004 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1f59: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2014 = 0xc005
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1f6d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2014 DAT_I=0xc005 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1f77: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2014 DAT_I=0xc005 DAT_O=0x0
[CPSDRAM] TIME 1f77: SDRAM_CMD: WRITE BA=0 COL=0x10
[SDRAM] WRITE bank=0 col=0x010 data=0xc004 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1f81: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1f95: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2014 DAT_I=0xc005 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1f9f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 1fa9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2014 DAT_I=0xc005 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 1fb3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2018 = 0xc006
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 1fc7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2018 DAT_I=0xc006 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 1fd1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2018 DAT_I=0xc006 DAT_O=0x0
[CPSDRAM] TIME 1fd1: SDRAM_CMD: WRITE BA=0 COL=0x14
[SDRAM] WRITE bank=0 col=0x014 data=0xc005 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 1fdb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 1fef: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2018 DAT_I=0xc006 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 1ff9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2003: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2018 DAT_I=0xc006 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 200d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x201c = 0xc007
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2021: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x201c DAT_I=0xc007 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 202b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x201c DAT_I=0xc007 DAT_O=0x0
[CPSDRAM] TIME 202b: SDRAM_CMD: WRITE BA=0 COL=0x18
[SDRAM] WRITE bank=0 col=0x018 data=0xc006 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2035: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2049: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x201c DAT_I=0xc007 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2053: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 205d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x201c DAT_I=0xc007 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2067: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2020 = 0xc008
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 207b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2020 DAT_I=0xc008 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2085: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2020 DAT_I=0xc008 DAT_O=0x0
[CPSDRAM] TIME 2085: SDRAM_CMD: WRITE BA=0 COL=0x1c
[SDRAM] WRITE bank=0 col=0x01c data=0xc007 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 208f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 20a3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2020 DAT_I=0xc008 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 20ad: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 20b7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2020 DAT_I=0xc008 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 20c1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2024 = 0xc009
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 20d5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2024 DAT_I=0xc009 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 20df: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2024 DAT_I=0xc009 DAT_O=0x0
[CPSDRAM] TIME 20df: SDRAM_CMD: WRITE BA=0 COL=0x20
[SDRAM] WRITE bank=0 col=0x020 data=0xc008 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 20e9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 20fd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2024 DAT_I=0xc009 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2107: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2111: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2024 DAT_I=0xc009 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 211b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2028 = 0xc00a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 212f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2028 DAT_I=0xc00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2139: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2028 DAT_I=0xc00a DAT_O=0x0
[CPSDRAM] TIME 2139: SDRAM_CMD: WRITE BA=0 COL=0x24
[SDRAM] WRITE bank=0 col=0x024 data=0xc009 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2143: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2157: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2028 DAT_I=0xc00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2161: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 216b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2028 DAT_I=0xc00a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2175: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x202c = 0xc00b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2189: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x202c DAT_I=0xc00b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2193: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x202c DAT_I=0xc00b DAT_O=0x0
[CPSDRAM] TIME 2193: SDRAM_CMD: WRITE BA=0 COL=0x28
[SDRAM] WRITE bank=0 col=0x028 data=0xc00a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 219d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 21b1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x202c DAT_I=0xc00b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 21bb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 21c5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x202c DAT_I=0xc00b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 21cf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2030 = 0xc00c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 21e3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2030 DAT_I=0xc00c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 21ed: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2030 DAT_I=0xc00c DAT_O=0x0
[CPSDRAM] TIME 21ed: SDRAM_CMD: WRITE BA=0 COL=0x2c
[SDRAM] WRITE bank=0 col=0x02c data=0xc00b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 21f7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 220b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2030 DAT_I=0xc00c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2215: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 221f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2030 DAT_I=0xc00c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2229: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2034 = 0xc00d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 223d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2034 DAT_I=0xc00d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2247: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2034 DAT_I=0xc00d DAT_O=0x0
[CPSDRAM] TIME 2247: SDRAM_CMD: WRITE BA=0 COL=0x30
[SDRAM] WRITE bank=0 col=0x030 data=0xc00c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2251: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2265: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2034 DAT_I=0xc00d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 226f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2279: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2034 DAT_I=0xc00d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2283: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2038 = 0xc00e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2297: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2038 DAT_I=0xc00e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 22a1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2038 DAT_I=0xc00e DAT_O=0x0
[CPSDRAM] TIME 22a1: SDRAM_CMD: WRITE BA=0 COL=0x34
[SDRAM] WRITE bank=0 col=0x034 data=0xc00d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 22ab: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 22bf: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2038 DAT_I=0xc00e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 22c9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 22d3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2038 DAT_I=0xc00e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 22dd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x203c = 0xc00f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 22f1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x203c DAT_I=0xc00f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 22fb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x203c DAT_I=0xc00f DAT_O=0x0
[CPSDRAM] TIME 22fb: SDRAM_CMD: WRITE BA=0 COL=0x38
[SDRAM] WRITE bank=0 col=0x038 data=0xc00e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2305: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2319: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x203c DAT_I=0xc00f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2323: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 232d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x203c DAT_I=0xc00f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2337: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2040 = 0xc010
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 234b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2040 DAT_I=0xc010 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2355: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2040 DAT_I=0xc010 DAT_O=0x0
[CPSDRAM] TIME 2355: SDRAM_CMD: WRITE BA=0 COL=0x3c
[SDRAM] WRITE bank=0 col=0x03c data=0xc00f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 235f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2373: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2040 DAT_I=0xc010 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 237d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2387: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2040 DAT_I=0xc010 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2391: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2044 = 0xc011
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 23a5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2044 DAT_I=0xc011 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 23af: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2044 DAT_I=0xc011 DAT_O=0x0
[CPSDRAM] TIME 23af: SDRAM_CMD: WRITE BA=0 COL=0x40
[SDRAM] WRITE bank=0 col=0x040 data=0xc010 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 23b9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 23cd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2044 DAT_I=0xc011 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 23d7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 23e1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2044 DAT_I=0xc011 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 23eb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2048 = 0xc012
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 23ff: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2048 DAT_I=0xc012 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2409: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2048 DAT_I=0xc012 DAT_O=0x0
[CPSDRAM] TIME 2409: SDRAM_CMD: WRITE BA=0 COL=0x44
[SDRAM] WRITE bank=0 col=0x044 data=0xc011 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2413: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2427: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2048 DAT_I=0xc012 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2431: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 243b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2048 DAT_I=0xc012 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2445: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x204c = 0xc013
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2459: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x204c DAT_I=0xc013 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2463: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x204c DAT_I=0xc013 DAT_O=0x0
[CPSDRAM] TIME 2463: SDRAM_CMD: WRITE BA=0 COL=0x48
[SDRAM] WRITE bank=0 col=0x048 data=0xc012 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 246d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2481: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x204c DAT_I=0xc013 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 248b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2495: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x204c DAT_I=0xc013 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 249f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2050 = 0xc014
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 24b3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2050 DAT_I=0xc014 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 24bd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2050 DAT_I=0xc014 DAT_O=0x0
[CPSDRAM] TIME 24bd: SDRAM_CMD: WRITE BA=0 COL=0x4c
[SDRAM] WRITE bank=0 col=0x04c data=0xc013 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 24c7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 24db: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2050 DAT_I=0xc014 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 24e5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 24ef: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2050 DAT_I=0xc014 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 24f9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2054 = 0xc015
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 250d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2054 DAT_I=0xc015 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2517: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2054 DAT_I=0xc015 DAT_O=0x0
[CPSDRAM] TIME 2517: SDRAM_CMD: WRITE BA=0 COL=0x50
[SDRAM] WRITE bank=0 col=0x050 data=0xc014 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2521: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2535: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2054 DAT_I=0xc015 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 253f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2549: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2054 DAT_I=0xc015 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2553: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2058 = 0xc016
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2567: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2058 DAT_I=0xc016 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2571: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2058 DAT_I=0xc016 DAT_O=0x0
[CPSDRAM] TIME 2571: SDRAM_CMD: WRITE BA=0 COL=0x54
[SDRAM] WRITE bank=0 col=0x054 data=0xc015 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 257b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 258f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2058 DAT_I=0xc016 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2599: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 25a3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2058 DAT_I=0xc016 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 25ad: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x205c = 0xc017
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 25c1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x205c DAT_I=0xc017 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 25cb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x205c DAT_I=0xc017 DAT_O=0x0
[CPSDRAM] TIME 25cb: SDRAM_CMD: WRITE BA=0 COL=0x58
[SDRAM] WRITE bank=0 col=0x058 data=0xc016 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 25d5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 25e9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x205c DAT_I=0xc017 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 25f3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 25fd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x205c DAT_I=0xc017 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2607: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2060 = 0xc018
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 261b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2060 DAT_I=0xc018 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2625: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2060 DAT_I=0xc018 DAT_O=0x0
[CPSDRAM] TIME 2625: SDRAM_CMD: WRITE BA=0 COL=0x5c
[SDRAM] WRITE bank=0 col=0x05c data=0xc017 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 262f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2643: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2060 DAT_I=0xc018 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 264d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2657: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2060 DAT_I=0xc018 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2661: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2064 = 0xc019
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2675: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2064 DAT_I=0xc019 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 267f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2064 DAT_I=0xc019 DAT_O=0x0
[CPSDRAM] TIME 267f: SDRAM_CMD: WRITE BA=0 COL=0x60
[SDRAM] WRITE bank=0 col=0x060 data=0xc018 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2689: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 269d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2064 DAT_I=0xc019 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 26a7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 26b1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2064 DAT_I=0xc019 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 26bb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2068 = 0xc01a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 26cf: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2068 DAT_I=0xc01a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 26d9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2068 DAT_I=0xc01a DAT_O=0x0
[CPSDRAM] TIME 26d9: SDRAM_CMD: WRITE BA=0 COL=0x64
[SDRAM] WRITE bank=0 col=0x064 data=0xc019 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 26e3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 26f7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2068 DAT_I=0xc01a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2701: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 270b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2068 DAT_I=0xc01a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2715: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x206c = 0xc01b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2729: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x206c DAT_I=0xc01b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2733: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x206c DAT_I=0xc01b DAT_O=0x0
[CPSDRAM] TIME 2733: SDRAM_CMD: WRITE BA=0 COL=0x68
[SDRAM] WRITE bank=0 col=0x068 data=0xc01a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 273d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2751: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x206c DAT_I=0xc01b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 275b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2765: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x206c DAT_I=0xc01b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 276f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2070 = 0xc01c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2783: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2070 DAT_I=0xc01c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 278d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2070 DAT_I=0xc01c DAT_O=0x0
[CPSDRAM] TIME 278d: SDRAM_CMD: WRITE BA=0 COL=0x6c
[SDRAM] WRITE bank=0 col=0x06c data=0xc01b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2797: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 27ab: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2070 DAT_I=0xc01c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 27b5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 27bf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2070 DAT_I=0xc01c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 27c9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2074 = 0xc01d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 27dd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2074 DAT_I=0xc01d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 27e7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2074 DAT_I=0xc01d DAT_O=0x0
[CPSDRAM] TIME 27e7: SDRAM_CMD: WRITE BA=0 COL=0x70
[SDRAM] WRITE bank=0 col=0x070 data=0xc01c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 27f1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2805: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2074 DAT_I=0xc01d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 280f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2819: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2074 DAT_I=0xc01d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2823: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2078 = 0xc01e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2837: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2078 DAT_I=0xc01e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2841: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2078 DAT_I=0xc01e DAT_O=0x0
[CPSDRAM] TIME 2841: SDRAM_CMD: WRITE BA=0 COL=0x74
[SDRAM] WRITE bank=0 col=0x074 data=0xc01d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 284b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 285f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2078 DAT_I=0xc01e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2869: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2873: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2078 DAT_I=0xc01e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 287d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x207c = 0xc01f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2891: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x207c DAT_I=0xc01f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 289b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x207c DAT_I=0xc01f DAT_O=0x0
[CPSDRAM] TIME 289b: SDRAM_CMD: WRITE BA=0 COL=0x78
[SDRAM] WRITE bank=0 col=0x078 data=0xc01e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 28a5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 28b9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x207c DAT_I=0xc01f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 28c3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 28cd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x207c DAT_I=0xc01f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 28d7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2080 = 0xc020
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 28eb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2080 DAT_I=0xc020 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 28f5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2080 DAT_I=0xc020 DAT_O=0x0
[CPSDRAM] TIME 28f5: SDRAM_CMD: WRITE BA=0 COL=0x7c
[SDRAM] WRITE bank=0 col=0x07c data=0xc01f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 28ff: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2913: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2080 DAT_I=0xc020 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 291d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2927: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2080 DAT_I=0xc020 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2931: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2084 = 0xc021
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2945: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2084 DAT_I=0xc021 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 294f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2084 DAT_I=0xc021 DAT_O=0x0
[CPSDRAM] TIME 294f: SDRAM_CMD: WRITE BA=0 COL=0x80
[SDRAM] WRITE bank=0 col=0x080 data=0xc020 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2959: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 296d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2084 DAT_I=0xc021 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2977: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2981: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2084 DAT_I=0xc021 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 298b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2088 = 0xc022
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 299f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2088 DAT_I=0xc022 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 29a9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2088 DAT_I=0xc022 DAT_O=0x0
[CPSDRAM] TIME 29a9: SDRAM_CMD: WRITE BA=0 COL=0x84
[SDRAM] WRITE bank=0 col=0x084 data=0xc021 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 29b3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 29c7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2088 DAT_I=0xc022 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 29d1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 29db: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2088 DAT_I=0xc022 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 29e5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x208c = 0xc023
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 29f9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x208c DAT_I=0xc023 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2a03: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x208c DAT_I=0xc023 DAT_O=0x0
[CPSDRAM] TIME 2a03: SDRAM_CMD: WRITE BA=0 COL=0x88
[SDRAM] WRITE bank=0 col=0x088 data=0xc022 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2a0d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2a21: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x208c DAT_I=0xc023 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2a2b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2a35: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x208c DAT_I=0xc023 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2a3f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2090 = 0xc024
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2a53: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2090 DAT_I=0xc024 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2a5d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2090 DAT_I=0xc024 DAT_O=0x0
[CPSDRAM] TIME 2a5d: SDRAM_CMD: WRITE BA=0 COL=0x8c
[SDRAM] WRITE bank=0 col=0x08c data=0xc023 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2a67: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2a7b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2090 DAT_I=0xc024 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2a85: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2a8f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2090 DAT_I=0xc024 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2a99: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2094 = 0xc025
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2aad: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2094 DAT_I=0xc025 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2ab7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2094 DAT_I=0xc025 DAT_O=0x0
[CPSDRAM] TIME 2ab7: SDRAM_CMD: WRITE BA=0 COL=0x90
[SDRAM] WRITE bank=0 col=0x090 data=0xc024 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2ac1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2ad5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2094 DAT_I=0xc025 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2adf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2ae9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2094 DAT_I=0xc025 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2af3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2098 = 0xc026
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2b07: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2098 DAT_I=0xc026 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2b11: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2098 DAT_I=0xc026 DAT_O=0x0
[CPSDRAM] TIME 2b11: SDRAM_CMD: WRITE BA=0 COL=0x94
[SDRAM] WRITE bank=0 col=0x094 data=0xc025 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2b1b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2b2f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2098 DAT_I=0xc026 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2b39: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2b43: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2098 DAT_I=0xc026 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2b4d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x209c = 0xc027
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2b61: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x209c DAT_I=0xc027 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2b6b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x209c DAT_I=0xc027 DAT_O=0x0
[CPSDRAM] TIME 2b6b: SDRAM_CMD: WRITE BA=0 COL=0x98
[SDRAM] WRITE bank=0 col=0x098 data=0xc026 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2b75: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2b89: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x209c DAT_I=0xc027 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2b93: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2b9d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x209c DAT_I=0xc027 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2ba7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20a0 = 0xc028
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2bbb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a0 DAT_I=0xc028 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2bc5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a0 DAT_I=0xc028 DAT_O=0x0
[CPSDRAM] TIME 2bc5: SDRAM_CMD: WRITE BA=0 COL=0x9c
[SDRAM] WRITE bank=0 col=0x09c data=0xc027 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2bcf: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2be3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a0 DAT_I=0xc028 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2bed: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2bf7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20a0 DAT_I=0xc028 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2c01: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20a4 = 0xc029
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2c15: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a4 DAT_I=0xc029 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2c1f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a4 DAT_I=0xc029 DAT_O=0x0
[CPSDRAM] TIME 2c1f: SDRAM_CMD: WRITE BA=0 COL=0xa0
[SDRAM] WRITE bank=0 col=0x0a0 data=0xc028 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2c29: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2c3d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a4 DAT_I=0xc029 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2c47: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2c51: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20a4 DAT_I=0xc029 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2c5b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20a8 = 0xc02a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2c6f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a8 DAT_I=0xc02a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2c79: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a8 DAT_I=0xc02a DAT_O=0x0
[CPSDRAM] TIME 2c79: SDRAM_CMD: WRITE BA=0 COL=0xa4
[SDRAM] WRITE bank=0 col=0x0a4 data=0xc029 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2c83: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2c97: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20a8 DAT_I=0xc02a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2ca1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2cab: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20a8 DAT_I=0xc02a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2cb5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20ac = 0xc02b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2cc9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ac DAT_I=0xc02b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2cd3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ac DAT_I=0xc02b DAT_O=0x0
[CPSDRAM] TIME 2cd3: SDRAM_CMD: WRITE BA=0 COL=0xa8
[SDRAM] WRITE bank=0 col=0x0a8 data=0xc02a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2cdd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2cf1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ac DAT_I=0xc02b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2cfb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2d05: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20ac DAT_I=0xc02b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2d0f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20b0 = 0xc02c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2d23: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b0 DAT_I=0xc02c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2d2d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b0 DAT_I=0xc02c DAT_O=0x0
[CPSDRAM] TIME 2d2d: SDRAM_CMD: WRITE BA=0 COL=0xac
[SDRAM] WRITE bank=0 col=0x0ac data=0xc02b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2d37: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2d4b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b0 DAT_I=0xc02c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2d55: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2d5f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20b0 DAT_I=0xc02c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2d69: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20b4 = 0xc02d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2d7d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b4 DAT_I=0xc02d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2d87: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b4 DAT_I=0xc02d DAT_O=0x0
[CPSDRAM] TIME 2d87: SDRAM_CMD: WRITE BA=0 COL=0xb0
[SDRAM] WRITE bank=0 col=0x0b0 data=0xc02c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2d91: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2da5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b4 DAT_I=0xc02d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2daf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2db9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20b4 DAT_I=0xc02d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2dc3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20b8 = 0xc02e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2dd7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b8 DAT_I=0xc02e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2de1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b8 DAT_I=0xc02e DAT_O=0x0
[CPSDRAM] TIME 2de1: SDRAM_CMD: WRITE BA=0 COL=0xb4
[SDRAM] WRITE bank=0 col=0x0b4 data=0xc02d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2deb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2dff: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20b8 DAT_I=0xc02e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2e09: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2e13: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20b8 DAT_I=0xc02e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2e1d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20bc = 0xc02f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2e31: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20bc DAT_I=0xc02f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2e3b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20bc DAT_I=0xc02f DAT_O=0x0
[CPSDRAM] TIME 2e3b: SDRAM_CMD: WRITE BA=0 COL=0xb8
[SDRAM] WRITE bank=0 col=0x0b8 data=0xc02e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2e45: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2e59: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20bc DAT_I=0xc02f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2e63: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2e6d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20bc DAT_I=0xc02f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2e77: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20c0 = 0xc030
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2e8b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c0 DAT_I=0xc030 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2e95: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c0 DAT_I=0xc030 DAT_O=0x0
[CPSDRAM] TIME 2e95: SDRAM_CMD: WRITE BA=0 COL=0xbc
[SDRAM] WRITE bank=0 col=0x0bc data=0xc02f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2e9f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2eb3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c0 DAT_I=0xc030 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2ebd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2ec7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20c0 DAT_I=0xc030 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2ed1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20c4 = 0xc031
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2ee5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c4 DAT_I=0xc031 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2eef: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c4 DAT_I=0xc031 DAT_O=0x0
[CPSDRAM] TIME 2eef: SDRAM_CMD: WRITE BA=0 COL=0xc0
[SDRAM] WRITE bank=0 col=0x0c0 data=0xc030 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2ef9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2f0d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c4 DAT_I=0xc031 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2f17: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2f21: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20c4 DAT_I=0xc031 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2f2b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20c8 = 0xc032
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2f3f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c8 DAT_I=0xc032 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2f49: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c8 DAT_I=0xc032 DAT_O=0x0
[CPSDRAM] TIME 2f49: SDRAM_CMD: WRITE BA=0 COL=0xc4
[SDRAM] WRITE bank=0 col=0x0c4 data=0xc031 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2f53: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2f67: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20c8 DAT_I=0xc032 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2f71: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2f7b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20c8 DAT_I=0xc032 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2f85: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20cc = 0xc033
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2f99: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20cc DAT_I=0xc033 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2fa3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20cc DAT_I=0xc033 DAT_O=0x0
[CPSDRAM] TIME 2fa3: SDRAM_CMD: WRITE BA=0 COL=0xc8
[SDRAM] WRITE bank=0 col=0x0c8 data=0xc032 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 2fad: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 2fc1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20cc DAT_I=0xc033 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 2fcb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 2fd5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20cc DAT_I=0xc033 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 2fdf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20d0 = 0xc034
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 2ff3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d0 DAT_I=0xc034 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 2ffd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d0 DAT_I=0xc034 DAT_O=0x0
[CPSDRAM] TIME 2ffd: SDRAM_CMD: WRITE BA=0 COL=0xcc
[SDRAM] WRITE bank=0 col=0x0cc data=0xc033 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3007: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 301b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d0 DAT_I=0xc034 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3025: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 302f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20d0 DAT_I=0xc034 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3039: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20d4 = 0xc035
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 304d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d4 DAT_I=0xc035 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3057: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d4 DAT_I=0xc035 DAT_O=0x0
[CPSDRAM] TIME 3057: SDRAM_CMD: WRITE BA=0 COL=0xd0
[SDRAM] WRITE bank=0 col=0x0d0 data=0xc034 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3061: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3075: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d4 DAT_I=0xc035 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 307f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3089: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20d4 DAT_I=0xc035 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3093: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20d8 = 0xc036
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 30a7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d8 DAT_I=0xc036 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 30b1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d8 DAT_I=0xc036 DAT_O=0x0
[CPSDRAM] TIME 30b1: SDRAM_CMD: WRITE BA=0 COL=0xd4
[SDRAM] WRITE bank=0 col=0x0d4 data=0xc035 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 30bb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 30cf: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20d8 DAT_I=0xc036 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 30d9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 30e3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20d8 DAT_I=0xc036 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 30ed: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20dc = 0xc037
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3101: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20dc DAT_I=0xc037 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 310b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20dc DAT_I=0xc037 DAT_O=0x0
[CPSDRAM] TIME 310b: SDRAM_CMD: WRITE BA=0 COL=0xd8
[SDRAM] WRITE bank=0 col=0x0d8 data=0xc036 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3115: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3129: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20dc DAT_I=0xc037 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3133: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 313d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20dc DAT_I=0xc037 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3147: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20e0 = 0xc038
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 315b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e0 DAT_I=0xc038 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3165: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e0 DAT_I=0xc038 DAT_O=0x0
[CPSDRAM] TIME 3165: SDRAM_CMD: WRITE BA=0 COL=0xdc
[SDRAM] WRITE bank=0 col=0x0dc data=0xc037 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 316f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3183: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e0 DAT_I=0xc038 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 318d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3197: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20e0 DAT_I=0xc038 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 31a1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20e4 = 0xc039
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 31b5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e4 DAT_I=0xc039 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 31bf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e4 DAT_I=0xc039 DAT_O=0x0
[CPSDRAM] TIME 31bf: SDRAM_CMD: WRITE BA=0 COL=0xe0
[SDRAM] WRITE bank=0 col=0x0e0 data=0xc038 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 31c9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 31dd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e4 DAT_I=0xc039 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 31e7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 31f1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20e4 DAT_I=0xc039 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 31fb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20e8 = 0xc03a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 320f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e8 DAT_I=0xc03a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3219: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e8 DAT_I=0xc03a DAT_O=0x0
[CPSDRAM] TIME 3219: SDRAM_CMD: WRITE BA=0 COL=0xe4
[SDRAM] WRITE bank=0 col=0x0e4 data=0xc039 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3223: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3237: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20e8 DAT_I=0xc03a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3241: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 324b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20e8 DAT_I=0xc03a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3255: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20ec = 0xc03b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3269: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ec DAT_I=0xc03b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3273: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ec DAT_I=0xc03b DAT_O=0x0
[CPSDRAM] TIME 3273: SDRAM_CMD: WRITE BA=0 COL=0xe8
[SDRAM] WRITE bank=0 col=0x0e8 data=0xc03a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 327d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3291: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20ec DAT_I=0xc03b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 329b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 32a5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20ec DAT_I=0xc03b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 32af: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20f0 = 0xc03c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 32c3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f0 DAT_I=0xc03c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 32cd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f0 DAT_I=0xc03c DAT_O=0x0
[CPSDRAM] TIME 32cd: SDRAM_CMD: WRITE BA=0 COL=0xec
[SDRAM] WRITE bank=0 col=0x0ec data=0xc03b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 32d7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 32eb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f0 DAT_I=0xc03c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 32f5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 32ff: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20f0 DAT_I=0xc03c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3309: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20f4 = 0xc03d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 331d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f4 DAT_I=0xc03d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3327: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f4 DAT_I=0xc03d DAT_O=0x0
[CPSDRAM] TIME 3327: SDRAM_CMD: WRITE BA=0 COL=0xf0
[SDRAM] WRITE bank=0 col=0x0f0 data=0xc03c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3331: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3345: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f4 DAT_I=0xc03d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 334f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3359: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20f4 DAT_I=0xc03d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3363: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20f8 = 0xc03e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3377: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f8 DAT_I=0xc03e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3381: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f8 DAT_I=0xc03e DAT_O=0x0
[CPSDRAM] TIME 3381: SDRAM_CMD: WRITE BA=0 COL=0xf4
[SDRAM] WRITE bank=0 col=0x0f4 data=0xc03d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 338b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 339f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20f8 DAT_I=0xc03e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 33a9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 33b3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20f8 DAT_I=0xc03e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 33bd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x20fc = 0xc03f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 33d1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20fc DAT_I=0xc03f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 33db: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20fc DAT_I=0xc03f DAT_O=0x0
[CPSDRAM] TIME 33db: SDRAM_CMD: WRITE BA=0 COL=0xf8
[SDRAM] WRITE bank=0 col=0x0f8 data=0xc03e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 33e5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 33f9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x20fc DAT_I=0xc03f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3403: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 340d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x20fc DAT_I=0xc03f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3417: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2100 = 0xc040
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 342b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2100 DAT_I=0xc040 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3435: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2100 DAT_I=0xc040 DAT_O=0x0
[CPSDRAM] TIME 3435: SDRAM_CMD: WRITE BA=0 COL=0xfc
[SDRAM] WRITE bank=0 col=0x0fc data=0xc03f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 343f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3453: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2100 DAT_I=0xc040 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 345d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3467: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2100 DAT_I=0xc040 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3471: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2104 = 0xc041
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3485: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2104 DAT_I=0xc041 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 348f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2104 DAT_I=0xc041 DAT_O=0x0
[CPSDRAM] TIME 348f: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xc040 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3499: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 34ad: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2104 DAT_I=0xc041 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 34b7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 34c1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2104 DAT_I=0xc041 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 34cb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2108 = 0xc042
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 34df: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2108 DAT_I=0xc042 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 34e9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2108 DAT_I=0xc042 DAT_O=0x0
[CPSDRAM] TIME 34e9: SDRAM_CMD: WRITE BA=0 COL=0x104
[SDRAM] WRITE bank=0 col=0x104 data=0xc041 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 34f3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3507: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2108 DAT_I=0xc042 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3511: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 351b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2108 DAT_I=0xc042 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3525: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x210c = 0xc043
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3539: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x210c DAT_I=0xc043 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3543: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x210c DAT_I=0xc043 DAT_O=0x0
[CPSDRAM] TIME 3543: SDRAM_CMD: WRITE BA=0 COL=0x108
[SDRAM] WRITE bank=0 col=0x108 data=0xc042 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 354d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3561: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x210c DAT_I=0xc043 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 356b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3575: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x210c DAT_I=0xc043 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 357f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2110 = 0xc044
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3593: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2110 DAT_I=0xc044 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 359d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2110 DAT_I=0xc044 DAT_O=0x0
[CPSDRAM] TIME 359d: SDRAM_CMD: WRITE BA=0 COL=0x10c
[SDRAM] WRITE bank=0 col=0x10c data=0xc043 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 35a7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 35bb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2110 DAT_I=0xc044 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 35c5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 35cf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2110 DAT_I=0xc044 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 35d9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2114 = 0xc045
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 35ed: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2114 DAT_I=0xc045 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 35f7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2114 DAT_I=0xc045 DAT_O=0x0
[CPSDRAM] TIME 35f7: SDRAM_CMD: WRITE BA=0 COL=0x110
[SDRAM] WRITE bank=0 col=0x110 data=0xc044 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3601: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3615: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2114 DAT_I=0xc045 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 361f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3629: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2114 DAT_I=0xc045 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3633: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2118 = 0xc046
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3647: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2118 DAT_I=0xc046 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3651: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2118 DAT_I=0xc046 DAT_O=0x0
[CPSDRAM] TIME 3651: SDRAM_CMD: WRITE BA=0 COL=0x114
[SDRAM] WRITE bank=0 col=0x114 data=0xc045 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 365b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 366f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2118 DAT_I=0xc046 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3679: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3683: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2118 DAT_I=0xc046 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 368d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x211c = 0xc047
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 36a1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x211c DAT_I=0xc047 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 36ab: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x211c DAT_I=0xc047 DAT_O=0x0
[CPSDRAM] TIME 36ab: SDRAM_CMD: WRITE BA=0 COL=0x118
[SDRAM] WRITE bank=0 col=0x118 data=0xc046 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 36b5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 36c9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x211c DAT_I=0xc047 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 36d3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 36dd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x211c DAT_I=0xc047 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 36e7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2120 = 0xc048
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 36fb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2120 DAT_I=0xc048 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3705: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2120 DAT_I=0xc048 DAT_O=0x0
[CPSDRAM] TIME 3705: SDRAM_CMD: WRITE BA=0 COL=0x11c
[SDRAM] WRITE bank=0 col=0x11c data=0xc047 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 370f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3723: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2120 DAT_I=0xc048 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 372d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3737: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2120 DAT_I=0xc048 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3741: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2124 = 0xc049
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3755: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2124 DAT_I=0xc049 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 375f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2124 DAT_I=0xc049 DAT_O=0x0
[CPSDRAM] TIME 375f: SDRAM_CMD: WRITE BA=0 COL=0x120
[SDRAM] WRITE bank=0 col=0x120 data=0xc048 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3769: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 377d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2124 DAT_I=0xc049 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3787: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3791: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2124 DAT_I=0xc049 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 379b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2128 = 0xc04a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 37af: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2128 DAT_I=0xc04a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 37b9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2128 DAT_I=0xc04a DAT_O=0x0
[CPSDRAM] TIME 37b9: SDRAM_CMD: WRITE BA=0 COL=0x124
[SDRAM] WRITE bank=0 col=0x124 data=0xc049 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 37c3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 37d7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2128 DAT_I=0xc04a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 37e1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 37eb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2128 DAT_I=0xc04a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 37f5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x212c = 0xc04b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3809: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x212c DAT_I=0xc04b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3813: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x212c DAT_I=0xc04b DAT_O=0x0
[CPSDRAM] TIME 3813: SDRAM_CMD: WRITE BA=0 COL=0x128
[SDRAM] WRITE bank=0 col=0x128 data=0xc04a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 381d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3831: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x212c DAT_I=0xc04b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 383b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3845: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x212c DAT_I=0xc04b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 384f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2130 = 0xc04c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3863: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2130 DAT_I=0xc04c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 386d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2130 DAT_I=0xc04c DAT_O=0x0
[CPSDRAM] TIME 386d: SDRAM_CMD: WRITE BA=0 COL=0x12c
[SDRAM] WRITE bank=0 col=0x12c data=0xc04b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3877: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 388b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2130 DAT_I=0xc04c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3895: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 389f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2130 DAT_I=0xc04c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 38a9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2134 = 0xc04d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 38bd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2134 DAT_I=0xc04d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 38c7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2134 DAT_I=0xc04d DAT_O=0x0
[CPSDRAM] TIME 38c7: SDRAM_CMD: WRITE BA=0 COL=0x130
[SDRAM] WRITE bank=0 col=0x130 data=0xc04c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 38d1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 38e5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2134 DAT_I=0xc04d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 38ef: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 38f9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2134 DAT_I=0xc04d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3903: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2138 = 0xc04e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3917: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2138 DAT_I=0xc04e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3921: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2138 DAT_I=0xc04e DAT_O=0x0
[CPSDRAM] TIME 3921: SDRAM_CMD: WRITE BA=0 COL=0x134
[SDRAM] WRITE bank=0 col=0x134 data=0xc04d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 392b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 393f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2138 DAT_I=0xc04e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3949: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3953: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2138 DAT_I=0xc04e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 395d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x213c = 0xc04f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3971: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x213c DAT_I=0xc04f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 397b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x213c DAT_I=0xc04f DAT_O=0x0
[CPSDRAM] TIME 397b: SDRAM_CMD: WRITE BA=0 COL=0x138
[SDRAM] WRITE bank=0 col=0x138 data=0xc04e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3985: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3999: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x213c DAT_I=0xc04f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 39a3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 39ad: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x213c DAT_I=0xc04f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 39b7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2140 = 0xc050
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 39cb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2140 DAT_I=0xc050 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 39d5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2140 DAT_I=0xc050 DAT_O=0x0
[CPSDRAM] TIME 39d5: SDRAM_CMD: WRITE BA=0 COL=0x13c
[SDRAM] WRITE bank=0 col=0x13c data=0xc04f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 39df: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 39f3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2140 DAT_I=0xc050 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 39fd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3a07: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2140 DAT_I=0xc050 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3a11: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2144 = 0xc051
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3a25: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2144 DAT_I=0xc051 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3a2f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2144 DAT_I=0xc051 DAT_O=0x0
[CPSDRAM] TIME 3a2f: SDRAM_CMD: WRITE BA=0 COL=0x140
[SDRAM] WRITE bank=0 col=0x140 data=0xc050 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3a39: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3a4d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2144 DAT_I=0xc051 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3a57: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3a61: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2144 DAT_I=0xc051 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3a6b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2148 = 0xc052
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3a7f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2148 DAT_I=0xc052 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3a89: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2148 DAT_I=0xc052 DAT_O=0x0
[CPSDRAM] TIME 3a89: SDRAM_CMD: WRITE BA=0 COL=0x144
[SDRAM] WRITE bank=0 col=0x144 data=0xc051 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3a93: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3aa7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2148 DAT_I=0xc052 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3ab1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3abb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2148 DAT_I=0xc052 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3ac5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x214c = 0xc053
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3ad9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x214c DAT_I=0xc053 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3ae3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x214c DAT_I=0xc053 DAT_O=0x0
[CPSDRAM] TIME 3ae3: SDRAM_CMD: WRITE BA=0 COL=0x148
[SDRAM] WRITE bank=0 col=0x148 data=0xc052 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3aed: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3b01: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x214c DAT_I=0xc053 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3b0b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3b15: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x214c DAT_I=0xc053 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3b1f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2150 = 0xc054
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3b33: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2150 DAT_I=0xc054 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3b3d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2150 DAT_I=0xc054 DAT_O=0x0
[CPSDRAM] TIME 3b3d: SDRAM_CMD: WRITE BA=0 COL=0x14c
[SDRAM] WRITE bank=0 col=0x14c data=0xc053 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3b47: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3b5b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2150 DAT_I=0xc054 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3b65: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3b6f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2150 DAT_I=0xc054 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3b79: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2154 = 0xc055
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3b8d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2154 DAT_I=0xc055 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3b97: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2154 DAT_I=0xc055 DAT_O=0x0
[CPSDRAM] TIME 3b97: SDRAM_CMD: WRITE BA=0 COL=0x150
[SDRAM] WRITE bank=0 col=0x150 data=0xc054 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3ba1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3bb5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2154 DAT_I=0xc055 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3bbf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3bc9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2154 DAT_I=0xc055 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3bd3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2158 = 0xc056
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3be7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2158 DAT_I=0xc056 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3bf1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2158 DAT_I=0xc056 DAT_O=0x0
[CPSDRAM] TIME 3bf1: SDRAM_CMD: WRITE BA=0 COL=0x154
[SDRAM] WRITE bank=0 col=0x154 data=0xc055 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3bfb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3c0f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2158 DAT_I=0xc056 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3c19: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3c23: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2158 DAT_I=0xc056 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3c2d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x215c = 0xc057
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3c41: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x215c DAT_I=0xc057 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3c4b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x215c DAT_I=0xc057 DAT_O=0x0
[CPSDRAM] TIME 3c4b: SDRAM_CMD: WRITE BA=0 COL=0x158
[SDRAM] WRITE bank=0 col=0x158 data=0xc056 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3c55: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3c69: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x215c DAT_I=0xc057 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3c73: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3c7d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x215c DAT_I=0xc057 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3c87: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2160 = 0xc058
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3c9b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2160 DAT_I=0xc058 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3ca5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2160 DAT_I=0xc058 DAT_O=0x0
[CPSDRAM] TIME 3ca5: SDRAM_CMD: WRITE BA=0 COL=0x15c
[SDRAM] WRITE bank=0 col=0x15c data=0xc057 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3caf: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3cc3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2160 DAT_I=0xc058 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3ccd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3cd7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2160 DAT_I=0xc058 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3ce1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2164 = 0xc059
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3cf5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2164 DAT_I=0xc059 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3cff: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2164 DAT_I=0xc059 DAT_O=0x0
[CPSDRAM] TIME 3cff: SDRAM_CMD: WRITE BA=0 COL=0x160
[SDRAM] WRITE bank=0 col=0x160 data=0xc058 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3d09: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3d1d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2164 DAT_I=0xc059 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3d27: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3d31: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2164 DAT_I=0xc059 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3d3b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2168 = 0xc05a
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3d4f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2168 DAT_I=0xc05a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3d59: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2168 DAT_I=0xc05a DAT_O=0x0
[CPSDRAM] TIME 3d59: SDRAM_CMD: WRITE BA=0 COL=0x164
[SDRAM] WRITE bank=0 col=0x164 data=0xc059 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3d63: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3d77: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2168 DAT_I=0xc05a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3d81: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3d8b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2168 DAT_I=0xc05a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3d95: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x216c = 0xc05b
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3da9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x216c DAT_I=0xc05b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3db3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x216c DAT_I=0xc05b DAT_O=0x0
[CPSDRAM] TIME 3db3: SDRAM_CMD: WRITE BA=0 COL=0x168
[SDRAM] WRITE bank=0 col=0x168 data=0xc05a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3dbd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3dd1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x216c DAT_I=0xc05b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3ddb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3de5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x216c DAT_I=0xc05b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3def: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2170 = 0xc05c
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3e03: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2170 DAT_I=0xc05c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3e0d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2170 DAT_I=0xc05c DAT_O=0x0
[CPSDRAM] TIME 3e0d: SDRAM_CMD: WRITE BA=0 COL=0x16c
[SDRAM] WRITE bank=0 col=0x16c data=0xc05b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3e17: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3e2b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2170 DAT_I=0xc05c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3e35: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3e3f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2170 DAT_I=0xc05c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3e49: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2174 = 0xc05d
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3e5d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2174 DAT_I=0xc05d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3e67: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2174 DAT_I=0xc05d DAT_O=0x0
[CPSDRAM] TIME 3e67: SDRAM_CMD: WRITE BA=0 COL=0x170
[SDRAM] WRITE bank=0 col=0x170 data=0xc05c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3e71: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3e85: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2174 DAT_I=0xc05d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3e8f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3e99: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2174 DAT_I=0xc05d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3ea3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2178 = 0xc05e
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3eb7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2178 DAT_I=0xc05e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3ec1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2178 DAT_I=0xc05e DAT_O=0x0
[CPSDRAM] TIME 3ec1: SDRAM_CMD: WRITE BA=0 COL=0x174
[SDRAM] WRITE bank=0 col=0x174 data=0xc05d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3ecb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3edf: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2178 DAT_I=0xc05e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3ee9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3ef3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2178 DAT_I=0xc05e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3efd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x217c = 0xc05f
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3f11: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x217c DAT_I=0xc05f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3f1b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x217c DAT_I=0xc05f DAT_O=0x0
[CPSDRAM] TIME 3f1b: SDRAM_CMD: WRITE BA=0 COL=0x178
[SDRAM] WRITE bank=0 col=0x178 data=0xc05e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3f25: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3f39: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x217c DAT_I=0xc05f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3f43: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3f4d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x217c DAT_I=0xc05f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3f57: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2180 = 0xc060
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3f6b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2180 DAT_I=0xc060 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3f75: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2180 DAT_I=0xc060 DAT_O=0x0
[CPSDRAM] TIME 3f75: SDRAM_CMD: WRITE BA=0 COL=0x17c
[SDRAM] WRITE bank=0 col=0x17c data=0xc05f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3f7f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3f93: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2180 DAT_I=0xc060 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3f9d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 3fa7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2180 DAT_I=0xc060 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 3fb1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2184 = 0xc061
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 3fc5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2184 DAT_I=0xc061 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 3fcf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2184 DAT_I=0xc061 DAT_O=0x0
[CPSDRAM] TIME 3fcf: SDRAM_CMD: WRITE BA=0 COL=0x180
[SDRAM] WRITE bank=0 col=0x180 data=0xc060 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 3fd9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 3fed: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2184 DAT_I=0xc061 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 3ff7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4001: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2184 DAT_I=0xc061 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 400b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x2188 = 0xc062
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 401f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2188 DAT_I=0xc062 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4029: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2188 DAT_I=0xc062 DAT_O=0x0
[CPSDRAM] TIME 4029: SDRAM_CMD: WRITE BA=0 COL=0x184
[SDRAM] WRITE bank=0 col=0x184 data=0xc061 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4033: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4047: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x2188 DAT_I=0xc062 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4051: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 405b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x2188 DAT_I=0xc062 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4065: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] WRITE: 0x218c = 0xc063
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4079: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x218c DAT_I=0xc063 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4083: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x218c DAT_I=0xc063 DAT_O=0x0
[CPSDRAM] TIME 4083: SDRAM_CMD: WRITE BA=0 COL=0x188
[SDRAM] WRITE bank=0 col=0x188 data=0xc062 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 408d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 40a1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x218c DAT_I=0xc063 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 40ab: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 40b5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x218c DAT_I=0xc063 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 40bf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x10
[CPP] Performance: 64 operations in 22ec cycles
[CPP] Time per operation: 89.4 cycles

[CPP] === Stress Test ===
[CPP] WRITE: 0x3000 = 0xd000
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 40d3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0010
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 40dd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[CPSDRAM] TIME 40dd: SDRAM_CMD: WRITE BA=0 COL=0x18c
[SDRAM] WRITE bank=0 col=0x18c data=0xc063 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 40e7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 40fb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4105: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 410f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4119: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 412d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4137: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[CPSDRAM] TIME 4137: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd000 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4141: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4155: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 415f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4169: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4173: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3000 expected 0xd000 got 0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 4187: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 4191: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[CPSDRAM] TIME 4191: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 419b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xd000 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 41af: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 41b9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 41cd: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd000 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 41d7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x3100 = 0xd001
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 437b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3100 DAT_I=0xd001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4385: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4399: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd001 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 43a3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd001 DAT_O=0x0
[CPSDRAM] TIME 43a3: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd001 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 43ad: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 43c1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd001 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 43cb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 43d5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3100 DAT_I=0xd001 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 43df: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3100 expected 0xd001 got 0x0
[CPP] WRITE: 0x3200 = 0xd002
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 43f3: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 43fd: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[CPSDRAM] TIME 43fd: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4407: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd001 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 441b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4425: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4439: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4443: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 444d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4457: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 446b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4475: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[CPSDRAM] TIME 4475: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd002 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 447f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4493: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 449d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 44a7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3200 DAT_I=0xd002 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 44b1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3200 expected 0xd002 got 0x0
[CPP] WRITE: 0x3300 = 0xd003
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 44c5: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 44cf: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[CPSDRAM] TIME 44cf: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 44d9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd002 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 44ed: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 44f7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 450b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4515: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 451f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4529: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 453d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4547: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[CPSDRAM] TIME 4547: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd003 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4551: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4565: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 456f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4579: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3300 DAT_I=0xd003 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4583: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3300 expected 0xd003 got 0x0
[CPP] WRITE: 0x3400 = 0xd004
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4597: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 45a1: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[CPSDRAM] TIME 45a1: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 45ab: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd003 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 45bf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 45c9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 45dd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 45e7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 45f1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 45fb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 460f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4619: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[CPSDRAM] TIME 4619: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd004 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4623: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4637: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4641: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 464b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3400 DAT_I=0xd004 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4655: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3400 expected 0xd004 got 0x0
[CPP] WRITE: 0x3500 = 0xd005
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4669: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4673: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[CPSDRAM] TIME 4673: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 467d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd004 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4691: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 469b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 46af: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 46b9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 46c3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 46cd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 46e1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 46eb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[CPSDRAM] TIME 46eb: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd005 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 46f5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4709: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4713: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 471d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3500 DAT_I=0xd005 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4727: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3500 expected 0xd005 got 0x0
[CPP] WRITE: 0x3600 = 0xd006
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 473b: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4745: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[CPSDRAM] TIME 4745: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 474f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd005 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4763: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 476d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4781: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 478b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4795: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 479f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 47b3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 47bd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[CPSDRAM] TIME 47bd: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd006 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 47c7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 47db: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 47e5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 47ef: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3600 DAT_I=0xd006 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 47f9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3600 expected 0xd006 got 0x0
[CPP] WRITE: 0x3700 = 0xd007
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 480d: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4817: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[CPSDRAM] TIME 4817: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4821: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd006 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4835: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 483f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4853: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 485d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4867: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4871: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4885: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 488f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[CPSDRAM] TIME 488f: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd007 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4899: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 48ad: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 48b7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 48c1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3700 DAT_I=0xd007 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 48cb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3700 expected 0xd007 got 0x0
[CPP] WRITE: 0x3800 = 0xd008
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 48df: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 48e9: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[CPSDRAM] TIME 48e9: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 48f3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd007 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4907: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4911: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4925: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 492f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4939: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4943: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4957: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4961: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[CPSDRAM] TIME 4961: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd008 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 496b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 497f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4989: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4993: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3800 DAT_I=0xd008 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 499d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3800 expected 0xd008 got 0x0
[CPP] WRITE: 0x3900 = 0xd009
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 49b1: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 49bb: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[CPSDRAM] TIME 49bb: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 49c5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd008 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 49d9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 49e3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 49f7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4a01: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4a0b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4a15: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4a29: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4a33: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[CPSDRAM] TIME 4a33: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd009 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4a3d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4a51: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4a5b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4a65: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3900 DAT_I=0xd009 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4a6f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3900 expected 0xd009 got 0x0
[CPP] WRITE: 0x3a00 = 0xd00a
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4a83: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4a8d: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[CPSDRAM] TIME 4a8d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4a97: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd009 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4aab: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4ab5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4ac9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4ad3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4add: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4ae7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4afb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4b05: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[CPSDRAM] TIME 4b05: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd00a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4b0f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4b23: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4b2d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4b37: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4b41: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3a00 expected 0xd00a got 0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 4b55: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 4b5f: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[CPSDRAM] TIME 4b5f: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 4b69: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xd00a (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 4b7d: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 4b87: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 4b9b: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd00a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 4ba5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x3b00 = 0xd00b
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4d49: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3b00 DAT_I=0xd00b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4d53: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4d67: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd00b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4d71: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd00b DAT_O=0x0
[CPSDRAM] TIME 4d71: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd00b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4d7b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4d8f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd00b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4d99: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4da3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3b00 DAT_I=0xd00b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4dad: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3b00 expected 0xd00b got 0x0
[CPP] WRITE: 0x3c00 = 0xd00c
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4dc1: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4dcb: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[CPSDRAM] TIME 4dcb: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4dd5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd00b (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4de9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4df3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4e07: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4e11: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4e1b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4e25: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4e39: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4e43: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[CPSDRAM] TIME 4e43: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd00c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4e4d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4e61: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4e6b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4e75: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3c00 DAT_I=0xd00c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4e7f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3c00 expected 0xd00c got 0x0
[CPP] WRITE: 0x3d00 = 0xd00d
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4e93: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4e9d: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[CPSDRAM] TIME 4e9d: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4ea7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd00c (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4ebb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4ec5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4ed9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4ee3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4eed: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4ef7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4f0b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4f15: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[CPSDRAM] TIME 4f15: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd00d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4f1f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4f33: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4f3d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4f47: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3d00 DAT_I=0xd00d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4f51: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3d00 expected 0xd00d got 0x0
[CPP] WRITE: 0x3e00 = 0xd00e
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4f65: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 4f6f: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[CPSDRAM] TIME 4f6f: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 4f79: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd00d (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 4f8d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4f97: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 4fab: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 4fb5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 4fbf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 4fc9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 4fdd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 4fe7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[CPSDRAM] TIME 4fe7: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd00e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 4ff1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5005: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 500f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5019: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3e00 DAT_I=0xd00e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5023: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3e00 expected 0xd00e got 0x0
[CPP] WRITE: 0x3f00 = 0xd00f
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5037: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5041: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[CPSDRAM] TIME 5041: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 504b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd00e (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 505f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5069: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 507d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5087: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5091: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 509b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 50af: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 50b9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[CPSDRAM] TIME 50b9: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd00f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 50c3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 50d7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 50e1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 50eb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3f00 DAT_I=0xd00f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 50f5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3f00 expected 0xd00f got 0x0
[CPP] WRITE: 0x3000 = 0xd010
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5109: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5113: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[CPSDRAM] TIME 5113: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 511d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd00f (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5131: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 513b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 514f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5159: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5163: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 516d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5181: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 518b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[CPSDRAM] TIME 518b: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd010 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5195: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 51a9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 51b3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 51bd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3000 DAT_I=0xd010 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 51c7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3000 expected 0xd010 got 0x0
[CPP] WRITE: 0x3100 = 0xd011
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 51db: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 51e5: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[CPSDRAM] TIME 51e5: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 51ef: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd010 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5203: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 520d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5221: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 522b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5235: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 523f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5253: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 525d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[CPSDRAM] TIME 525d: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd011 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5267: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 527b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5285: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 528f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3100 DAT_I=0xd011 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5299: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3100 expected 0xd011 got 0x0
[CPP] WRITE: 0x3200 = 0xd012
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 52ad: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 52b7: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[CPSDRAM] TIME 52b7: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 52c1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd011 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 52d5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 52df: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 52f3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 52fd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5307: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5311: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5325: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 532f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[CPSDRAM] TIME 532f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd012 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5339: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 534d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5357: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5361: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3200 DAT_I=0xd012 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 536b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3200 expected 0xd012 got 0x0
[CPP] WRITE: 0x3300 = 0xd013
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 537f: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5389: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[CPSDRAM] TIME 5389: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5393: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd012 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 53a7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 53b1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 53c5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 53cf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 53d9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 53e3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 53f7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5401: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[CPSDRAM] TIME 5401: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd013 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 540b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 541f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5429: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5433: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3300 DAT_I=0xd013 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 543d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3300 expected 0xd013 got 0x0
[CPP] WRITE: 0x3400 = 0xd014
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5451: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 545b: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[CPSDRAM] TIME 545b: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5465: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd013 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5479: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5483: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5497: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 54a1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 54ab: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 54b5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 54c9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 54d3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[CPSDRAM] TIME 54d3: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd014 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 54dd: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 54f1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 54fb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5505: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 550f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3400 expected 0xd014 got 0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 5523: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 552d: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[CPSDRAM] TIME 552d: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 5537: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xd014 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 554b: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 5555: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 5569: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd014 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 5573: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x3500 = 0xd015
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5717: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3500 DAT_I=0xd015 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5721: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5735: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd015 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 573f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd015 DAT_O=0x0
[CPSDRAM] TIME 573f: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd015 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5749: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 575d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd015 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5767: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5771: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3500 DAT_I=0xd015 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 577b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3500 expected 0xd015 got 0x0
[CPP] WRITE: 0x3600 = 0xd016
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 578f: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5799: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[CPSDRAM] TIME 5799: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 57a3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd015 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 57b7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 57c1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 57d5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 57df: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 57e9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 57f3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5807: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5811: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[CPSDRAM] TIME 5811: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd016 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 581b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 582f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5839: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5843: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3600 DAT_I=0xd016 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 584d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3600 expected 0xd016 got 0x0
[CPP] WRITE: 0x3700 = 0xd017
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5861: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 586b: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[CPSDRAM] TIME 586b: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5875: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd016 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5889: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5893: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 58a7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 58b1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 58bb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 58c5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 58d9: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 58e3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[CPSDRAM] TIME 58e3: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd017 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 58ed: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5901: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 590b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5915: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3700 DAT_I=0xd017 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 591f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3700 expected 0xd017 got 0x0
[CPP] WRITE: 0x3800 = 0xd018
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5933: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 593d: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[CPSDRAM] TIME 593d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5947: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd017 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 595b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5965: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5979: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5983: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 598d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5997: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 59ab: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 59b5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[CPSDRAM] TIME 59b5: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd018 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 59bf: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 59d3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 59dd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 59e7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3800 DAT_I=0xd018 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 59f1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3800 expected 0xd018 got 0x0
[CPP] WRITE: 0x3900 = 0xd019
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5a05: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5a0f: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[CPSDRAM] TIME 5a0f: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5a19: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd018 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5a2d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5a37: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5a4b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5a55: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5a5f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5a69: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5a7d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5a87: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[CPSDRAM] TIME 5a87: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd019 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5a91: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5aa5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5aaf: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5ab9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3900 DAT_I=0xd019 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5ac3: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3900 expected 0xd019 got 0x0
[CPP] WRITE: 0x3a00 = 0xd01a
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5ad7: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5ae1: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[CPSDRAM] TIME 5ae1: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5aeb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd019 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5aff: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5b09: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5b1d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5b27: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5b31: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5b3b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5b4f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5b59: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[CPSDRAM] TIME 5b59: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd01a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5b63: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5b77: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5b81: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5b8b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3a00 DAT_I=0xd01a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5b95: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3a00 expected 0xd01a got 0x0
[CPP] WRITE: 0x3b00 = 0xd01b
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5ba9: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5bb3: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[CPSDRAM] TIME 5bb3: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5bbd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd01a (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5bd1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5bdb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5bef: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5bf9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5c03: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5c0d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5c21: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5c2b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[CPSDRAM] TIME 5c2b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd01b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5c35: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5c49: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5c53: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5c5d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3b00 DAT_I=0xd01b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5c67: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3b00 expected 0xd01b got 0x0
[CPP] WRITE: 0x3c00 = 0xd01c
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5c7b: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5c85: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[CPSDRAM] TIME 5c85: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5c8f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd01b (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5ca3: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5cad: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5cc1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5ccb: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5cd5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5cdf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5cf3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5cfd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[CPSDRAM] TIME 5cfd: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd01c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5d07: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5d1b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5d25: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5d2f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3c00 DAT_I=0xd01c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5d39: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3c00 expected 0xd01c got 0x0
[CPP] WRITE: 0x3d00 = 0xd01d
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5d4d: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5d57: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[CPSDRAM] TIME 5d57: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5d61: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd01c (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5d75: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5d7f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5d93: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5d9d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5da7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5db1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5dc5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5dcf: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[CPSDRAM] TIME 5dcf: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd01d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5dd9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5ded: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5df7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5e01: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3d00 DAT_I=0xd01d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5e0b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3d00 expected 0xd01d got 0x0
[CPP] WRITE: 0x3e00 = 0xd01e
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5e1f: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 5e29: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[CPSDRAM] TIME 5e29: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 5e33: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd01d (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 5e47: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5e51: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5e65: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5e6f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5e79: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5e83: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 5e97: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 5ea1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[CPSDRAM] TIME 5ea1: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd01e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 5eab: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 5ebf: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 5ec9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 5ed3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 5edd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3e00 expected 0xd01e got 0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 5ef1: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 5efb: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[CPSDRAM] TIME 5efb: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 5f05: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xd01e (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 5f19: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 5f23: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 5f37: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd01e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 5f41: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x3f00 = 0xd01f
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 60e5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3f00 DAT_I=0xd01f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 60ef: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6103: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd01f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 610d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd01f DAT_O=0x0
[CPSDRAM] TIME 610d: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd01f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6117: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 612b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd01f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6135: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 613f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3f00 DAT_I=0xd01f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6149: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3f00 expected 0xd01f got 0x0
[CPP] WRITE: 0x3000 = 0xd020
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 615d: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6167: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[CPSDRAM] TIME 6167: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6171: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd01f (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6185: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 618f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 61a3: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 61ad: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 61b7: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 61c1: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 61d5: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 61df: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[CPSDRAM] TIME 61df: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd020 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 61e9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 61fd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6207: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6211: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3000 DAT_I=0xd020 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 621b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3000 expected 0xd020 got 0x0
[CPP] WRITE: 0x3100 = 0xd021
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 622f: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6239: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[CPSDRAM] TIME 6239: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6243: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd020 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6257: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6261: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6275: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 627f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6289: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6293: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 62a7: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 62b1: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[CPSDRAM] TIME 62b1: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd021 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 62bb: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 62cf: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 62d9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 62e3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3100 DAT_I=0xd021 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 62ed: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3100 expected 0xd021 got 0x0
[CPP] WRITE: 0x3200 = 0xd022
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6301: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 630b: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[CPSDRAM] TIME 630b: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6315: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd021 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6329: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6333: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6347: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6351: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 635b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6365: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6379: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6383: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[CPSDRAM] TIME 6383: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd022 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 638d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 63a1: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 63ab: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 63b5: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3200 DAT_I=0xd022 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 63bf: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3200 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3200 expected 0xd022 got 0x0
[CPP] WRITE: 0x3300 = 0xd023
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 63d3: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 63dd: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[CPSDRAM] TIME 63dd: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 63e7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd022 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 63fb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6405: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6419: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6423: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 642d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6437: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 644b: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6455: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[CPSDRAM] TIME 6455: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd023 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 645f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6473: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 647d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6487: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3300 DAT_I=0xd023 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6491: SDRAM_CMD: ACTIVATE BA=0 ROW=0x19
[CPP] READ: 0x3300 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3300 expected 0xd023 got 0x0
[CPP] WRITE: 0x3400 = 0xd024
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 64a5: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0019
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 64af: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[CPSDRAM] TIME 64af: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 64b9: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd023 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 64cd: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 64d7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 64eb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 64f5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 64ff: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6509: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 651d: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6527: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[CPSDRAM] TIME 6527: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd024 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6531: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6545: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 654f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6559: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3400 DAT_I=0xd024 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6563: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3400 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3400 expected 0xd024 got 0x0
[CPP] WRITE: 0x3500 = 0xd025
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6577: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6581: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[CPSDRAM] TIME 6581: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 658b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd024 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 659f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 65a9: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 65bd: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 65c7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 65d1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 65db: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 65ef: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 65f9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[CPSDRAM] TIME 65f9: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd025 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6603: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6617: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6621: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 662b: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3500 DAT_I=0xd025 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6635: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1a
[CPP] READ: 0x3500 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3500 expected 0xd025 got 0x0
[CPP] WRITE: 0x3600 = 0xd026
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6649: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001a
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6653: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[CPSDRAM] TIME 6653: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 665d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd025 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6671: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 667b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 668f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6699: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 66a3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 66ad: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 66c1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 66cb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[CPSDRAM] TIME 66cb: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd026 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 66d5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 66e9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 66f3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 66fd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3600 DAT_I=0xd026 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6707: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3600 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3600 expected 0xd026 got 0x0
[CPP] WRITE: 0x3700 = 0xd027
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 671b: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6725: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[CPSDRAM] TIME 6725: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 672f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd026 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6743: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 674d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6761: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 676b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6775: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 677f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6793: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 679d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[CPSDRAM] TIME 679d: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd027 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 67a7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 67bb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 67c5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 67cf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3700 DAT_I=0xd027 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 67d9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1b
[CPP] READ: 0x3700 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3700 expected 0xd027 got 0x0
[CPP] WRITE: 0x3800 = 0xd028
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 67ed: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001b
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 67f7: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[CPSDRAM] TIME 67f7: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6801: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd027 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6815: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 681f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6833: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 683d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6847: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6851: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6865: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 686f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[CPSDRAM] TIME 686f: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd028 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6879: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 688d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6897: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 68a1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 68ab: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3800 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3800 expected 0xd028 got 0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=1
[CPCTRL] TIME 68bf: STATE=2 | READ1        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=2
[CPCTRL] TIME 68c9: STATE=3 | READ2        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[CPSDRAM] TIME 68c9: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPSDRAM] TIME 68d3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[SDRAM] DATA OUT: 0xd028 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=3
[CPCTRL] TIME 68e7: STATE=5 | PRECHARGE   | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPSDRAM] TIME 68f1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=5
[CPCTRL] TIME 6905: STATE=0 | IDLE        | WB: CYC=0 STB=0 ACK=0 WE=0 | ADDR=0x3800 DAT_I=0xd028 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPSDRAM] TIME 690f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=0, wb_stb_i=0, state=0
[CPP] WRITE: 0x3900 = 0xd029
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6ab3: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3900 DAT_I=0xd029 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6abd: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6ad1: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd029 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6adb: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd029 DAT_O=0x0
[CPSDRAM] TIME 6adb: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd029 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6ae5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6af9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3900 DAT_I=0xd029 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6b03: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6b0d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3900 DAT_I=0xd029 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6b17: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1c
[CPP] READ: 0x3900 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3900 expected 0xd029 got 0x0
[CPP] WRITE: 0x3a00 = 0xd02a
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6b2b: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001c
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6b35: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[CPSDRAM] TIME 6b35: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6b3f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd029 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6b53: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6b5d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6b71: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6b7b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6b85: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6b8f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6ba3: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6bad: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[CPSDRAM] TIME 6bad: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd02a (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6bb7: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6bcb: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6bd5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6bdf: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3a00 DAT_I=0xd02a DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6be9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3a00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3a00 expected 0xd02a got 0x0
[CPP] WRITE: 0x3b00 = 0xd02b
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6bfd: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6c07: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[CPSDRAM] TIME 6c07: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6c11: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02a (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6c25: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6c2f: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6c43: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6c4d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6c57: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6c61: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6c75: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6c7f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[CPSDRAM] TIME 6c7f: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd02b (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6c89: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6c9d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6ca7: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6cb1: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3b00 DAT_I=0xd02b DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6cbb: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1d
[CPP] READ: 0x3b00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3b00 expected 0xd02b got 0x0
[CPP] WRITE: 0x3c00 = 0xd02c
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6ccf: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001d
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6cd9: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[CPSDRAM] TIME 6cd9: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6ce3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02b (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6cf7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6d01: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6d15: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6d1f: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6d29: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6d33: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6d47: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6d51: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[CPSDRAM] TIME 6d51: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd02c (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6d5b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6d6f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6d79: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6d83: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3c00 DAT_I=0xd02c DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6d8d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3c00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3c00 expected 0xd02c got 0x0
[CPP] WRITE: 0x3d00 = 0xd02d
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6da1: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6dab: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[CPSDRAM] TIME 6dab: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6db5: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02c (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6dc9: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6dd3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6de7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6df1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6dfb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6e05: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6e19: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6e23: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[CPSDRAM] TIME 6e23: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd02d (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6e2d: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6e41: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6e4b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6e55: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3d00 DAT_I=0xd02d DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6e5f: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1e
[CPP] READ: 0x3d00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3d00 expected 0xd02d got 0x0
[CPP] WRITE: 0x3e00 = 0xd02e
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6e73: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001e
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6e7d: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[CPSDRAM] TIME 6e7d: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6e87: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02d (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6e9b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6ea5: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6eb9: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6ec3: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6ecd: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6ed7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6eeb: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6ef5: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[CPSDRAM] TIME 6ef5: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd02e (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6eff: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6f13: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6f1d: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6f27: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3e00 DAT_I=0xd02e DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6f31: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3e00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3e00 expected 0xd02e got 0x0
[CPP] WRITE: 0x3f00 = 0xd02f
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6f45: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 6f4f: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[CPSDRAM] TIME 6f4f: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 6f59: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02e (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 6f6d: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6f77: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6f8b: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6f95: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6f9f: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 6fa9: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 6fbd: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 6fc7: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[CPSDRAM] TIME 6fc7: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd02f (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 6fd1: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 6fe5: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 6fef: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 6ff9: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3f00 DAT_I=0xd02f DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 7003: SDRAM_CMD: ACTIVATE BA=0 ROW=0x1f
[CPP] READ: 0x3f00 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3f00 expected 0xd02f got 0x0
[CPP] WRITE: 0x3000 = 0xd030
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 7017: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x001f
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 7021: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[CPSDRAM] TIME 7021: SDRAM_CMD: READ BA=0 COL=0x100
[SDRAM] READ bank=0 col=0x100
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 702b: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd02f (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 703f: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 7049: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 705d: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 7067: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 7071: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 707b: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 708f: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 7099: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[CPSDRAM] TIME 7099: SDRAM_CMD: WRITE BA=0 COL=0x0
[SDRAM] WRITE bank=0 col=0x000 data=0xd030 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 70a3: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 70b7: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 70c1: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 70cb: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3000 DAT_I=0xd030 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 70d5: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3000 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3000 expected 0xd030 got 0x0
[CPP] WRITE: 0x3100 = 0xd031
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 70e9: STATE=2 | READ1        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_READ
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=2
[CPCTRL] TIME 70f3: STATE=3 | READ2        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[CPSDRAM] TIME 70f3: SDRAM_CMD: READ BA=0 COL=0x0
[SDRAM] READ bank=0 col=0x000
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPSDRAM] TIME 70fd: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[SDRAM] DATA OUT: 0xd030 (latency=2)
[SDRAMCTRL] STATE_READ2
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=3
[CPCTRL] TIME 7111: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 711b: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 712f: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=1 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 7139: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 7143: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=1 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 714d: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPCTRL] TIME 7161: STATE=4 | WRITE       | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAM] ACTIVE bank=0 row=0x0018
[SDRAMCTRL] STATE_WRITE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=4
[CPCTRL] TIME 716b: STATE=5 | PRECHARGE   | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[CPSDRAM] TIME 716b: SDRAM_CMD: WRITE BA=0 COL=0x100
[SDRAM] WRITE bank=0 col=0x100 data=0xd031 (dqm=0x0)
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPSDRAM] TIME 7175: SDRAM_CMD: PRECHARGE
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_PRECHARGE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=5
[CPCTRL] TIME 7189: STATE=0 | IDLE        | WB: CYC=1 STB=1 ACK=0 WE=0 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAM] PRECHARGE bank=0
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPSDRAM] TIME 7193: SDRAM_CMD: NOP
[SDRAMCTRL] STATE_IDLE 
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=0
[CPCTRL] TIME 719d: STATE=1 | ACTIVATE    | WB: CYC=1 STB=1 ACK=1 WE=0 | ADDR=0x3100 DAT_I=0xd031 DAT_O=0x0
[SDRAMCTRL] STATE_ACTIVATE
[SDRAMCTRL] WISHBONE wb_cyc_i=1, wb_stb_i=1, state=1
[CPSDRAM] TIME 71a7: SDRAM_CMD: ACTIVATE BA=0 ROW=0x18
[CPP] READ: 0x3100 = 0x0
[CPP] [ERROR] STRESS TEST: 0x3100 expected 0xd031 got 0x0

[CPP] === Test Complete ===
[CPP] Total simulation time: 71ac cycles
[CPP] VCD trace saved to: sdram_ctrl_advanced.vcd
[CPP] Test finished.
