Warning (10268): Verilog HDL information at PROCESS_O_DATA.v(145): always construct contains both blocking and non-blocking assignments File: D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v Line: 145
Info (10281): Verilog HDL Declaration information at top_module.v(24): object "CLK" differs only in case from object "clk" in the same scope File: D:/Digital chipset design/FFT_DSPA/top_module.v Line: 24
Info (10281): Verilog HDL Declaration information at top_module.v(25): object "RST_N" differs only in case from object "rst_n" in the same scope File: D:/Digital chipset design/FFT_DSPA/top_module.v Line: 25
Info (10281): Verilog HDL Declaration information at top_module.v(47): object "invert_addr" differs only in case from object "INVERT_ADDR" in the same scope File: D:/Digital chipset design/FFT_DSPA/top_module.v Line: 47
