0.7
2020.2
May  7 2023
15:24:31
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/alu.v,1727454817,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/mycpu_top.v,1727454803,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/regfile.v,,mycpu_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/regfile.v,1724761491,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v,,regfile,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/tools.v,1724761491,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v,1727230326,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v,1727230326,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/mycpu_top.v,,confreg,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v,1727230326,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/tools.v,,soc_lite_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,1727454826,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1727454826,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1727454830,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/div_gen_signed/sim/div_gen_signed.vhd,1727454844,vhdl,,,,div_gen_signed,,,,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/div_gen_unsigned/sim/div_gen_unsigned.vhd,1727454841,vhdl,,,,div_gen_unsigned,,,,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1727454839,verilog,,D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/myCPU/alu.v,,inst_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/VScode/course/ca-lab/prj3/exp10/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v,1727230326,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
