// Seed: 514065717
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    output wire id_5,
    input wor id_6,
    output supply0 id_7
);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9
);
  wor  id_11;
  tri  id_12 = id_0 ? (1'o0) : 1;
  wire id_13;
  assign id_11 = 1'h0;
  assign id_12 = id_0;
  tri0 id_14;
  assign id_12 = id_3;
  assign id_13 = id_13;
  assign id_12 = id_14;
  wire id_15;
  tri  id_16;
  assign id_16 = 1;
  always id_11 = {id_12, 1};
  module_0 modCall_1 (
      id_12,
      id_11,
      id_2,
      id_11,
      id_14,
      id_14,
      id_12,
      id_14
  );
endmodule
