int cx8800_vbi_fmt (struct file *file, void *priv,\r\nstruct v4l2_format *f)\r\n{\r\nstruct cx8800_fh *fh = priv;\r\nstruct cx8800_dev *dev = fh->dev;\r\nf->fmt.vbi.samples_per_line = VBI_LINE_LENGTH;\r\nf->fmt.vbi.sample_format = V4L2_PIX_FMT_GREY;\r\nf->fmt.vbi.offset = 244;\r\nf->fmt.vbi.count[0] = VBI_LINE_COUNT;\r\nf->fmt.vbi.count[1] = VBI_LINE_COUNT;\r\nif (dev->core->tvnorm & V4L2_STD_525_60) {\r\nf->fmt.vbi.sampling_rate = 28636363;\r\nf->fmt.vbi.start[0] = 10;\r\nf->fmt.vbi.start[1] = 273;\r\n} else if (dev->core->tvnorm & V4L2_STD_625_50) {\r\nf->fmt.vbi.sampling_rate = 35468950;\r\nf->fmt.vbi.start[0] = 7 -1;\r\nf->fmt.vbi.start[1] = 319 -1;\r\n}\r\nreturn 0;\r\n}\r\nstatic int cx8800_start_vbi_dma(struct cx8800_dev *dev,\r\nstruct cx88_dmaqueue *q,\r\nstruct cx88_buffer *buf)\r\n{\r\nstruct cx88_core *core = dev->core;\r\ncx88_sram_channel_setup(dev->core, &cx88_sram_channels[SRAM_CH24],\r\nbuf->vb.width, buf->risc.dma);\r\ncx_write(MO_VBOS_CONTROL, ( (1 << 18) |\r\n(1 << 15) |\r\n(1 << 11) ));\r\ncx_write(MO_VBI_GPCNTRL, GP_COUNT_CONTROL_RESET);\r\nq->count = 1;\r\ncx_set(MO_PCI_INTMSK, core->pci_irqmask | PCI_INT_VIDINT);\r\ncx_set(MO_VID_INTMSK, 0x0f0088);\r\ncx_set(VID_CAPTURE_CONTROL,0x18);\r\ncx_set(MO_DEV_CNTRL2, (1<<5));\r\ncx_set(MO_VID_DMACNTRL, 0x88);\r\nreturn 0;\r\n}\r\nint cx8800_stop_vbi_dma(struct cx8800_dev *dev)\r\n{\r\nstruct cx88_core *core = dev->core;\r\ncx_clear(MO_VID_DMACNTRL, 0x88);\r\ncx_clear(VID_CAPTURE_CONTROL,0x18);\r\ncx_clear(MO_PCI_INTMSK, PCI_INT_VIDINT);\r\ncx_clear(MO_VID_INTMSK, 0x0f0088);\r\nreturn 0;\r\n}\r\nint cx8800_restart_vbi_queue(struct cx8800_dev *dev,\r\nstruct cx88_dmaqueue *q)\r\n{\r\nstruct cx88_buffer *buf;\r\nif (list_empty(&q->active))\r\nreturn 0;\r\nbuf = list_entry(q->active.next, struct cx88_buffer, vb.queue);\r\ndprintk(2,"restart_queue [%p/%d]: restart dma\n",\r\nbuf, buf->vb.i);\r\ncx8800_start_vbi_dma(dev, q, buf);\r\nlist_for_each_entry(buf, &q->active, vb.queue)\r\nbuf->count = q->count++;\r\nmod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);\r\nreturn 0;\r\n}\r\nvoid cx8800_vbi_timeout(unsigned long data)\r\n{\r\nstruct cx8800_dev *dev = (struct cx8800_dev*)data;\r\nstruct cx88_core *core = dev->core;\r\nstruct cx88_dmaqueue *q = &dev->vbiq;\r\nstruct cx88_buffer *buf;\r\nunsigned long flags;\r\ncx88_sram_channel_dump(dev->core, &cx88_sram_channels[SRAM_CH24]);\r\ncx_clear(MO_VID_DMACNTRL, 0x88);\r\ncx_clear(VID_CAPTURE_CONTROL, 0x18);\r\nspin_lock_irqsave(&dev->slock,flags);\r\nwhile (!list_empty(&q->active)) {\r\nbuf = list_entry(q->active.next, struct cx88_buffer, vb.queue);\r\nlist_del(&buf->vb.queue);\r\nbuf->vb.state = VIDEOBUF_ERROR;\r\nwake_up(&buf->vb.done);\r\nprintk("%s/0: [%p/%d] timeout - dma=0x%08lx\n", dev->core->name,\r\nbuf, buf->vb.i, (unsigned long)buf->risc.dma);\r\n}\r\ncx8800_restart_vbi_queue(dev,q);\r\nspin_unlock_irqrestore(&dev->slock,flags);\r\n}\r\nstatic int\r\nvbi_setup(struct videobuf_queue *q, unsigned int *count, unsigned int *size)\r\n{\r\n*size = VBI_LINE_COUNT * VBI_LINE_LENGTH * 2;\r\nif (0 == *count)\r\n*count = vbibufs;\r\nif (*count < 2)\r\n*count = 2;\r\nif (*count > 32)\r\n*count = 32;\r\nreturn 0;\r\n}\r\nstatic int\r\nvbi_prepare(struct videobuf_queue *q, struct videobuf_buffer *vb,\r\nenum v4l2_field field)\r\n{\r\nstruct cx8800_fh *fh = q->priv_data;\r\nstruct cx8800_dev *dev = fh->dev;\r\nstruct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);\r\nunsigned int size;\r\nint rc;\r\nsize = VBI_LINE_COUNT * VBI_LINE_LENGTH * 2;\r\nif (0 != buf->vb.baddr && buf->vb.bsize < size)\r\nreturn -EINVAL;\r\nif (VIDEOBUF_NEEDS_INIT == buf->vb.state) {\r\nstruct videobuf_dmabuf *dma=videobuf_to_dma(&buf->vb);\r\nbuf->vb.width = VBI_LINE_LENGTH;\r\nbuf->vb.height = VBI_LINE_COUNT;\r\nbuf->vb.size = size;\r\nbuf->vb.field = V4L2_FIELD_SEQ_TB;\r\nif (0 != (rc = videobuf_iolock(q,&buf->vb,NULL)))\r\ngoto fail;\r\ncx88_risc_buffer(dev->pci, &buf->risc,\r\ndma->sglist,\r\n0, buf->vb.width * buf->vb.height,\r\nbuf->vb.width, 0,\r\nbuf->vb.height);\r\n}\r\nbuf->vb.state = VIDEOBUF_PREPARED;\r\nreturn 0;\r\nfail:\r\ncx88_free_buffer(q,buf);\r\nreturn rc;\r\n}\r\nstatic void\r\nvbi_queue(struct videobuf_queue *vq, struct videobuf_buffer *vb)\r\n{\r\nstruct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);\r\nstruct cx88_buffer *prev;\r\nstruct cx8800_fh *fh = vq->priv_data;\r\nstruct cx8800_dev *dev = fh->dev;\r\nstruct cx88_dmaqueue *q = &dev->vbiq;\r\nbuf->risc.jmp[0] = cpu_to_le32(RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC);\r\nbuf->risc.jmp[1] = cpu_to_le32(q->stopper.dma);\r\nif (list_empty(&q->active)) {\r\nlist_add_tail(&buf->vb.queue,&q->active);\r\ncx8800_start_vbi_dma(dev, q, buf);\r\nbuf->vb.state = VIDEOBUF_ACTIVE;\r\nbuf->count = q->count++;\r\nmod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);\r\ndprintk(2,"[%p/%d] vbi_queue - first active\n",\r\nbuf, buf->vb.i);\r\n} else {\r\nprev = list_entry(q->active.prev, struct cx88_buffer, vb.queue);\r\nlist_add_tail(&buf->vb.queue,&q->active);\r\nbuf->vb.state = VIDEOBUF_ACTIVE;\r\nbuf->count = q->count++;\r\nprev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);\r\ndprintk(2,"[%p/%d] buffer_queue - append to active\n",\r\nbuf, buf->vb.i);\r\n}\r\n}\r\nstatic void vbi_release(struct videobuf_queue *q, struct videobuf_buffer *vb)\r\n{\r\nstruct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);\r\ncx88_free_buffer(q,buf);\r\n}
