* ******************************************************************************

* iCEcube Report

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:38:54

* File Generated:     Jun 19 2017 01:38:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE5LP
    Device:        iCE5LP2K
    Package:       SG48

Design statistics:
------------------
    FFs:                  23
    LUTs:                 31
    RAMs:                 0
    IOBs:                 1
    GBs:                  0
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               1
    LFOSCs:               0
    RGB_DRVs:             0
    IR_DRVs:              0
    LED_DRV_CURs:         0
    LEDD_IPs:             0
    DSPs:                 0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 31/2048
        Combinational Logic Cells: 8        out of   2048      0.390625%
        Sequential Logic Cells:    23       out of   2048      1.12305%
        Logic Tiles:               7        out of   440       1.59091%
    Registers: 
        Logic Registers:           23       out of   2048      1.12305%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        1        out of   1         100%
    LFOSCs:                        0        out of   1         0%
    RGB_DRVs:                      0        out of   1         0%
    IR_DRVs:                       0        out of   1         0%
    LED_DRV_CURs:                  0        out of   1         0%
    LEDD_IPs:                      0        out of   1         0%
    DSPs:                          0        out of   4         0%
    Pins:
        Input Pins:                0        out of   39        0%
        Output Pins:               1        out of   39        2.5641%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                0        out of   8         0%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 0        out of   17        0%
    Bank 2: 1        out of   22        4.54545%

Detailed I/O Info:
------------------
    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    48          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  o_led  

