<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_KPSDK_CODE/hal/sim/fsl_sim_hal.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_b7ac37f54e8a27fdc1725a3ee8aaa04f.html">TARGET_KPSDK_CODE</a></li><li class="navelem"><a class="el" href="dir_9f52966abe3ff666756fc6385c708658.html">hal</a></li><li class="navelem"><a class="el" href="dir_e078d46144c77ba02c91af988efbb8d8.html">sim</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fsl_sim_hal.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fsl__sim__hal_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *   list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   other materials provided with the distribution.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *   contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   software without specific prior written permission.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#if !defined(__FSL_SIM_HAL_H__)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __FSL_SIM_HAL_H__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;fsl_device_registers.h&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;fsl_sim_features.h&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> _clock_names {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;   <span class="comment">/* default clocks*/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;   kCoreClock,                         </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;   kSystemClock,                       </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;   kPlatformClock,                     </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;   kBusClock,                          </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;   kFlexBusClock,                      </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;   kFlashClock,                        </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   <span class="comment">/* other internal clocks used by peripherals*/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   <span class="comment">/* osc clock*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;   kOsc32kClock,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;   kOsc0ErClock,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;   kOsc1ErClock,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;   <span class="comment">/* irc 48Mhz clock */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;   kIrc48mClock,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;   <span class="comment">/* rtc clock*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;   kRtc32kClock,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;   kRtc1hzClock,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;   <span class="comment">/* lpo clcok*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;   kLpoClock,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;   <span class="comment">/* mcg clocks*/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;   kMcgFfClock,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;   kMcgFllClock,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;   kMcgPll0Clock,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   kMcgPll1Clock,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;   kMcgOutClock,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   kMcgIrClock,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   <span class="comment">/* constant clocks (provided in other header files?)*/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;   kSDHC0_CLKIN,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   kENET_1588_CLKIN,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;   kEXTAL_Clock,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   kEXTAL1_Clock,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   kUSB_CLKIN,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   <span class="comment">/* reserved value*/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;   kReserved,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;   kClockNameCount</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;} clock_names_t;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga77ad0e23383945c5b3e677455627c0fe">   96</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga77ad0e23383945c5b3e677455627c0fe">_clock_source_names</a> {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    kClockNfcSrc,                   <span class="comment">/* NFCSRC*/</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    kClockEsdhcSrc,                 <span class="comment">/* ESDHCSRC K70*/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    kClockSdhcSrc,                  <span class="comment">/* SDHCSRC  K64*/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    kClockLcdcSrc,                  <span class="comment">/* LCDCSRC*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    kClockTimeSrc,                  <span class="comment">/* TIMESRC*/</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    kClockRmiiSrc,                  <span class="comment">/* RMIISRC*/</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    kClockUsbfSrc,                  <span class="comment">/* USBFSRC  K70*/</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    kClockUsbSrc,                   <span class="comment">/* USBSRC   K64, KL25, KV31, and K22*/</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    kClockUsbhSrc,                  <span class="comment">/* USBHSRC*/</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    kClockUart0Src,                 <span class="comment">/* UART0SRC*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    kClockLpuartSrc,                <span class="comment">/* LPUARTSRC K22, KV31 */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    kClockTpmSrc,                   <span class="comment">/* TPMSRC*/</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    kClockOsc32kSel,                <span class="comment">/* OSC32KSEL*/</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    kClockUsbfSel,                  <span class="comment">/* USBF_CLKSEL*/</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    kClockPllfllSel,                <span class="comment">/* PLLFLLSEL*/</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    kClockNfcSel,                   <span class="comment">/* NFC_CLKSEL*/</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    kClockLcdcSel,                  <span class="comment">/* LCDC_CLKSEL*/</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    kClockTraceSel,                 <span class="comment">/* TRACE_CLKSEL*/</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    kClockClkoutSel,                <span class="comment">/* CLKOUTSEL*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    kClockRtcClkoutSel,             <span class="comment">/* RTCCLKOUTSEL */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    kClockSourceMax</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;} <a class="code" href="group__sim__hal.html#ga9c9127c1f219ab5bfb55d7041124a8bf">clock_source_names_t</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga48bb70d28e353a255009c5762b248970">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga48bb70d28e353a255009c5762b248970">_clock_divider_names</a> {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    kClockDividerOutdiv1,           <span class="comment">/* OUTDIV1*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    kClockDividerOutdiv2,           <span class="comment">/* OUTDIV2*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    kClockDividerOutdiv3,           <span class="comment">/* OUTDIV3*/</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    kClockDividerOutdiv4,           <span class="comment">/* OUTDIV4*/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    kClockDividerUsbFrac,           <span class="comment">/* (USBFRAC + 1) / (USBDIV + 1)*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    kClockDividerUsbDiv,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    kClockDividerUsbfsFrac,         <span class="comment">/* (USBFSFRAC + 1) / (USBFSDIV) + 1)*/</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    kClockDividerUsbfsDiv,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    kClockDividerUsbhsFrac,         <span class="comment">/* (USBHSFRAC + 1) / (USBHSDIV + 1)*/</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    kClockDividerUsbhsDiv,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    kClockDividerLcdcFrac,          <span class="comment">/* (LCDCFRAC + 1) / (LCDCDIV + 1)*/</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    kClockDividerLcdcDiv,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    kClockDividerNfcFrac,           <span class="comment">/* (NFCFRAC + 1) / (NFCDIV + 1)*/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    kClockDividerNfcDiv,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    kClockDividerSpecial1,          <span class="comment">/* special divider 1*/</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    kClockDividerMax</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;} <a class="code" href="group__sim__hal.html#ga51a225b8eb0e0d00e7911b3603d7caa2">clock_divider_names_t</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gae03f4921f897f628aacaae2aa34a9519">  141</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gae03f4921f897f628aacaae2aa34a9519">_sim_usbsstby_stop</a></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    kSimUsbsstbyNoRegulator,        <span class="comment">/* regulator not in standby during Stop modes */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    kSimUsbsstbyWithRegulator       <span class="comment">/* regulator in standby during Stop modes */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="group__sim__hal.html#ga3e6c7010d80a822f8224ce7bdc525576">sim_usbsstby_stop_t</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga7fafd70d9012b3c106f260e4e169fbfe">  148</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga7fafd70d9012b3c106f260e4e169fbfe">_sim_usbvstby_stop</a></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    kSimUsbvstbyNoRegulator,        <span class="comment">/* regulator not in standby during VLPR and VLPW modes */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    kSimUsbvstbyWithRegulator       <span class="comment">/* regulator in standby during VLPR and VLPW modes */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;} <a class="code" href="group__sim__hal.html#ga640e85f65b3412e5ce73dcf90c577bd2">sim_usbvstby_stop_t</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga14707db7ac1696ba5f3b08dafd1f9b53">  155</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga14707db7ac1696ba5f3b08dafd1f9b53">_sim_cmtuartpad_strengh</a></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    kSimCmtuartSinglePad,           <span class="comment">/* Single-pad drive strength for CMT IRO or UART0_TXD */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    kSimCmtuartDualPad              <span class="comment">/* Dual-pad drive strength for CMT IRO or UART0_TXD */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} <a class="code" href="group__sim__hal.html#gab8bdf691986599480d4d7963712d7bb5">sim_cmtuartpad_strengh_t</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gaaef010423e66cdbe22eb1e01a1feec4b">  162</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gaaef010423e66cdbe22eb1e01a1feec4b">_sim_ptd7pad_strengh</a></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    kSimPtd7padSinglePad,           <span class="comment">/* Single-pad drive strength for PTD7 */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    kSimPtd7padDualPad              <span class="comment">/* Dual-pad drive strength for PTD7 */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;} <a class="code" href="group__sim__hal.html#ga81b5576d77b577cbc03bd57c6653b2ca">sim_ptd7pad_strengh_t</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga840826a29859bd88dd2acf9e1512f936">  169</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga840826a29859bd88dd2acf9e1512f936">_sim_flexbus_security_level</a></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    kSimFbslLevel0,                 <span class="comment">/* All off-chip accesses (op code and data) via the FlexBus */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                    <span class="comment">/* and DDR controller are disallowed */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    kSimFbslLevel1,                 <span class="comment">/* Undefined */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    kSimFbslLevel2,                 <span class="comment">/* Off-chip op code accesses are disallowed. Data accesses */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                    <span class="comment">/* are allowed */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    kSimFbslLevel3                  <span class="comment">/* Off-chip op code accesses and data accesses are allowed */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} <a class="code" href="group__sim__hal.html#ga7302462a5c3005311de845c17aab6971">sim_flexbus_security_level_t</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gae8f567aabf54ce80c9dc4def4ad2fa21">  180</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gae8f567aabf54ce80c9dc4def4ad2fa21">_sim_pretrgsel</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    kSimAdcPretrgselA,              <span class="comment">/* Pre-trigger A selected for ADCx */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    kSimAdcPretrgselB               <span class="comment">/* Pre-trigger B selected for ADCx */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="group__sim__hal.html#ga507a628a553fa85c2e2180012220d88e">sim_pretrgsel_t</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga54baea382a34e3448223fe9625e0d126">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga54baea382a34e3448223fe9625e0d126">_sim_trgsel</a></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    kSimAdcTrgselExt,               <span class="comment">/* External trigger */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    kSimAdcTrgSelHighSpeedComp0,    <span class="comment">/* High speed comparator 0 asynchronous interrupt */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    kSimAdcTrgSelHighSpeedComp1,    <span class="comment">/* High speed comparator 1 asynchronous interrupt */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    kSimAdcTrgSelHighSpeedComp2,    <span class="comment">/* High speed comparator 2 asynchronous interrupt */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    kSimAdcTrgSelPit0,              <span class="comment">/* PIT trigger 0 */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    kSimAdcTrgSelPit1,              <span class="comment">/* PIT trigger 1 */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    kSimAdcTrgSelPit2,              <span class="comment">/* PIT trigger 2 */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    kSimAdcTrgSelPit3,              <span class="comment">/* PIT trigger 3 */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    kSimAdcTrgSelFtm0,              <span class="comment">/* FTM0 trigger */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    kSimAdcTrgSelFtm1,              <span class="comment">/* FTM1 trigger */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    kSimAdcTrgSelFtm2,              <span class="comment">/* FTM2 trigger */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    kSimAdcTrgSelFtm3,              <span class="comment">/* FTM3 trigger */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    kSimAdcTrgSelRtcAlarm,          <span class="comment">/* RTC alarm */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    kSimAdcTrgSelRtcSec,            <span class="comment">/* RTC seconds */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    kSimAdcTrgSelLptimer,           <span class="comment">/* Low-power timer trigger */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    kSimAdcTrgSelHigSpeedComp3      <span class="comment">/* High speed comparator 3 asynchronous interrupt */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;} <a class="code" href="group__sim__hal.html#ga5bd34cf2c7d81265882d1b79534b43c0">sim_trgsel_t</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gaeb8ae2e1a56a4095cc8a137be3760917">  208</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gaeb8ae2e1a56a4095cc8a137be3760917">_sim_uart_rxsrc</a></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    kSimUartRxsrcPin,               <span class="comment">/* UARTx_RX Pin */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    kSimUartRxsrcCmp0,              <span class="comment">/* CMP0 */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    kSimUartRxsrcCmp1,              <span class="comment">/* CMP1 */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    kSimUartRxsrcReserved           <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;} <a class="code" href="group__sim__hal.html#gab6fb25254f344eecbd4c71ff1254c6d0">sim_uart_rxsrc_t</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gac2baf3c3f9f2c2cb016fd88de79a400b">  217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gac2baf3c3f9f2c2cb016fd88de79a400b">_sim_uart_txsrc</a></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    kSimUartTxsrcPin,               <span class="comment">/* UARTx_TX Pin */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    kSimUartTxsrcCmp0,              <span class="comment">/* UARTx_TX pin modulated with FTM1 channel 0 output */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    kSimUartTxsrcCmp1,              <span class="comment">/* UARTx_TX pin modulated with FTM2 channel 0 output */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    kSimUartTxsrcReserved           <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <a class="code" href="group__sim__hal.html#gaed9f8dc3d5b7d57cc35c192ef9ea30cb">sim_uart_txsrc_t</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga8f96c79e1fb5ece73bc80a330714de84">  226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga8f96c79e1fb5ece73bc80a330714de84">_sim_ftm_trg_src</a></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    kSimFtmTrgSrc0,                 <span class="comment">/* FlexTimer x trigger y select 0 */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    kSimFtmTrgSrc1                  <span class="comment">/* FlexTimer x trigger y select 1 */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;} <a class="code" href="group__sim__hal.html#ga51391f8c8388e0b84b93bbded825d57b">sim_ftm_trg_src_t</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga5edbf6726ed48c8c0973f02fb20eb224">  233</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga5edbf6726ed48c8c0973f02fb20eb224">_sim_ftm_clk_sel</a></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    kSimFtmClkSel0,                 <span class="comment">/* FTM CLKIN0 pin. */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    kSimFtmClkSel1                  <span class="comment">/* FTM CLKIN1 pin. */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <a class="code" href="group__sim__hal.html#ga553da71353180a7044fe2b2c2bc7456e">sim_ftm_clk_sel_t</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga1fbcdea9dba7be70b6f169af27855bba">  240</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga1fbcdea9dba7be70b6f169af27855bba">_sim_ftm_ch_src</a></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    kSimFtmChSrc0,                 <span class="comment">/* See RM for details of each selection for each channel */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    kSimFtmChSrc1,                 <span class="comment">/* See RM for details of each selection for each channel */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    kSimFtmChSrc2,                 <span class="comment">/* See RM for details of each selection for each channel */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    kSimFtmChSrc3                  <span class="comment">/* See RM for details of each selection for each channel */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;} <a class="code" href="group__sim__hal.html#ga1b870891313d5b9c55d2d32be3453231">sim_ftm_ch_src_t</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__sim__hal.html#gad0a1375efffd7a8c2b2cfba7abd9a43a">  249</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#gad0a1375efffd7a8c2b2cfba7abd9a43a">_sim_ftm_flt_sel</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    kSimFtmFltSel0,                 <span class="comment">/* FlexTimer x fault y select 0 */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    kSimFtmFltSel1                  <span class="comment">/* FlexTimer x fault y select 1 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="group__sim__hal.html#ga5f1270e40e152e6fa6f9b845fb8f5bc3">sim_ftm_flt_sel_t</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga38d7486974495e036b31f1b2662225f7">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga38d7486974495e036b31f1b2662225f7">_sim_tpm_clk_sel</a></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    kSimTpmClkSel0,                 <span class="comment">/* Timer/PWM TPM_CLKIN0 pin. */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    kSimTpmClkSel1                  <span class="comment">/* Timer/PWM TPM_CLKIN1 pin. */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;} <a class="code" href="group__sim__hal.html#gaaae3e3d207612ecbfc7d9fb15f393bd9">sim_tpm_clk_sel_t</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga7f8a5b4e3d3de690cd1881172e726fb5">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga7f8a5b4e3d3de690cd1881172e726fb5">_sim_tpm_ch_src</a></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    kSimTpmChSrc0,                 <span class="comment">/* TPMx_CH0 signal */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    kSimTpmChSrc1                  <span class="comment">/* CMP0 output */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="group__sim__hal.html#ga82807d4d46060b2abab884b3bd335b29">sim_tpm_ch_src_t</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__sim__hal.html#ga3a1d5c9d6e79932e64f798c04fae38fd">  270</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__sim__hal.html#ga3a1d5c9d6e79932e64f798c04fae38fd">_sim_hal_status</a> {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    kSimHalSuccess,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    kSimHalFail,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    kSimHalNoSuchModule,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    kSimHalNoSuchClockSrc,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    kSimHalNoSuchDivider</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;} <a class="code" href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structClockNameConfig.html">  279</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structClockNameConfig.html">ClockNameConfig</a> {</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structClockNameConfig.html#a5bee173b4b267afb9c0f752417728cdc">  280</a></span>&#160;    <span class="keywordtype">bool</span>                            <a class="code" href="structClockNameConfig.html#a5bee173b4b267afb9c0f752417728cdc">useOtherRefClock</a>;     </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structClockNameConfig.html#a12d858bf0eb237aff5836b3c45157237">  281</a></span>&#160;    clock_names_t                   <a class="code" href="structClockNameConfig.html#a12d858bf0eb237aff5836b3c45157237">otherRefClockName</a>;    </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structClockNameConfig.html#a365617b29f3d6bfb0a8998fd5f468398">  282</a></span>&#160;    <a class="code" href="group__sim__hal.html#ga51a225b8eb0e0d00e7911b3603d7caa2">clock_divider_names_t</a>           <a class="code" href="structClockNameConfig.html#a365617b29f3d6bfb0a8998fd5f468398">dividerName</a>;          </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="group__sim__hal.html#ga0d84063eacefa134ba3be72a9c70222c">clock_name_config_t</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="structClockNameConfig.html">clock_name_config_t</a> <a class="code" href="group__sim__hal.html#gaea8903216c2956a8f1a48dda0ddeaffc">kClockNameConfigTable</a>[];</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * API</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<a class="code" href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a> <a class="code" href="group__sim__hal.html#ga1cbc3930bced80e4db49e5865f3c8cec">CLOCK_HAL_SetSource</a>(uint32_t baseAddr, <a class="code" href="group__sim__hal.html#ga9c9127c1f219ab5bfb55d7041124a8bf">clock_source_names_t</a> clockSource, uint8_t setting);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<a class="code" href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a> <a class="code" href="group__sim__hal.html#ga9efee2869120ab9cd7862501d88b4883">CLOCK_HAL_GetSource</a>(uint32_t baseAddr, <a class="code" href="group__sim__hal.html#ga9c9127c1f219ab5bfb55d7041124a8bf">clock_source_names_t</a> clockSource, </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            uint8_t *setting);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<a class="code" href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a> <a class="code" href="group__sim__hal.html#ga8093fcb014483c7b7a37b21c46290af7">CLOCK_HAL_SetDivider</a>(uint32_t baseAddr, <a class="code" href="group__sim__hal.html#ga51a225b8eb0e0d00e7911b3603d7caa2">clock_divider_names_t</a> clockDivider, </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                             uint32_t setting);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#ga302e0b15c1f073aa8b36e5e76aa3a219">CLOCK_HAL_SetOutDividers</a>(uint32_t baseAddr, uint32_t outdiv1, uint32_t outdiv2,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                      uint32_t outdiv3, uint32_t outdiv4);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<a class="code" href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a> <a class="code" href="group__sim__hal.html#ga6337f73b64becb7fed810b37551b3496">CLOCK_HAL_GetDivider</a>(uint32_t baseAddr, <a class="code" href="group__sim__hal.html#ga51a225b8eb0e0d00e7911b3603d7caa2">clock_divider_names_t</a> clockDivider,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                             uint32_t *setting);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_RAMSIZE</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetRamSize(uint32_t baseAddr)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT1_RAMSIZE(baseAddr);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_RAMSIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_USB_VOLTAGE_REGULATOR</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    BW_SIM_SOPT1_USBREGEN(baseAddr, enable ? 1 : 0);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> SIM_HAL_GetUsbVoltRegulatorCmd(uint32_t baseAddr)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;{</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT1_USBREGEN(baseAddr);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorInStdbyDuringStopMode(uint32_t baseAddr,</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                                                    <a class="code" href="group__sim__hal.html#ga3e6c7010d80a822f8224ce7bdc525576">sim_usbsstby_stop_t</a> setting)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    BW_SIM_SOPT1_USBSSTBY(baseAddr, setting);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__sim__hal.html#ga3e6c7010d80a822f8224ce7bdc525576">sim_usbsstby_stop_t</a> SIM_HAL_GetUsbVoltRegulatorInStdbyDuringStopMode(uint32_t baseAddr)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__sim__hal.html#ga3e6c7010d80a822f8224ce7bdc525576">sim_usbsstby_stop_t</a>)BR_SIM_SOPT1_USBSSTBY(baseAddr);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorInStdbyDuringVlprwMode(uint32_t baseAddr,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                                                     <a class="code" href="group__sim__hal.html#ga640e85f65b3412e5ce73dcf90c577bd2">sim_usbvstby_stop_t</a> setting)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    BW_SIM_SOPT1_USBVSTBY(baseAddr, setting);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__sim__hal.html#ga640e85f65b3412e5ce73dcf90c577bd2">sim_usbvstby_stop_t</a> SIM_HAL_GetUsbVoltRegulatorInStdbyDuringVlprwMode(uint32_t baseAddr)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__sim__hal.html#ga640e85f65b3412e5ce73dcf90c577bd2">sim_usbvstby_stop_t</a>)BR_SIM_SOPT1_USBVSTBY(baseAddr);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorInStdbyDuringStopCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    BW_SIM_SOPT1CFG_USSWE(baseAddr, enable ? 1 : 0);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> SIM_HAL_GetUsbVoltRegulatorInStdbyDuringStopCmd(uint32_t baseAddr)</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT1CFG_USSWE(baseAddr);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorInStdbyDuringVlprwCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    BW_SIM_SOPT1CFG_UVSWE(baseAddr, enable ? 1 : 0);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> SIM_HAL_GetUsbVoltRegulatorInStdbyDuringVlprwCmd(uint32_t baseAddr)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT1CFG_UVSWE(baseAddr);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetUsbVoltRegulatorWriteCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    BW_SIM_SOPT1CFG_URWE(baseAddr, enable ? 1 : 0);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> SIM_HAL_GetUsbVoltRegulatorWriteCmd(uint32_t baseAddr)</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;{</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT1CFG_URWE(baseAddr);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;}</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_CMTUARTPAD</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetCmtUartPadDriveStrengthMode(uint32_t baseAddr,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                                          <a class="code" href="group__sim__hal.html#gab8bdf691986599480d4d7963712d7bb5">sim_cmtuartpad_strengh_t</a> setting)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;{</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    BW_SIM_SOPT2_CMTUARTPAD(baseAddr, setting);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__sim__hal.html#gab8bdf691986599480d4d7963712d7bb5">sim_cmtuartpad_strengh_t</a> SIM_HAL_GetCmtUartPadDriveStrengthMode(uint32_t baseAddr)</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__sim__hal.html#gab8bdf691986599480d4d7963712d7bb5">sim_cmtuartpad_strengh_t</a>)BR_SIM_SOPT2_CMTUARTPAD(baseAddr);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_CMTUARTPAD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_PTD7PAD</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetPtd7PadDriveStrengthMode(uint32_t baseAddr,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                                       <a class="code" href="group__sim__hal.html#ga81b5576d77b577cbc03bd57c6653b2ca">sim_ptd7pad_strengh_t</a> setting)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    BW_SIM_SOPT2_PTD7PAD(baseAddr, setting);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__sim__hal.html#ga81b5576d77b577cbc03bd57c6653b2ca">sim_ptd7pad_strengh_t</a> SIM_HAL_GetPtd7PadDriveStrengthMode(uint32_t baseAddr)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__sim__hal.html#ga81b5576d77b577cbc03bd57c6653b2ca">sim_ptd7pad_strengh_t</a>)BR_SIM_SOPT2_PTD7PAD(baseAddr);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_PTD7PAD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_FBSL</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetFlexbusSecurityLevelMode(uint32_t baseAddr,</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                                                       <a class="code" href="group__sim__hal.html#ga7302462a5c3005311de845c17aab6971">sim_flexbus_security_level_t</a> setting)</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    BW_SIM_SOPT2_FBSL(baseAddr, setting);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__sim__hal.html#ga7302462a5c3005311de845c17aab6971">sim_flexbus_security_level_t</a> SIM_HAL_GetFlexbusSecurityLevelMode(uint32_t baseAddr)</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group__sim__hal.html#ga7302462a5c3005311de845c17aab6971">sim_flexbus_security_level_t</a>)BR_SIM_SOPT2_FBSL(baseAddr);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_FBSL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_PCR</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetFlexbusHoldCycles(uint32_t baseAddr, uint32_t setting)</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;{</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    BW_SIM_SOPT6_PCR(baseAddr, setting);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;}</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlexbusHoldCycles(uint32_t baseAddr)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT6_PCR(baseAddr);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_PCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_MCC</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetNandFlashControllerHoldCycles(uint32_t baseAddr, uint32_t setting)</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    BW_SIM_SOPT6_MCC(baseAddr, setting);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;}</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetNandFlashControllerHoldCycles(uint32_t baseAddr)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;{</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SOPT6_MCC(baseAddr);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSL_FEATURE_SIM_OPT_HAS_MCC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#ga15347a0602dc00a135252f4a2b856c67">SIM_HAL_SetAdcAlternativeTriggerCmd</a>(uint32_t baseAddr, uint8_t instance, <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__sim__hal.html#ga49accc18a4a229a869a5101900963e29">SIM_HAL_GetAdcAlternativeTriggerCmd</a>(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#gabdd025a72a84dc48bd14341843a8289d">SIM_HAL_SetAdcPreTriggerMode</a>(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#ga507a628a553fa85c2e2180012220d88e">sim_pretrgsel_t</a> select);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<a class="code" href="group__sim__hal.html#ga507a628a553fa85c2e2180012220d88e">sim_pretrgsel_t</a> <a class="code" href="group__sim__hal.html#gac7777699e1e0215e3d0937884c1b448a">SIM_HAL_GetAdcPreTriggerMode</a>(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#gab7e2e8a05d63b43ed81d89cdfebe7544">SIM_HAL_SetAdcTriggerMode</a>(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#ga5bd34cf2c7d81265882d1b79534b43c0">sim_trgsel_t</a> select);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<a class="code" href="group__sim__hal.html#ga507a628a553fa85c2e2180012220d88e">sim_pretrgsel_t</a> <a class="code" href="group__sim__hal.html#ga620bc2cd2cd9bdcb696f47146e81d6bb">SIM_HAL_GetAdcTriggerMode</a>(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#ga964f68119e1af83c99797656225507fa">SIM_HAL_SetUartRxSrcMode</a>(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#gab6fb25254f344eecbd4c71ff1254c6d0">sim_uart_rxsrc_t</a> select);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<a class="code" href="group__sim__hal.html#gab6fb25254f344eecbd4c71ff1254c6d0">sim_uart_rxsrc_t</a> <a class="code" href="group__sim__hal.html#gaeda6c9d32bca1c7409b22ff46e3f0056">SIM_HAL_GetUartRxSrcMode</a>(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sim__hal.html#gaf3339b94a520aaf856b897fd945a435e">SIM_HAL_SetUartTxSrcMode</a>(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#gaed9f8dc3d5b7d57cc35c192ef9ea30cb">sim_uart_txsrc_t</a> select);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<a class="code" href="group__sim__hal.html#gaed9f8dc3d5b7d57cc35c192ef9ea30cb">sim_uart_txsrc_t</a> <a class="code" href="group__sim__hal.html#gab5e67cad8df0b320d6af9787e32bd496">SIM_HAL_GetUartTxSrcMode</a>(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_ODE</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetUartOpenDrainCmd(uint32_t baseAddr, uint8_t instance, <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keywordtype">bool</span> SIM_HAL_GetUartOpenDrainCmd(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_FTM</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetFtmTriggerSrcMode(uint32_t baseAddr,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                  uint8_t instance,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                  uint8_t trigger,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                  <a class="code" href="group__sim__hal.html#ga51391f8c8388e0b84b93bbded825d57b">sim_ftm_trg_src_t</a> select);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<a class="code" href="group__sim__hal.html#ga51391f8c8388e0b84b93bbded825d57b">sim_ftm_trg_src_t</a> SIM_HAL_GetFtmTriggerSrcMode(uint32_t baseAddr, uint8_t instance, uint8_t trigger);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetFtmExternalClkPinMode(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#ga553da71353180a7044fe2b2c2bc7456e">sim_ftm_clk_sel_t</a> select);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<a class="code" href="group__sim__hal.html#ga553da71353180a7044fe2b2c2bc7456e">sim_ftm_clk_sel_t</a> SIM_HAL_GetFtmExternalClkPinMode(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetFtmChSrcMode(uint32_t baseAddr, uint8_t instance, uint8_t channel, <a class="code" href="group__sim__hal.html#ga1b870891313d5b9c55d2d32be3453231">sim_ftm_ch_src_t</a> select);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<a class="code" href="group__sim__hal.html#ga1b870891313d5b9c55d2d32be3453231">sim_ftm_ch_src_t</a> SIM_HAL_GetFtmChSrcMode(uint32_t baseAddr, uint8_t instance, uint8_t channel);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetFtmFaultSelMode(uint32_t baseAddr, uint8_t instance, uint8_t fault, <a class="code" href="group__sim__hal.html#ga5f1270e40e152e6fa6f9b845fb8f5bc3">sim_ftm_flt_sel_t</a> select);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<a class="code" href="group__sim__hal.html#ga5f1270e40e152e6fa6f9b845fb8f5bc3">sim_ftm_flt_sel_t</a> SIM_HAL_GetFtmFaultSelMode(uint32_t baseAddr, uint8_t instance, uint8_t fault);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_OPT_HAS_TPM</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetTpmExternalClkPinSelMode(uint32_t baseAddr, uint8_t instance, <a class="code" href="group__sim__hal.html#gaaae3e3d207612ecbfc7d9fb15f393bd9">sim_tpm_clk_sel_t</a> select);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<a class="code" href="group__sim__hal.html#gaaae3e3d207612ecbfc7d9fb15f393bd9">sim_tpm_clk_sel_t</a> SIM_HAL_GetTpmExternalClkPinSelMode(uint32_t baseAddr, uint8_t instance);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="keywordtype">void</span> SIM_HAL_SetTpmChSrcMode(uint32_t baseAddr, uint8_t instance, uint8_t channel, <a class="code" href="group__sim__hal.html#ga82807d4d46060b2abab884b3bd335b29">sim_tpm_ch_src_t</a> select);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<a class="code" href="group__sim__hal.html#ga82807d4d46060b2abab884b3bd335b29">sim_tpm_ch_src_t</a> SIM_HAL_GetTpmChSrcMode(uint32_t baseAddr, uint8_t instance, uint8_t channel);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_FAMILYID</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFamilyId(uint32_t baseAddr)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;{</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_FAMILYID(baseAddr);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_SUBFAMID</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetSubFamilyId(uint32_t baseAddr)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;{</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_SUBFAMID(baseAddr);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;}</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_SERIESID</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetSeriesId(uint32_t baseAddr)</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;{</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_SERIESID(baseAddr);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_FAMID</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFamId(uint32_t baseAddr)</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;{</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_FAMID(baseAddr);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetPinCntId(uint32_t baseAddr)</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;{</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_PINID(baseAddr);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;}</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetRevId(uint32_t baseAddr)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;{</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_REVID(baseAddr);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;}</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_DIEID</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetDieId(uint32_t baseAddr)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;{</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_DIEID(baseAddr);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;}</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_SDID_HAS_SRAMSIZE</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetSramSize(uint32_t baseAddr)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">return</span> BR_SIM_SDID_SRAMSIZE(baseAddr);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_NVMSIZE</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlexnvmSize(uint32_t baseAddr)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;{</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG1_NVMSIZE(baseAddr);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;}</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetProgramFlashSize(uint32_t baseAddr)</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;{</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG1_PFSIZE(baseAddr);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;}</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_EESIZE</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetEepromSize(uint32_t baseAddr)</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;{</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG1_EESIZE(baseAddr);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;}</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_DEPART</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlexnvmPartition(uint32_t baseAddr)</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG1_DEPART(baseAddr);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_FLASHDOZE</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetFlashDoze(uint32_t baseAddr, uint32_t setting)</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;{</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    BW_SIM_FCFG1_FLASHDOZE(baseAddr, setting);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;}</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlashDoze(uint32_t baseAddr)</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;{</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG1_FLASHDOZE(baseAddr);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;}</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_FLASHDIS</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> SIM_HAL_SetFlashDisableCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> disable)</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;{</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    BW_SIM_FCFG1_FLASHDIS(baseAddr, disable);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> SIM_HAL_GetFlashDisableCmd(uint32_t baseAddr)</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;{</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">bool</span>)BR_SIM_FCFG1_FLASHDIS(baseAddr);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;}</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_MAXADDR0</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlashMaxAddrBlock0(uint32_t baseAddr)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;{</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG2_MAXADDR0(baseAddr);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;}</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_MAXADDR1</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlashMaxAddrBlock1(uint32_t baseAddr)</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;{</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG2_MAXADDR1(baseAddr);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;}</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_MAXADDR01</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlashMaxAddrBlock01(uint32_t baseAddr)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;{</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG2_MAXADDR01(baseAddr);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_MAXADDR23</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetFlashMaxAddrBlock23(uint32_t baseAddr)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;{</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG2_MAXADDR23(baseAddr);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;}</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#if FSL_FEATURE_SIM_FCFG_HAS_PFLSH</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SIM_HAL_GetProgramFlashCmd(uint32_t baseAddr)</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;{</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">return</span> BR_SIM_FCFG2_PFLSH(baseAddr);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;}</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"> * Include the CPU-specific clock API header files.</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#if (defined(CPU_MK02FN128VFM10) || defined(CPU_MK02FN64VFM10) || defined(CPU_MK02FN128VLF10) || \</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">    defined(CPU_MK02FN64VLF10) || defined(CPU_MK02FN128VLH10) || defined(CPU_MK02FN64VLH10))</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">    #define K02F12810_SERIES</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK20DX128VMP5) || defined(CPU_MK20DN128VMP5) || defined(CPU_MK20DX64VMP5) || \</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">    defined(CPU_MK20DN64VMP5) || defined(CPU_MK20DX32VMP5) || defined(CPU_MK20DN32VMP5) || \</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">    defined(CPU_MK20DX128VLH5) || defined(CPU_MK20DN128VLH5) || defined(CPU_MK20DX64VLH5) || \</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">    defined(CPU_MK20DN64VLH5) || defined(CPU_MK20DX32VLH5) || defined(CPU_MK20DN32VLH5) || \</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">    defined(CPU_MK20DX128VFM5) || defined(CPU_MK20DN128VFM5) || defined(CPU_MK20DX64VFM5) || \</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">    defined(CPU_MK20DN64VFM5) || defined(CPU_MK20DX32VFM5) || defined(CPU_MK20DN32VFM5) || \</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">    defined(CPU_MK20DX128VFT5) || defined(CPU_MK20DN128VFT5) || defined(CPU_MK20DX64VFT5) || \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">    defined(CPU_MK20DN64VFT5) || defined(CPU_MK20DX32VFT5) || defined(CPU_MK20DN32VFT5) || \</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">    defined(CPU_MK20DX128VLF5) || defined(CPU_MK20DN128VLF5) || defined(CPU_MK20DX64VLF5) || \</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">    defined(CPU_MK20DN64VLF5) || defined(CPU_MK20DX32VLF5) || defined(CPU_MK20DN32VLF5))</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">    #define K20D5_SERIES</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK22FN128VDC10) || defined(CPU_MK22FN128VLH10) || defined(CPU_MK22FN128VLL10) || \</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">    defined(CPU_MK22FN128VMP10))</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">    #define K22F12810_SERIES</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">    #include &quot;MK22F12810/fsl_sim_hal_K22F12810.h&quot;</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK22FN256VDC12) || defined(CPU_MK22FN256VLH12) || defined(CPU_MK22FN256VLL12) || \</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">    defined(CPU_MK22FN256VMP12))</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">    #define K22F25612_SERIES</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">    #include &quot;MK22F25612/fsl_sim_hal_K22F25612.h&quot;</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK22FN512VDC12) || defined(CPU_MK22FN512VLH12) || defined(CPU_MK22FN512VLL12))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">    #define K22F51212_SERIES</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">    #include &quot;MK22F51212/fsl_sim_hal_K22F51212.h&quot;</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK24FN1M0VDC12) || defined(CPU_MK24FN1M0VLQ12))</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">    #define K24F12_SERIES</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;   <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">    #include &quot;MK24F12/fsl_sim_hal_K24F12.h&quot;</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK24FN256VDC12))</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">    #define K24F25612_SERIES</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK63FN1M0VLQ12) || defined(CPU_MK63FN1M0VMD12))</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">    #define K63F12_SERIES</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">    #include &quot;MK63F12/fsl_sim_hal_K63F12.h&quot;</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK64FX512VDC12) || defined(CPU_MK64FN1M0VDC12) || defined(CPU_MK64FX512VLL12) || \</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">    defined(CPU_MK64FN1M0VLL12) || defined(CPU_MK64FX512VLQ12) || defined(CPU_MK64FN1M0VLQ12) || \</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">    defined(CPU_MK64FX512VMD12) || defined(CPU_MK64FN1M0VMD12))</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">    #define K64F12_SERIES</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">    #include &quot;<a class="code" href="fsl__sim__hal__K64F12_8h.html">MK64F12/fsl_sim_hal_K64F12.h</a>&quot;</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK65FN2M0CAC18) || defined(CPU_MK65FX1M0CAC18) || defined(CPU_MK65FN2M0VMI18) || \</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">    defined(CPU_MK65FX1M0VMI18))</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">    #define K65F18_SERIES</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK66FN2M0VLQ18) || defined(CPU_MK66FX1M0VLQ18) || defined(CPU_MK66FN2M0VMD18) || \</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">    defined(CPU_MK66FX1M0VMD18))</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">    #define K66F18_SERIES</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK70FN1M0VMF12) || defined(CPU_MK70FX512VMF12) || defined(CPU_MK70FN1M0VMF15) || \</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">    defined(CPU_MK70FX512VMF15) || defined(CPU_MK70FN1M0VMJ12) || defined(CPU_MK70FX512VMJ12) || \</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">    defined(CPU_MK70FN1M0VMJ15) || defined(CPU_MK70FX512VMJ15))</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">    #define K70F12_SERIES</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#elif (defined(CPU_MK70FN1M0VMF12) || defined(CPU_MK70FX512VMF12) || defined(CPU_MK70FN1M0VMF15) || \</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">    defined(CPU_MK70FX512VMF15) || defined(CPU_MK70FN1M0VMJ12) || defined(CPU_MK70FX512VMJ12) || \</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">    defined(CPU_MK70FN1M0VMJ15) || defined(CPU_MK70FX512VMJ15))</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">    #define K70F15_SERIES</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL02Z32CAF4) || defined(CPU_MKL02Z8VFG4) || defined(CPU_MKL02Z16VFG4) || \</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">    defined(CPU_MKL02Z32VFG4) || defined(CPU_MKL02Z16VFK4) || defined(CPU_MKL02Z32VFK4) || \</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">    defined(CPU_MKL02Z16VFM4) || defined(CPU_MKL02Z32VFM4))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">    #define KL02Z4_SERIES</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL03Z32CAF4) || defined(CPU_MKL03Z8VFG4) || defined(CPU_MKL03Z16VFG4) || \</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">    defined(CPU_MKL03Z32VFG4) || defined(CPU_MKL03Z8VFK4) || defined(CPU_MKL03Z16VFK4) || \</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">    defined(CPU_MKL03Z32VFK4))</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">    #define KL03Z4_SERIES</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL05Z8VFK4) || defined(CPU_MKL05Z16VFK4) || defined(CPU_MKL05Z32VFK4) || \</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">    defined(CPU_MKL05Z8VLC4) || defined(CPU_MKL05Z16VLC4) || defined(CPU_MKL05Z32VLC4) || \</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">    defined(CPU_MKL05Z8VFM4) || defined(CPU_MKL05Z16VFM4) || defined(CPU_MKL05Z32VFM4) || \</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">    defined(CPU_MKL05Z16VLF4) || defined(CPU_MKL05Z32VLF4))</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">    #define KL05Z4_SERIES</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL13Z64VFM4) || defined(CPU_MKL13Z128VFM4) || defined(CPU_MKL13Z256VFM4) || \</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">    defined(CPU_MKL13Z64VFT4) || defined(CPU_MKL13Z128VFT4) || defined(CPU_MKL13Z256VFT4) || \</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">    defined(CPU_MKL13Z64VLH4) || defined(CPU_MKL13Z128VLH4) || defined(CPU_MKL13Z256VLH4) || \</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">    defined(CPU_MKL13Z64VMP4) || defined(CPU_MKL13Z128VMP4) || defined(CPU_MKL13Z256VMP4))</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">    #define KL13Z4_SERIES</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL23Z64VFM4) || defined(CPU_MKL23Z128VFM4) || defined(CPU_MKL23Z256VFM4) || \</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">    defined(CPU_MKL23Z64VFT4) || defined(CPU_MKL23Z128VFT4) || defined(CPU_MKL23Z256VFT4) || \</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">    defined(CPU_MKL23Z64VLH4) || defined(CPU_MKL23Z128VLH4) || defined(CPU_MKL23Z256VLH4) || \</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">    defined(CPU_MKL23Z64VMP4) || defined(CPU_MKL23Z128VMP4) || defined(CPU_MKL23Z256VMP4))</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">    #define KL23Z4_SERIES</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL25Z32VFM4) || defined(CPU_MKL25Z64VFM4) || defined(CPU_MKL25Z128VFM4) || \</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">    defined(CPU_MKL25Z32VFT4) || defined(CPU_MKL25Z64VFT4) || defined(CPU_MKL25Z128VFT4) || \</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">    defined(CPU_MKL25Z32VLH4) || defined(CPU_MKL25Z64VLH4) || defined(CPU_MKL25Z128VLH4) || \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">    defined(CPU_MKL25Z32VLK4) || defined(CPU_MKL25Z64VLK4) || defined(CPU_MKL25Z128VLK4))</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">    #define KL25Z4_SERIES</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">    #include &quot;MKL25Z4/fsl_sim_hal_KL25Z4.h&quot;</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL26Z32VFM4) || defined(CPU_MKL26Z64VFM4) || defined(CPU_MKL26Z128VFM4) || \</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">    defined(CPU_MKL26Z32VFT4) || defined(CPU_MKL26Z64VFT4) || defined(CPU_MKL26Z128VFT4) || \</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">    defined(CPU_MKL26Z32VLH4) || defined(CPU_MKL26Z64VLH4) || defined(CPU_MKL26Z128VLH4) || \</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">    defined(CPU_MKL26Z256VLH4) || defined(CPU_MKL26Z256VLK4) || defined(CPU_MKL26Z128VLL4) || \</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">    defined(CPU_MKL26Z256VLL4) || defined(CPU_MKL26Z128VMC4) || defined(CPU_MKL26Z256VMC4))</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">    #define KL26Z4_SERIES</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL33Z128VLH4) || defined(CPU_MKL33Z256VLH4) || defined(CPU_MKL33Z128VMP4) || \</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">    defined(CPU_MKL33Z256VMP4))</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">    #define KL33Z4_SERIES</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL43Z64VLH4) || defined(CPU_MKL43Z128VLH4) || defined(CPU_MKL43Z256VLH4) || \</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">    defined(CPU_MKL43Z64VMP4) || defined(CPU_MKL43Z128VMP4) || defined(CPU_MKL43Z256VMP4))</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">    #define KL43Z4_SERIES</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKL46Z128VLH4) || defined(CPU_MKL46Z256VLH4) || defined(CPU_MKL46Z128VLL4) || \</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">    defined(CPU_MKL46Z256VLL4) || defined(CPU_MKL46Z128VMC4) || defined(CPU_MKL46Z256VMC4))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">    #define KL46Z4_SERIES</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV30F128VFM10) || defined(CPU_MKV30F64VFM10) || defined(CPU_MKV30F128VLF10) || \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">    defined(CPU_MKV30F64VLF10) || defined(CPU_MKV30F128VLH10) || defined(CPU_MKV30F64VLH10))</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">    #define KV30F12810_SERIES</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV31F128VLH10) || defined(CPU_MKV31F128VLL10))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">    #define KV31F12810_SERIES</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">    #include &quot;MKV31F12810/fsl_sim_hal_KV31F12810.h&quot;</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV31F256VLH12) || defined(CPU_MKV31F256VLL12))</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">    #define KV31F25612_SERIES</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">    #include &quot;MKV31F25612/fsl_sim_hal_KV31F25612.h&quot;</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV31F512VLH12) || defined(CPU_MKV31F512VLL12))</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">    #define KV31F51212_SERIES</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="comment">/* Clock System Level API header file */</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">    #include &quot;MKV31F51212/fsl_sim_hal_KV31F51212.h&quot;</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV40F128VLH15) || defined(CPU_MKV40F128VLL15) || defined(CPU_MKV40F256VLH15) || \</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">    defined(CPU_MKV40F256VLL15) || defined(CPU_MKV40F64VLH15))</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">    #define KV40F15_SERIES</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV43F128VLH15) || defined(CPU_MKV43F128VLL15) || defined(CPU_MKV43F64VLH15))</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">    #define KV43F15_SERIES</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV44F128VLH15) || defined(CPU_MKV44F128VLL15) || defined(CPU_MKV44F64VLH15))</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">    #define KV44F15_SERIES</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV45F128VLH15) || defined(CPU_MKV45F128VLL15) || defined(CPU_MKV45F256VLH15) || \</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">    defined(CPU_MKV45F256VLL15))</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">    #define KV45F15_SERIES</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#elif (defined(CPU_MKV46F128VLH15) || defined(CPU_MKV46F128VLL15) || defined(CPU_MKV46F256VLH15) || \</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">    defined(CPU_MKV46F256VLL15))</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">    #define KV46F15_SERIES</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">    #error &quot;No valid CPU defined!&quot;</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __FSL_SIM_HAL_H__*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"> * EOF</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="ttc" id="structClockNameConfig_html_a365617b29f3d6bfb0a8998fd5f468398"><div class="ttname"><a href="structClockNameConfig.html#a365617b29f3d6bfb0a8998fd5f468398">ClockNameConfig::dividerName</a></div><div class="ttdeci">clock_divider_names_t dividerName</div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:282</div></div>
<div class="ttc" id="group__sim__hal_html_gaea8903216c2956a8f1a48dda0ddeaffc"><div class="ttname"><a href="group__sim__hal.html#gaea8903216c2956a8f1a48dda0ddeaffc">kClockNameConfigTable</a></div><div class="ttdeci">const clock_name_config_t kClockNameConfigTable[]</div><div class="ttdoc">clock name configuration table for specified CPU defined in fsl_clock_module_names_Kxxx.h </div></div>
<div class="ttc" id="group__sim__hal_html_ga7f8a5b4e3d3de690cd1881172e726fb5"><div class="ttname"><a href="group__sim__hal.html#ga7f8a5b4e3d3de690cd1881172e726fb5">_sim_tpm_ch_src</a></div><div class="ttdeci">_sim_tpm_ch_src</div><div class="ttdoc">SIM Timer/PWM x channel y input capture source select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:263</div></div>
<div class="ttc" id="group__sim__hal_html_ga0d84063eacefa134ba3be72a9c70222c"><div class="ttname"><a href="group__sim__hal.html#ga0d84063eacefa134ba3be72a9c70222c">clock_name_config_t</a></div><div class="ttdeci">struct ClockNameConfig clock_name_config_t</div><div class="ttdoc">Clock name configuration table structure. </div></div>
<div class="ttc" id="group__sim__hal_html_ga640e85f65b3412e5ce73dcf90c577bd2"><div class="ttname"><a href="group__sim__hal.html#ga640e85f65b3412e5ce73dcf90c577bd2">sim_usbvstby_stop_t</a></div><div class="ttdeci">enum _sim_usbvstby_stop sim_usbvstby_stop_t</div><div class="ttdoc">SIM USB voltage regulator in standby mode setting during VLPR and VLPW modes. </div></div>
<div class="ttc" id="fsl__sim__hal__K64F12_8h_html"><div class="ttname"><a href="fsl__sim__hal__K64F12_8h.html">fsl_sim_hal_K64F12.h</a></div></div>
<div class="ttc" id="group__sim__hal_html_ga620bc2cd2cd9bdcb696f47146e81d6bb"><div class="ttname"><a href="group__sim__hal.html#ga620bc2cd2cd9bdcb696f47146e81d6bb">SIM_HAL_GetAdcTriggerMode</a></div><div class="ttdeci">sim_pretrgsel_t SIM_HAL_GetAdcTriggerMode(uint32_t baseAddr, uint8_t instance)</div><div class="ttdoc">Gets the ADCx trigger select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga3e6c7010d80a822f8224ce7bdc525576"><div class="ttname"><a href="group__sim__hal.html#ga3e6c7010d80a822f8224ce7bdc525576">sim_usbsstby_stop_t</a></div><div class="ttdeci">enum _sim_usbsstby_stop sim_usbsstby_stop_t</div><div class="ttdoc">SIM USB voltage regulator in standby mode setting during stop modes. </div></div>
<div class="ttc" id="group__sim__hal_html_ga6337f73b64becb7fed810b37551b3496"><div class="ttname"><a href="group__sim__hal.html#ga6337f73b64becb7fed810b37551b3496">CLOCK_HAL_GetDivider</a></div><div class="ttdeci">sim_hal_status_t CLOCK_HAL_GetDivider(uint32_t baseAddr, clock_divider_names_t clockDivider, uint32_t *setting)</div><div class="ttdoc">Gets the clock divider setting. </div></div>
<div class="ttc" id="group__sim__hal_html_gae03f4921f897f628aacaae2aa34a9519"><div class="ttname"><a href="group__sim__hal.html#gae03f4921f897f628aacaae2aa34a9519">_sim_usbsstby_stop</a></div><div class="ttdeci">_sim_usbsstby_stop</div><div class="ttdoc">SIM USB voltage regulator in standby mode setting during stop modes. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:141</div></div>
<div class="ttc" id="group__sim__hal_html_gaeb8ae2e1a56a4095cc8a137be3760917"><div class="ttname"><a href="group__sim__hal.html#gaeb8ae2e1a56a4095cc8a137be3760917">_sim_uart_rxsrc</a></div><div class="ttdeci">_sim_uart_rxsrc</div><div class="ttdoc">SIM receive data source select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:208</div></div>
<div class="ttc" id="group__sim__hal_html_gaaef010423e66cdbe22eb1e01a1feec4b"><div class="ttname"><a href="group__sim__hal.html#gaaef010423e66cdbe22eb1e01a1feec4b">_sim_ptd7pad_strengh</a></div><div class="ttdeci">_sim_ptd7pad_strengh</div><div class="ttdoc">SIM PTD7 pad drive strength. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:162</div></div>
<div class="ttc" id="group__sim__hal_html_gaaae3e3d207612ecbfc7d9fb15f393bd9"><div class="ttname"><a href="group__sim__hal.html#gaaae3e3d207612ecbfc7d9fb15f393bd9">sim_tpm_clk_sel_t</a></div><div class="ttdeci">enum _sim_tpm_clk_sel sim_tpm_clk_sel_t</div><div class="ttdoc">SIM Timer/PWM external clock select. </div></div>
<div class="ttc" id="group__sim__hal_html_gaed9f8dc3d5b7d57cc35c192ef9ea30cb"><div class="ttname"><a href="group__sim__hal.html#gaed9f8dc3d5b7d57cc35c192ef9ea30cb">sim_uart_txsrc_t</a></div><div class="ttdeci">enum _sim_uart_txsrc sim_uart_txsrc_t</div><div class="ttdoc">SIM transmit data source select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga9c9127c1f219ab5bfb55d7041124a8bf"><div class="ttname"><a href="group__sim__hal.html#ga9c9127c1f219ab5bfb55d7041124a8bf">clock_source_names_t</a></div><div class="ttdeci">enum _clock_source_names clock_source_names_t</div><div class="ttdoc">Clock source and sel names. </div></div>
<div class="ttc" id="group__sim__hal_html_gae8f567aabf54ce80c9dc4def4ad2fa21"><div class="ttname"><a href="group__sim__hal.html#gae8f567aabf54ce80c9dc4def4ad2fa21">_sim_pretrgsel</a></div><div class="ttdeci">_sim_pretrgsel</div><div class="ttdoc">SIM ADCx pre-trigger select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:180</div></div>
<div class="ttc" id="group__sim__hal_html_ga77ad0e23383945c5b3e677455627c0fe"><div class="ttname"><a href="group__sim__hal.html#ga77ad0e23383945c5b3e677455627c0fe">_clock_source_names</a></div><div class="ttdeci">_clock_source_names</div><div class="ttdoc">Clock source and sel names. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:96</div></div>
<div class="ttc" id="structClockNameConfig_html_a12d858bf0eb237aff5836b3c45157237"><div class="ttname"><a href="structClockNameConfig.html#a12d858bf0eb237aff5836b3c45157237">ClockNameConfig::otherRefClockName</a></div><div class="ttdeci">clock_names_t otherRefClockName</div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:281</div></div>
<div class="ttc" id="group__sim__hal_html_gac2baf3c3f9f2c2cb016fd88de79a400b"><div class="ttname"><a href="group__sim__hal.html#gac2baf3c3f9f2c2cb016fd88de79a400b">_sim_uart_txsrc</a></div><div class="ttdeci">_sim_uart_txsrc</div><div class="ttdoc">SIM transmit data source select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:217</div></div>
<div class="ttc" id="group__sim__hal_html_ga7e691721ba86531e94387971c652aa08"><div class="ttname"><a href="group__sim__hal.html#ga7e691721ba86531e94387971c652aa08">sim_hal_status_t</a></div><div class="ttdeci">enum _sim_hal_status sim_hal_status_t</div><div class="ttdoc">SIM HAL API return status. </div></div>
<div class="ttc" id="group__sim__hal_html_ga82807d4d46060b2abab884b3bd335b29"><div class="ttname"><a href="group__sim__hal.html#ga82807d4d46060b2abab884b3bd335b29">sim_tpm_ch_src_t</a></div><div class="ttdeci">enum _sim_tpm_ch_src sim_tpm_ch_src_t</div><div class="ttdoc">SIM Timer/PWM x channel y input capture source select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga49accc18a4a229a869a5101900963e29"><div class="ttname"><a href="group__sim__hal.html#ga49accc18a4a229a869a5101900963e29">SIM_HAL_GetAdcAlternativeTriggerCmd</a></div><div class="ttdeci">bool SIM_HAL_GetAdcAlternativeTriggerCmd(uint32_t baseAddr, uint8_t instance)</div><div class="ttdoc">Gets the ADCx alternate trigger enable setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga964f68119e1af83c99797656225507fa"><div class="ttname"><a href="group__sim__hal.html#ga964f68119e1af83c99797656225507fa">SIM_HAL_SetUartRxSrcMode</a></div><div class="ttdeci">void SIM_HAL_SetUartRxSrcMode(uint32_t baseAddr, uint8_t instance, sim_uart_rxsrc_t select)</div><div class="ttdoc">Sets the UARTx receive data source select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga5f1270e40e152e6fa6f9b845fb8f5bc3"><div class="ttname"><a href="group__sim__hal.html#ga5f1270e40e152e6fa6f9b845fb8f5bc3">sim_ftm_flt_sel_t</a></div><div class="ttdeci">enum _sim_ftm_flt_sel sim_ftm_flt_sel_t</div><div class="ttdoc">SIM FlexTimer x Fault y select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga8093fcb014483c7b7a37b21c46290af7"><div class="ttname"><a href="group__sim__hal.html#ga8093fcb014483c7b7a37b21c46290af7">CLOCK_HAL_SetDivider</a></div><div class="ttdeci">sim_hal_status_t CLOCK_HAL_SetDivider(uint32_t baseAddr, clock_divider_names_t clockDivider, uint32_t setting)</div><div class="ttdoc">Sets the clock divider setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga5bd34cf2c7d81265882d1b79534b43c0"><div class="ttname"><a href="group__sim__hal.html#ga5bd34cf2c7d81265882d1b79534b43c0">sim_trgsel_t</a></div><div class="ttdeci">enum _sim_trgsel sim_trgsel_t</div><div class="ttdoc">SIM ADCx trigger select. </div></div>
<div class="ttc" id="structClockNameConfig_html_a5bee173b4b267afb9c0f752417728cdc"><div class="ttname"><a href="structClockNameConfig.html#a5bee173b4b267afb9c0f752417728cdc">ClockNameConfig::useOtherRefClock</a></div><div class="ttdeci">bool useOtherRefClock</div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:280</div></div>
<div class="ttc" id="group__sim__hal_html_ga81b5576d77b577cbc03bd57c6653b2ca"><div class="ttname"><a href="group__sim__hal.html#ga81b5576d77b577cbc03bd57c6653b2ca">sim_ptd7pad_strengh_t</a></div><div class="ttdeci">enum _sim_ptd7pad_strengh sim_ptd7pad_strengh_t</div><div class="ttdoc">SIM PTD7 pad drive strength. </div></div>
<div class="ttc" id="group__sim__hal_html_gab7e2e8a05d63b43ed81d89cdfebe7544"><div class="ttname"><a href="group__sim__hal.html#gab7e2e8a05d63b43ed81d89cdfebe7544">SIM_HAL_SetAdcTriggerMode</a></div><div class="ttdeci">void SIM_HAL_SetAdcTriggerMode(uint32_t baseAddr, uint8_t instance, sim_trgsel_t select)</div><div class="ttdoc">Sets the ADCx trigger select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga5edbf6726ed48c8c0973f02fb20eb224"><div class="ttname"><a href="group__sim__hal.html#ga5edbf6726ed48c8c0973f02fb20eb224">_sim_ftm_clk_sel</a></div><div class="ttdeci">_sim_ftm_clk_sel</div><div class="ttdoc">SIM FlexTimer external clock select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:233</div></div>
<div class="ttc" id="group__sim__hal_html_gad0a1375efffd7a8c2b2cfba7abd9a43a"><div class="ttname"><a href="group__sim__hal.html#gad0a1375efffd7a8c2b2cfba7abd9a43a">_sim_ftm_flt_sel</a></div><div class="ttdeci">_sim_ftm_flt_sel</div><div class="ttdoc">SIM FlexTimer x Fault y select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:249</div></div>
<div class="ttc" id="group__sim__hal_html_ga15347a0602dc00a135252f4a2b856c67"><div class="ttname"><a href="group__sim__hal.html#ga15347a0602dc00a135252f4a2b856c67">SIM_HAL_SetAdcAlternativeTriggerCmd</a></div><div class="ttdeci">void SIM_HAL_SetAdcAlternativeTriggerCmd(uint32_t baseAddr, uint8_t instance, bool enable)</div><div class="ttdoc">Sets the ADCx alternate trigger enable setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga302e0b15c1f073aa8b36e5e76aa3a219"><div class="ttname"><a href="group__sim__hal.html#ga302e0b15c1f073aa8b36e5e76aa3a219">CLOCK_HAL_SetOutDividers</a></div><div class="ttdeci">void CLOCK_HAL_SetOutDividers(uint32_t baseAddr, uint32_t outdiv1, uint32_t outdiv2, uint32_t outdiv3, uint32_t outdiv4)</div><div class="ttdoc">Sets the clock out dividers setting. </div></div>
<div class="ttc" id="group__sim__hal_html_gab6fb25254f344eecbd4c71ff1254c6d0"><div class="ttname"><a href="group__sim__hal.html#gab6fb25254f344eecbd4c71ff1254c6d0">sim_uart_rxsrc_t</a></div><div class="ttdeci">enum _sim_uart_rxsrc sim_uart_rxsrc_t</div><div class="ttdoc">SIM receive data source select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga1cbc3930bced80e4db49e5865f3c8cec"><div class="ttname"><a href="group__sim__hal.html#ga1cbc3930bced80e4db49e5865f3c8cec">CLOCK_HAL_SetSource</a></div><div class="ttdeci">sim_hal_status_t CLOCK_HAL_SetSource(uint32_t baseAddr, clock_source_names_t clockSource, uint8_t setting)</div><div class="ttdoc">Sets the clock source setting. </div></div>
<div class="ttc" id="group__sim__hal_html_gac7777699e1e0215e3d0937884c1b448a"><div class="ttname"><a href="group__sim__hal.html#gac7777699e1e0215e3d0937884c1b448a">SIM_HAL_GetAdcPreTriggerMode</a></div><div class="ttdeci">sim_pretrgsel_t SIM_HAL_GetAdcPreTriggerMode(uint32_t baseAddr, uint8_t instance)</div><div class="ttdoc">Gets the ADCx pre-trigger select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_gabdd025a72a84dc48bd14341843a8289d"><div class="ttname"><a href="group__sim__hal.html#gabdd025a72a84dc48bd14341843a8289d">SIM_HAL_SetAdcPreTriggerMode</a></div><div class="ttdeci">void SIM_HAL_SetAdcPreTriggerMode(uint32_t baseAddr, uint8_t instance, sim_pretrgsel_t select)</div><div class="ttdoc">Sets the ADCx pre-trigger select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga7fafd70d9012b3c106f260e4e169fbfe"><div class="ttname"><a href="group__sim__hal.html#ga7fafd70d9012b3c106f260e4e169fbfe">_sim_usbvstby_stop</a></div><div class="ttdeci">_sim_usbvstby_stop</div><div class="ttdoc">SIM USB voltage regulator in standby mode setting during VLPR and VLPW modes. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:148</div></div>
<div class="ttc" id="group__sim__hal_html_ga1b870891313d5b9c55d2d32be3453231"><div class="ttname"><a href="group__sim__hal.html#ga1b870891313d5b9c55d2d32be3453231">sim_ftm_ch_src_t</a></div><div class="ttdeci">enum _sim_ftm_ch_src sim_ftm_ch_src_t</div><div class="ttdoc">SIM FlexTimer x channel y input capture source select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga1fbcdea9dba7be70b6f169af27855bba"><div class="ttname"><a href="group__sim__hal.html#ga1fbcdea9dba7be70b6f169af27855bba">_sim_ftm_ch_src</a></div><div class="ttdeci">_sim_ftm_ch_src</div><div class="ttdoc">SIM FlexTimer x channel y input capture source select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:240</div></div>
<div class="ttc" id="group__sim__hal_html_gaeda6c9d32bca1c7409b22ff46e3f0056"><div class="ttname"><a href="group__sim__hal.html#gaeda6c9d32bca1c7409b22ff46e3f0056">SIM_HAL_GetUartRxSrcMode</a></div><div class="ttdeci">sim_uart_rxsrc_t SIM_HAL_GetUartRxSrcMode(uint32_t baseAddr, uint8_t instance)</div><div class="ttdoc">Gets the UARTx receive data source select setting. </div></div>
<div class="ttc" id="structClockNameConfig_html"><div class="ttname"><a href="structClockNameConfig.html">ClockNameConfig</a></div><div class="ttdoc">Clock name configuration table structure. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:279</div></div>
<div class="ttc" id="group__sim__hal_html_ga9efee2869120ab9cd7862501d88b4883"><div class="ttname"><a href="group__sim__hal.html#ga9efee2869120ab9cd7862501d88b4883">CLOCK_HAL_GetSource</a></div><div class="ttdeci">sim_hal_status_t CLOCK_HAL_GetSource(uint32_t baseAddr, clock_source_names_t clockSource, uint8_t *setting)</div><div class="ttdoc">Gets the clock source setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga553da71353180a7044fe2b2c2bc7456e"><div class="ttname"><a href="group__sim__hal.html#ga553da71353180a7044fe2b2c2bc7456e">sim_ftm_clk_sel_t</a></div><div class="ttdeci">enum _sim_ftm_clk_sel sim_ftm_clk_sel_t</div><div class="ttdoc">SIM FlexTimer external clock select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga8f96c79e1fb5ece73bc80a330714de84"><div class="ttname"><a href="group__sim__hal.html#ga8f96c79e1fb5ece73bc80a330714de84">_sim_ftm_trg_src</a></div><div class="ttdeci">_sim_ftm_trg_src</div><div class="ttdoc">SIM FlexTimer x trigger y select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:226</div></div>
<div class="ttc" id="group__sim__hal_html_gab8bdf691986599480d4d7963712d7bb5"><div class="ttname"><a href="group__sim__hal.html#gab8bdf691986599480d4d7963712d7bb5">sim_cmtuartpad_strengh_t</a></div><div class="ttdeci">enum _sim_cmtuartpad_strengh sim_cmtuartpad_strengh_t</div><div class="ttdoc">SIM CMT/UART pad drive strength. </div></div>
<div class="ttc" id="group__sim__hal_html_ga507a628a553fa85c2e2180012220d88e"><div class="ttname"><a href="group__sim__hal.html#ga507a628a553fa85c2e2180012220d88e">sim_pretrgsel_t</a></div><div class="ttdeci">enum _sim_pretrgsel sim_pretrgsel_t</div><div class="ttdoc">SIM ADCx pre-trigger select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga54baea382a34e3448223fe9625e0d126"><div class="ttname"><a href="group__sim__hal.html#ga54baea382a34e3448223fe9625e0d126">_sim_trgsel</a></div><div class="ttdeci">_sim_trgsel</div><div class="ttdoc">SIM ADCx trigger select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:187</div></div>
<div class="ttc" id="group__sim__hal_html_gab5e67cad8df0b320d6af9787e32bd496"><div class="ttname"><a href="group__sim__hal.html#gab5e67cad8df0b320d6af9787e32bd496">SIM_HAL_GetUartTxSrcMode</a></div><div class="ttdeci">sim_uart_txsrc_t SIM_HAL_GetUartTxSrcMode(uint32_t baseAddr, uint8_t instance)</div><div class="ttdoc">Gets the UARTx transmit data source select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga7302462a5c3005311de845c17aab6971"><div class="ttname"><a href="group__sim__hal.html#ga7302462a5c3005311de845c17aab6971">sim_flexbus_security_level_t</a></div><div class="ttdeci">enum _sim_flexbus_security_level sim_flexbus_security_level_t</div><div class="ttdoc">SIM FlexBus security level. </div></div>
<div class="ttc" id="group__sim__hal_html_gaf3339b94a520aaf856b897fd945a435e"><div class="ttname"><a href="group__sim__hal.html#gaf3339b94a520aaf856b897fd945a435e">SIM_HAL_SetUartTxSrcMode</a></div><div class="ttdeci">void SIM_HAL_SetUartTxSrcMode(uint32_t baseAddr, uint8_t instance, sim_uart_txsrc_t select)</div><div class="ttdoc">Sets the UARTx transmit data source select setting. </div></div>
<div class="ttc" id="group__sim__hal_html_ga840826a29859bd88dd2acf9e1512f936"><div class="ttname"><a href="group__sim__hal.html#ga840826a29859bd88dd2acf9e1512f936">_sim_flexbus_security_level</a></div><div class="ttdeci">_sim_flexbus_security_level</div><div class="ttdoc">SIM FlexBus security level. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:169</div></div>
<div class="ttc" id="group__sim__hal_html_ga51a225b8eb0e0d00e7911b3603d7caa2"><div class="ttname"><a href="group__sim__hal.html#ga51a225b8eb0e0d00e7911b3603d7caa2">clock_divider_names_t</a></div><div class="ttdeci">enum _clock_divider_names clock_divider_names_t</div><div class="ttdoc">Clock Divider names. </div></div>
<div class="ttc" id="group__sim__hal_html_ga51391f8c8388e0b84b93bbded825d57b"><div class="ttname"><a href="group__sim__hal.html#ga51391f8c8388e0b84b93bbded825d57b">sim_ftm_trg_src_t</a></div><div class="ttdeci">enum _sim_ftm_trg_src sim_ftm_trg_src_t</div><div class="ttdoc">SIM FlexTimer x trigger y select. </div></div>
<div class="ttc" id="group__sim__hal_html_ga48bb70d28e353a255009c5762b248970"><div class="ttname"><a href="group__sim__hal.html#ga48bb70d28e353a255009c5762b248970">_clock_divider_names</a></div><div class="ttdeci">_clock_divider_names</div><div class="ttdoc">Clock Divider names. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:121</div></div>
<div class="ttc" id="group__sim__hal_html_ga14707db7ac1696ba5f3b08dafd1f9b53"><div class="ttname"><a href="group__sim__hal.html#ga14707db7ac1696ba5f3b08dafd1f9b53">_sim_cmtuartpad_strengh</a></div><div class="ttdeci">_sim_cmtuartpad_strengh</div><div class="ttdoc">SIM CMT/UART pad drive strength. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:155</div></div>
<div class="ttc" id="group__sim__hal_html_ga3a1d5c9d6e79932e64f798c04fae38fd"><div class="ttname"><a href="group__sim__hal.html#ga3a1d5c9d6e79932e64f798c04fae38fd">_sim_hal_status</a></div><div class="ttdeci">_sim_hal_status</div><div class="ttdoc">SIM HAL API return status. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:270</div></div>
<div class="ttc" id="group__sim__hal_html_ga38d7486974495e036b31f1b2662225f7"><div class="ttname"><a href="group__sim__hal.html#ga38d7486974495e036b31f1b2662225f7">_sim_tpm_clk_sel</a></div><div class="ttdeci">_sim_tpm_clk_sel</div><div class="ttdoc">SIM Timer/PWM external clock select. </div><div class="ttdef"><b>Definition:</b> fsl_sim_hal.h:256</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
