Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 20:13:45 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      12          
SYNTH-10   Warning   Wide multiplier                6           
TIMING-16  Warning   Large setup violation          36          
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.691     -141.285                     36                  323        0.144        0.000                      0                  323        4.500        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.691     -141.285                     36                  323        0.144        0.000                      0                  323        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -4.691ns,  Total Violation     -141.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.691ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 8.343ns (57.132%)  route 6.260ns (42.868%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.677    18.130    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y60          LUT5 (Prop_lut5_I2_O)        0.124    18.254 r  game_/ball_y[3]_i_4/O
                         net (fo=1, routed)           0.000    18.254    game_/ball_y[3]_i_4_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.502 r  game_/ball_y_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.573    19.075    game_/ball_y0[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.302    19.377 r  game_/ball_y[2]_i_1/O
                         net (fo=1, routed)           0.483    19.860    game_/ball_y[2]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  game_/ball_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.954    game_/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  game_/ball_y_reg[2]/C
                         clock pessimism              0.278    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X8Y64          FDCE (Setup_fdce_C_D)       -0.028    15.168    game_/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                 -4.691    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.633ns  (logic 8.831ns (60.350%)  route 5.802ns (39.650%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.682    18.135    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    18.259 r  game_/ball_y[3]_i_3/O
                         net (fo=1, routed)           0.000    18.259    game_/ball_y[3]_i_3_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.660 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.660    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.994 r  game_/ball_y_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.593    19.587    game_/ball_y0[5]
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.303    19.890 r  game_/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000    19.890    game_/ball_y[5]_i_1_n_0
    SLICE_X8Y63          FDPE                                         r  game_/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.954    game_/clk_IBUF_BUFG
    SLICE_X8Y63          FDPE                                         r  game_/ball_y_reg[5]/C
                         clock pessimism              0.281    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X8Y63          FDPE (Setup_fdpe_C_D)        0.077    15.276    game_/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -19.890    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.600ns  (logic 8.644ns (59.206%)  route 5.956ns (40.794%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 f  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.631    18.083    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124    18.207 r  game_/velocity_y[9]_i_10/O
                         net (fo=6, routed)           0.492    18.700    game_/velocity_y[9]_i_10_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.824 r  game_/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000    18.824    game_/ball_y[9]_i_4_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.248 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.306    19.554    game_/ball_y0[9]
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.303    19.857 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    19.857    game_/ball_y[9]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.954    game_/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  game_/ball_y_reg[9]/C
                         clock pessimism              0.281    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X8Y63          FDCE (Setup_fdce_C_D)        0.079    15.278    game_/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -19.857    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.562ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 9.072ns (62.203%)  route 5.513ns (37.797%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.679    18.131    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.124    18.255 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    18.255    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.788 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.788    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.905 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.905    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.228 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.307    19.535    game_/ball_x0[9]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.306    19.841 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    19.841    game_/ball_x[9]_i_2_n_0
    SLICE_X8Y61          FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.956    game_/clk_IBUF_BUFG
    SLICE_X8Y61          FDPE                                         r  game_/ball_x_reg[9]/C
                         clock pessimism              0.278    15.234    
                         clock uncertainty           -0.035    15.198    
    SLICE_X8Y61          FDPE (Setup_fdpe_C_D)        0.081    15.279    game_/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -19.841    
  -------------------------------------------------------------------
                         slack                                 -4.562    

Slack (VIOLATED) :        -4.553ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 8.735ns (60.144%)  route 5.789ns (39.856%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.682    18.135    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    18.259 r  game_/ball_y[3]_i_3/O
                         net (fo=1, routed)           0.000    18.259    game_/ball_y[3]_i_3_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.660 r  game_/ball_y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.660    game_/ball_y_reg[3]_i_2_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.899 r  game_/ball_y_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.580    19.478    game_/ball_y0[6]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.302    19.780 r  game_/ball_y[6]_i_1/O
                         net (fo=1, routed)           0.000    19.780    game_/ball_y[6]_i_1_n_0
    SLICE_X9Y64          FDPE                                         r  game_/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.954    game_/clk_IBUF_BUFG
    SLICE_X9Y64          FDPE                                         r  game_/ball_y_reg[6]/C
                         clock pessimism              0.278    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X9Y64          FDPE (Setup_fdpe_C_D)        0.031    15.227    game_/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 8.955ns (61.740%)  route 5.549ns (38.260%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.679    18.131    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.124    18.255 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    18.255    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.788 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.788    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.111 r  game_/ball_x_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.344    19.455    game_/ball_x0[5]
    SLICE_X9Y59          LUT2 (Prop_lut2_I0_O)        0.306    19.761 r  game_/ball_x[5]_i_1/O
                         net (fo=1, routed)           0.000    19.761    game_/ball_x[5]_i_1_n_0
    SLICE_X9Y59          FDCE                                         r  game_/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.957    game_/clk_IBUF_BUFG
    SLICE_X9Y59          FDCE                                         r  game_/ball_x_reg[5]/C
                         clock pessimism              0.278    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.031    15.230    game_/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -19.761    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.484ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 8.948ns (61.889%)  route 5.510ns (38.111%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.679    18.131    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.124    18.255 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    18.255    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.788 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.788    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.103 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.305    19.408    game_/ball_x0[7]
    SLICE_X9Y58          LUT2 (Prop_lut2_I0_O)        0.307    19.715 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    19.715    game_/ball_x[7]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520    14.958    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
                         clock pessimism              0.278    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.031    15.231    game_/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -19.715    
  -------------------------------------------------------------------
                         slack                                 -4.484    

Slack (VIOLATED) :        -4.477ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.510ns  (logic 8.041ns (55.416%)  route 6.469ns (44.584%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 f  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.631    18.083    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124    18.207 r  game_/velocity_y[9]_i_10/O
                         net (fo=6, routed)           0.503    18.711    game_/velocity_y[9]_i_10_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.124    18.835 r  game_/velocity_y[9]_i_3/O
                         net (fo=1, routed)           0.808    19.643    game_/velocity_y[9]_i_3_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.124    19.767 r  game_/velocity_y[9]_i_1/O
                         net (fo=1, routed)           0.000    19.767    game_/velocity_y[9]_i_1_n_0
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597    15.035    game_/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[9]/C
                         clock pessimism              0.260    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.031    15.290    game_/velocity_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -19.767    
  -------------------------------------------------------------------
                         slack                                 -4.477    

Slack (VIOLATED) :        -4.453ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.472ns  (logic 8.957ns (61.892%)  route 5.515ns (38.108%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 r  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.679    18.131    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.124    18.255 r  game_/ball_x[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    18.255    game_/ball_x[3]_i_5_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.788 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.788    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.905 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.905    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.124 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.310    19.434    game_/ball_x0[8]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.295    19.729 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    19.729    game_/ball_x[8]_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.956    game_/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  game_/ball_x_reg[8]/C
                         clock pessimism              0.278    15.234    
                         clock uncertainty           -0.035    15.198    
    SLICE_X8Y61          FDCE (Setup_fdce_C_D)        0.077    15.275    game_/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -19.729    
  -------------------------------------------------------------------
                         slack                                 -4.453    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.412ns  (logic 8.463ns (58.723%)  route 5.949ns (41.277%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.639     5.257    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456     5.713 f  game_/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.592     6.304    game_/Q[4]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124     6.428 r  game_/collide_dot_return1_i_10_comp/O
                         net (fo=1, routed)           0.410     6.839    game_/collide_dot_return1_i_10_n_0_repN
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.124     6.963 r  game_/collide_dot_return1_i_1_comp/O
                         net (fo=204, routed)         0.863     7.826    game_/A__0[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[22]_P[21])
                                                      3.841    11.667 r  game_/collide_dot_return1/P[21]
                         net (fo=27, routed)          1.043    12.710    game_/collide_dot_return1_n_84
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[27]_P[1])
                                                      1.820    14.530 f  game_/collide_dot_return0/P[1]
                         net (fo=1, routed)           0.588    15.118    game_/collide_dot_return0_n_104
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.242 r  game_/velocity_y[1]_i_170/O
                         net (fo=1, routed)           0.473    15.716    game_/velocity_y[1]_i_170_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.296 r  game_/velocity_y_reg[1]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.296    game_/velocity_y_reg[1]_i_93_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  game_/velocity_y_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.410    game_/velocity_y_reg[1]_i_49_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.567 r  game_/velocity_y_reg[1]_i_11/CO[1]
                         net (fo=9, routed)           0.557    17.124    game_/collide_dot_return
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.329    17.453 f  game_/velocity_y[1]_i_4_replica_1/O
                         net (fo=13, routed)          0.631    18.083    game_/velocity_y[1]_i_4_n_0_repN_1
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124    18.207 r  game_/velocity_y[9]_i_10/O
                         net (fo=6, routed)           0.492    18.700    game_/velocity_y[9]_i_10_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.824 r  game_/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000    18.824    game_/ball_y[9]_i_4_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.071 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.299    19.369    game_/ball_y0[8]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.299    19.668 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    19.668    game_/ball_y[8]_i_1_n_0
    SLICE_X9Y63          FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.954    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDPE                                         r  game_/ball_y_reg[8]/C
                         clock pessimism              0.303    15.257    
                         clock uncertainty           -0.035    15.221    
    SLICE_X9Y63          FDPE (Setup_fdpe_C_D)        0.029    15.250    game_/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                 -4.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.531    tick_/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.672 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.099     1.772    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I3_O)        0.048     1.820 r  tick_/cnt_50ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    tick_/cnt_50ms[3]
    SLICE_X6Y84          FDCE                                         r  tick_/cnt_50ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.866     2.046    tick_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  tick_/cnt_50ms_reg[3]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.131     1.675    tick_/cnt_50ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.531    tick_/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.672 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.099     1.772    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  tick_/cnt_50ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    tick_/cnt_50ms[2]
    SLICE_X6Y84          FDCE                                         r  tick_/cnt_50ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.866     2.046    tick_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  tick_/cnt_50ms_reg[2]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120     1.664    tick_/cnt_50ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game_/empowering_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/power_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_/empowering_reg/Q
                         net (fo=4, routed)           0.120     1.795    game_/empowering_reg_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  game_/power[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    game_/power[2]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/C
                         clock pessimism             -0.505     1.546    
    SLICE_X2Y62          FDCE (Hold_fdce_C_D)         0.120     1.666    game_/power_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game_/empowering_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/power_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_/empowering_reg/Q
                         net (fo=4, routed)           0.124     1.799    game_/empowering_reg_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  game_/power[3]_i_2/O
                         net (fo=1, routed)           0.000     1.844    game_/power[3]_i_2_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/C
                         clock pessimism             -0.505     1.546    
    SLICE_X2Y62          FDCE (Hold_fdce_C_D)         0.121     1.667    game_/power_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game_/score_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.342%)  route 0.127ns (40.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.532    game_/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  game_/score_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  game_/score_reg[10]/Q
                         net (fo=2, routed)           0.127     1.801    led_/score[10]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  led_/temp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.846    led_/temp[10]_i_1_n_0
    SLICE_X4Y84          FDCE                                         r  led_/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.866     2.046    led_/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  led_/temp_reg[10]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.091     1.657    led_/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    vga_/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  vga_/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_/h_count_reg_reg[5]/Q
                         net (fo=18, routed)          0.145     1.809    vga_/h_count_reg[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  vga_/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_/h_count_next[9]
    SLICE_X6Y76          FDCE                                         r  vga_/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.857     2.037    vga_/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  vga_/h_count_reg_reg[9]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.120     1.656    vga_/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.531    tick_/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  tick_/cnt_50ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     1.695 r  tick_/cnt_50ms_reg[0]/Q
                         net (fo=7, routed)           0.105     1.800    tick_/cnt_50ms_reg_n_0_[0]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  tick_/cnt_50ms[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    tick_/cnt_50ms[5]
    SLICE_X7Y84          FDCE                                         r  tick_/cnt_50ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.866     2.046    tick_/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  tick_/cnt_50ms_reg[5]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.092     1.636    tick_/cnt_50ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    vga_/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  vga_/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.687 f  vga_/h_count_reg_reg[9]/Q
                         net (fo=52, routed)          0.116     1.804    vga_/h_count_reg[9]
    SLICE_X7Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  vga_/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_/h_count_next[5]
    SLICE_X7Y76          FDCE                                         r  vga_/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.857     2.037    vga_/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  vga_/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X7Y76          FDCE (Hold_fdce_C_D)         0.091     1.627    vga_/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 game_/power_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/empowering_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.407%)  route 0.121ns (36.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     1.697 f  game_/power_reg[0]/Q
                         net (fo=30, routed)          0.121     1.818    game_/A[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  game_/empowering_i_1/O
                         net (fo=1, routed)           0.000     1.863    game_/empowering_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/C
                         clock pessimism             -0.505     1.546    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.091     1.637    game_/empowering_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led_/i_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.531    led_/clk_IBUF_BUFG
    SLICE_X2Y83          FDPE                                         r  led_/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.148     1.679 r  led_/i_reg[2]/Q
                         net (fo=24, routed)          0.103     1.782    led_/i_reg_n_0_[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.098     1.880 r  led_/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    led_/temp[5]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  led_/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.868     2.048    led_/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  led_/temp_reg[5]/C
                         clock pessimism             -0.517     1.531    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.652    led_/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y60   game_/ball_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    game_/ball_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    game_/ball_x_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    game_/ball_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58    game_/ball_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y59    game_/ball_x_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y59    game_/ball_x_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58    game_/ball_x_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61    game_/ball_x_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   game_/ball_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   game_/ball_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   game_/ball_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   game_/ball_x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    game_/ball_x_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.556ns  (logic 13.400ns (45.339%)  route 16.156ns (54.661%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.502    27.176    vga_/blue[2]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    27.300 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.981    31.280    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.536    34.817 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.817    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.270ns  (logic 13.399ns (45.776%)  route 15.871ns (54.224%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.502    27.176    vga_/blue[2]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    27.300 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.696    30.996    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.535    34.531 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.531    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.093ns  (logic 13.405ns (46.074%)  route 15.689ns (53.926%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.994    26.668    vga_/blue[2]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124    26.792 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.022    30.814    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.541    34.354 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.354    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.058ns  (logic 13.633ns (46.918%)  route 15.425ns (53.082%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.285    26.959    vga_/blue[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.150    27.109 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.467    30.575    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.743    34.319 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.319    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.027ns  (logic 13.411ns (46.202%)  route 15.616ns (53.798%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.282    26.956    vga_/blue[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124    27.080 r  vga_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.661    30.741    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.547    34.288 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.288    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.003ns  (logic 13.671ns (47.138%)  route 15.331ns (52.862%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.282    26.956    vga_/blue[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.150    27.106 r  vga_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.376    30.482    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.781    34.263 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.263    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.918ns  (logic 13.635ns (47.149%)  route 15.284ns (52.851%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.285    26.959    vga_/blue[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.150    27.109 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.326    30.434    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.745    34.179 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.179    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.796ns  (logic 13.391ns (46.502%)  route 15.406ns (53.498%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.994    26.668    vga_/blue[2]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124    26.792 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.739    30.530    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.527    34.057 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.057    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.581ns  (logic 13.416ns (46.941%)  route 15.165ns (53.059%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.285    26.959    vga_/blue[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.124    27.083 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.207    30.290    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    33.842 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.842    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.436ns  (logic 13.418ns (47.187%)  route 15.018ns (52.813%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.643     5.261    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.717 r  game_/ball_x_reg[7]/Q
                         net (fo=128, routed)         3.313     9.030    vga_/red3__2[7]
    SLICE_X7Y78          LUT3 (Prop_lut3_I2_O)        0.124     9.154 r  vga_/red3__2_i_12/O
                         net (fo=1, routed)           0.000     9.154    vga_/red3__2_i_12_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.555 r  vga_/red3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.555    vga_/red3__2_i_2_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.794 r  vga_/red3__2_i_1/O[2]
                         net (fo=58, routed)          1.695    11.489    drawer_/red4[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.703 r  drawer_/red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.705    drawer_/red3__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.223 r  drawer_/red3__4/P[1]
                         net (fo=2, routed)           1.536    18.759    drawer_/red3__4_n_104
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.124    18.883 r  drawer_/red_OBUF[3]_inst_i_124/O
                         net (fo=1, routed)           0.000    18.883    drawer_/red_OBUF[3]_inst_i_124_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.263 r  drawer_/red_OBUF[3]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.263    drawer_/red_OBUF[3]_inst_i_89_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  drawer_/red_OBUF[3]_inst_i_94/O[1]
                         net (fo=2, routed)           1.028    20.613    drawer_/red_OBUF[3]_inst_i_94_n_6
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.306    20.919 r  drawer_/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    20.919    drawer_/red_OBUF[3]_inst_i_97_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.469 r  drawer_/red_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.469    drawer_/red_OBUF[3]_inst_i_54_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.583    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.896 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.806    22.702    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X10Y88         LUT4 (Prop_lut4_I1_O)        0.306    23.008 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.307    23.316    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    23.440 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.806    24.245    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.369 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.180    25.550    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.124    25.674 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.285    26.959    vga_/blue[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.124    27.083 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.060    30.143    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    33.697 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.697    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.385ns (75.804%)  route 0.442ns (24.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.527    led_/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  led_/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_/digit_reg[1]/Q
                         net (fo=1, routed)           0.442     2.110    digit_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.354 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.354    digit[1]
    R14                                                               r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.382ns (75.373%)  route 0.452ns (24.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.527    led_/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  led_/digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_/digit_reg[5]/Q
                         net (fo=1, routed)           0.452     2.120    digit_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.241     3.361 r  digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.361    digit[5]
    N17                                                               r  digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.436ns (75.861%)  route 0.457ns (24.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  led_/seg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[6]/Q
                         net (fo=1, routed)           0.457     2.124    seg_data_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.295     3.420 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.420    seg_data[6]
    V18                                                               r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.390ns (72.006%)  route 0.540ns (27.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    led_/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  led_/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  led_/digit_reg[0]/Q
                         net (fo=1, routed)           0.540     2.205    digit_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.454 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.454    digit[0]
    P14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.381ns (70.915%)  route 0.566ns (29.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  led_/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[3]/Q
                         net (fo=1, routed)           0.566     2.234    seg_data_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.474 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    seg_data[3]
    R18                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.382ns (70.604%)  route 0.575ns (29.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  led_/seg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[4]/Q
                         net (fo=1, routed)           0.575     2.242    seg_data_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         1.241     3.483 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.483    seg_data[4]
    T18                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.432ns (72.774%)  route 0.536ns (27.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  led_/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[2]/Q
                         net (fo=1, routed)           0.536     2.203    seg_data_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.494 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.494    seg_data[2]
    W17                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.430ns (72.699%)  route 0.537ns (27.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  led_/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[1]/Q
                         net (fo=1, routed)           0.537     2.204    seg_data_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.494 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.494    seg_data[1]
    V17                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.424ns (70.456%)  route 0.597ns (29.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.527    led_/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  led_/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128     1.655 r  led_/digit_reg[3]/Q
                         net (fo=1, routed)           0.597     2.252    digit_OBUF[3]
    P16                  OBUF (Prop_obuf_I_O)         1.296     3.549 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.549    digit[3]
    P16                                                               r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.420ns (70.120%)  route 0.605ns (29.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    led_/clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  led_/seg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  led_/seg_data_reg[5]/Q
                         net (fo=1, routed)           0.605     2.272    seg_data_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         1.279     3.551 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.551    seg_data[5]
    U18                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.720ns  (logic 3.899ns (26.489%)  route 10.821ns (73.511%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          5.719     7.215    game_/sw_speed_x_IBUF[2]
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124     7.339 r  game_/velocity_x[7]_i_41/O
                         net (fo=2, routed)           0.414     7.753    game_/velocity_x[7]_i_41_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.877 f  game_/velocity_x[7]_i_31/O
                         net (fo=2, routed)           0.808     8.685    game_/velocity_x[7]_i_31_n_0
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.124     8.809 r  game_/velocity_x[7]_i_12/O
                         net (fo=2, routed)           1.022     9.831    game_/velocity_x[7]_i_12_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.955 r  game_/velocity_x[7]_i_16/O
                         net (fo=1, routed)           0.000     9.955    game_/velocity_x[7]_i_16_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.182 r  game_/velocity_x_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.459    10.641    game_/velocity_x_reg[7]_i_5_n_6
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.303    10.944 f  game_/velocity_x[5]_i_3/O
                         net (fo=3, routed)           0.662    11.606    game_/velocity_x[5]_i_3_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124    11.730 r  game_/velocity_x[9]_i_3/O
                         net (fo=6, routed)           0.588    12.318    game_/velocity_x[9]_i_3_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    12.442 r  game_/velocity_x[7]_i_3/O
                         net (fo=2, routed)           0.842    13.284    game_/velocity_x[7]_i_3_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  game_/ball_x[7]_i_3/O
                         net (fo=1, routed)           0.000    13.408    game_/ball_x[7]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.784 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.784    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.107 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.307    14.414    game_/ball_x0[9]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.306    14.720 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    14.720    game_/ball_x[9]_i_2_n_0
    SLICE_X8Y61          FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518     4.956    game_/clk_IBUF_BUFG
    SLICE_X8Y61          FDPE                                         r  game_/ball_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.608ns  (logic 3.784ns (25.906%)  route 10.824ns (74.094%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          5.719     7.215    game_/sw_speed_x_IBUF[2]
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124     7.339 r  game_/velocity_x[7]_i_41/O
                         net (fo=2, routed)           0.414     7.753    game_/velocity_x[7]_i_41_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.877 f  game_/velocity_x[7]_i_31/O
                         net (fo=2, routed)           0.808     8.685    game_/velocity_x[7]_i_31_n_0
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.124     8.809 r  game_/velocity_x[7]_i_12/O
                         net (fo=2, routed)           1.022     9.831    game_/velocity_x[7]_i_12_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.955 r  game_/velocity_x[7]_i_16/O
                         net (fo=1, routed)           0.000     9.955    game_/velocity_x[7]_i_16_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.182 r  game_/velocity_x_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.459    10.641    game_/velocity_x_reg[7]_i_5_n_6
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.303    10.944 f  game_/velocity_x[5]_i_3/O
                         net (fo=3, routed)           0.662    11.606    game_/velocity_x[5]_i_3_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124    11.730 r  game_/velocity_x[9]_i_3/O
                         net (fo=6, routed)           0.588    12.318    game_/velocity_x[9]_i_3_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    12.442 r  game_/velocity_x[7]_i_3/O
                         net (fo=2, routed)           0.842    13.284    game_/velocity_x[7]_i_3_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  game_/ball_x[7]_i_3/O
                         net (fo=1, routed)           0.000    13.408    game_/ball_x[7]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.784 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.784    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.003 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.310    14.313    game_/ball_x0[8]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.295    14.608 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    14.608    game_/ball_x[8]_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518     4.956    game_/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  game_/ball_x_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.275ns  (logic 3.456ns (24.212%)  route 10.819ns (75.788%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          5.719     7.215    game_/sw_speed_x_IBUF[2]
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124     7.339 r  game_/velocity_x[7]_i_41/O
                         net (fo=2, routed)           0.414     7.753    game_/velocity_x[7]_i_41_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.877 f  game_/velocity_x[7]_i_31/O
                         net (fo=2, routed)           0.808     8.685    game_/velocity_x[7]_i_31_n_0
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.124     8.809 r  game_/velocity_x[7]_i_12/O
                         net (fo=2, routed)           1.022     9.831    game_/velocity_x[7]_i_12_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.955 r  game_/velocity_x[7]_i_16/O
                         net (fo=1, routed)           0.000     9.955    game_/velocity_x[7]_i_16_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.182 r  game_/velocity_x_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.459    10.641    game_/velocity_x_reg[7]_i_5_n_6
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.303    10.944 f  game_/velocity_x[5]_i_3/O
                         net (fo=3, routed)           0.662    11.606    game_/velocity_x[5]_i_3_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124    11.730 r  game_/velocity_x[9]_i_3/O
                         net (fo=6, routed)           0.588    12.318    game_/velocity_x[9]_i_3_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    12.442 r  game_/velocity_x[7]_i_3/O
                         net (fo=2, routed)           0.842    13.284    game_/velocity_x[7]_i_3_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  game_/ball_x[7]_i_3/O
                         net (fo=1, routed)           0.000    13.408    game_/ball_x[7]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.663 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.305    13.968    game_/ball_x0[7]
    SLICE_X9Y58          LUT2 (Prop_lut2_I0_O)        0.307    14.275 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    14.275    game_/ball_x[7]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520     4.958    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  game_/ball_x_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.251ns  (logic 4.549ns (31.920%)  route 9.702ns (68.080%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.241 f  game_/velocity_y_reg[5]_i_7/O[2]
                         net (fo=1, routed)           0.579    10.820    game_/velocity_y_reg[5]_i_7_n_5
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.301    11.121 f  game_/velocity_y[9]_i_15/O
                         net (fo=1, routed)           0.466    11.587    game_/velocity_y[9]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  game_/velocity_y[9]_i_9/O
                         net (fo=10, routed)          1.075    12.786    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.124    12.910 r  game_/ball_y[7]_i_4_comp/O
                         net (fo=1, routed)           0.000    12.910    game_/ball_y[7]_i_4_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.308 r  game_/ball_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.308    game_/ball_y_reg[7]_i_2_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.642 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.306    13.948    game_/ball_y0[9]
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.303    14.251 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    14.251    game_/ball_y[9]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516     4.954    game_/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  game_/ball_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.127ns  (logic 4.433ns (31.377%)  route 9.695ns (68.622%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.241 f  game_/velocity_y_reg[5]_i_7/O[2]
                         net (fo=1, routed)           0.579    10.820    game_/velocity_y_reg[5]_i_7_n_5
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.301    11.121 f  game_/velocity_y[9]_i_15/O
                         net (fo=1, routed)           0.466    11.587    game_/velocity_y[9]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  game_/velocity_y[9]_i_9/O
                         net (fo=10, routed)          1.075    12.786    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.124    12.910 r  game_/ball_y[7]_i_4_comp/O
                         net (fo=1, routed)           0.000    12.910    game_/ball_y[7]_i_4_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.308 r  game_/ball_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.308    game_/ball_y_reg[7]_i_2_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.530 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.299    13.828    game_/ball_y0[8]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.299    14.127 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    14.127    game_/ball_y[8]_i_1_n_0
    SLICE_X9Y63          FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516     4.954    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDPE                                         r  game_/ball_y_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/ball_y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.122ns  (logic 4.065ns (28.783%)  route 10.057ns (71.217%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.949 f  game_/velocity_y_reg[5]_i_7/O[0]
                         net (fo=1, routed)           0.962    10.912    game_/velocity_y_reg[5]_i_7_n_7
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.295    11.207 r  game_/velocity_y[5]_i_6/O
                         net (fo=7, routed)           0.907    12.113    game_/velocity_y[5]_i_6_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  game_/velocity_y[4]_i_2/O
                         net (fo=2, routed)           0.332    12.570    game_/velocity_y[4]
    SLICE_X9Y61          LUT2 (Prop_lut2_I1_O)        0.124    12.694 r  game_/ball_y[7]_i_6/O
                         net (fo=1, routed)           0.000    12.694    game_/ball_y[7]_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.241 r  game_/ball_y_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.580    13.820    game_/ball_y0[6]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.302    14.122 r  game_/ball_y[6]_i_1/O
                         net (fo=1, routed)           0.000    14.122    game_/ball_y[6]_i_1_n_0
    SLICE_X9Y64          FDPE                                         r  game_/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516     4.954    game_/clk_IBUF_BUFG
    SLICE_X9Y64          FDPE                                         r  game_/ball_y_reg[6]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/ball_y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.014ns  (logic 3.943ns (28.136%)  route 10.071ns (71.864%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.949 f  game_/velocity_y_reg[5]_i_7/O[0]
                         net (fo=1, routed)           0.962    10.912    game_/velocity_y_reg[5]_i_7_n_7
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.295    11.207 r  game_/velocity_y[5]_i_6/O
                         net (fo=7, routed)           0.907    12.113    game_/velocity_y[5]_i_6_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  game_/velocity_y[4]_i_2/O
                         net (fo=2, routed)           0.332    12.570    game_/velocity_y[4]
    SLICE_X9Y61          LUT2 (Prop_lut2_I1_O)        0.124    12.694 r  game_/ball_y[7]_i_6/O
                         net (fo=1, routed)           0.000    12.694    game_/ball_y[7]_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.118 r  game_/ball_y_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.593    13.711    game_/ball_y0[5]
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.303    14.014 r  game_/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000    14.014    game_/ball_y[5]_i_1_n_0
    SLICE_X8Y63          FDPE                                         r  game_/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516     4.954    game_/clk_IBUF_BUFG
    SLICE_X8Y63          FDPE                                         r  game_/ball_y_reg[5]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/velocity_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.937ns  (logic 3.526ns (25.297%)  route 10.412ns (74.702%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.124 f  game_/velocity_y_reg[5]_i_7/O[1]
                         net (fo=3, routed)           0.607    10.731    game_/velocity_y_reg[5]_i_7_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.306    11.037 r  game_/velocity_y[9]_i_13/O
                         net (fo=6, routed)           1.216    12.253    game_/velocity_y[9]_i_13_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.377 r  game_/velocity_y[9]_i_10/O
                         net (fo=6, routed)           0.503    12.881    game_/velocity_y[9]_i_10_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.124    13.005 r  game_/velocity_y[9]_i_3/O
                         net (fo=1, routed)           0.808    13.813    game_/velocity_y[9]_i_3_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.124    13.937 r  game_/velocity_y[9]_i_1/O
                         net (fo=1, routed)           0.000    13.937    game_/velocity_y[9]_i_1_n_0
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597     5.035    game_/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/ball_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.906ns  (logic 4.128ns (29.685%)  route 9.778ns (70.315%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.949 f  game_/velocity_y_reg[5]_i_7/O[0]
                         net (fo=1, routed)           0.962    10.912    game_/velocity_y_reg[5]_i_7_n_7
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.295    11.207 r  game_/velocity_y[5]_i_6/O
                         net (fo=7, routed)           0.907    12.113    game_/velocity_y[5]_i_6_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  game_/velocity_y[4]_i_2/O
                         net (fo=2, routed)           0.332    12.570    game_/velocity_y[4]
    SLICE_X9Y61          LUT2 (Prop_lut2_I1_O)        0.124    12.694 r  game_/ball_y[7]_i_6/O
                         net (fo=1, routed)           0.000    12.694    game_/ball_y[7]_i_6_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.300 r  game_/ball_y_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.300    13.600    game_/ball_y0[7]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.906 r  game_/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.000    13.906    game_/ball_y[7]_i_1_n_0
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516     4.954    game_/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  game_/ball_y_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_y[1]
                            (input port)
  Destination:            game_/velocity_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.788ns  (logic 3.526ns (25.571%)  route 10.262ns (74.429%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  sw_speed_y[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[1]
    J6                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sw_speed_y_IBUF[1]_inst/O
                         net (fo=18, routed)          5.459     6.945    game_/sw_speed_y_IBUF[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.152     7.097 f  game_/velocity_y[9]_i_22/O
                         net (fo=4, routed)           0.971     8.067    game_/velocity_y[9]_i_22_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.332     8.399 r  game_/velocity_y[5]_i_30/O
                         net (fo=2, routed)           0.473     8.873    game_/velocity_y[5]_i_30_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.119     8.992 r  game_/velocity_y[5]_i_12/O
                         net (fo=2, routed)           0.374     9.365    game_/velocity_y[5]_i_12_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.332     9.697 r  game_/velocity_y[5]_i_16/O
                         net (fo=1, routed)           0.000     9.697    game_/velocity_y[5]_i_16_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.124 f  game_/velocity_y_reg[5]_i_7/O[1]
                         net (fo=3, routed)           0.607    10.731    game_/velocity_y_reg[5]_i_7_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.306    11.037 r  game_/velocity_y[9]_i_13/O
                         net (fo=6, routed)           1.216    12.253    game_/velocity_y[9]_i_13_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.377 r  game_/velocity_y[9]_i_10/O
                         net (fo=6, routed)           0.529    12.907    game_/velocity_y[9]_i_10_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.124    13.031 r  game_/velocity_y[9]_i_4/O
                         net (fo=2, routed)           0.633    13.664    game_/velocity_y[8]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.788 r  game_/velocity_y[8]_i_1/O
                         net (fo=1, routed)           0.000    13.788    game_/velocity_y[8]_i_1_n_0
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597     5.035    game_/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  game_/velocity_y_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.316ns (16.777%)  route 1.567ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.567     1.838    game_/btn_throw_IBUF
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  game_/power[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    game_/power[1]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.316ns (16.698%)  route 1.576ns (83.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.576     1.847    game_/btn_throw_IBUF
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  game_/power[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    game_/power[0]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.316ns (15.585%)  route 1.711ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.711     1.982    game_/btn_throw_IBUF
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.027 r  game_/power[3]_i_2/O
                         net (fo=1, routed)           0.000     2.027    game_/power[3]_i_2_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.316ns (15.547%)  route 1.716ns (84.453%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.716     1.987    game_/btn_throw_IBUF
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.032 r  game_/power[2]_i_1/O
                         net (fo=1, routed)           0.000     2.032    game_/power[2]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/empowering_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.361ns (17.644%)  route 1.684ns (82.356%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.547     1.818    game_/btn_throw_IBUF
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  game_/empowering_i_2/O
                         net (fo=1, routed)           0.137     2.000    game_/empowering1_out
    SLICE_X3Y62          LUT6 (Prop_lut6_I4_O)        0.045     2.045 r  game_/empowering_i_1/O
                         net (fo=1, routed)           0.000     2.045    game_/empowering_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  game_/empowering_reg/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/velocity_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.406ns (19.248%)  route 1.703ns (80.752%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.534     1.805    game_/btn_throw_IBUF
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  game_/velocity_y[1]_i_5/O
                         net (fo=2, routed)           0.094     1.944    game_/velocity_y[1]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.989 r  game_/velocity_y[1]_i_2/O
                         net (fo=15, routed)          0.075     2.064    game_/velocity_y[1]_i_2_n_0
    SLICE_X5Y61          LUT4 (Prop_lut4_I2_O)        0.045     2.109 r  game_/velocity_y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.109    game_/velocity_y[0]_i_1_n_0
    SLICE_X5Y61          FDCE                                         r  game_/velocity_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.870     2.050    game_/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  game_/velocity_y_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.316ns (14.814%)  route 1.816ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.633     1.904    game_/btn_throw_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.183     2.132    game_/power[3]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.316ns (14.814%)  route 1.816ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.633     1.904    game_/btn_throw_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.183     2.132    game_/power[3]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.316ns (14.814%)  route 1.816ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.633     1.904    game_/btn_throw_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.183     2.132    game_/power[3]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.316ns (14.814%)  route 1.816ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.633     1.904    game_/btn_throw_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.183     2.132    game_/power[3]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.051    game_/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  game_/power_reg[3]/C





