<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス TLB</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>::<a class="el" href="classAlphaISA_1_1TLB.html">TLB</a>
  </div>
</div>
<div class="contents">
<h1>クラス TLB</h1><!-- doxytag: class="AlphaISA::TLB" --><!-- doxytag: inherits="BaseTLB" -->
<p><code>#include &lt;<a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>&gt;</code></p>
<div class="dynheader">
TLBに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classAlphaISA_1_1TLB.gif" usemap="#TLB_map" alt=""/>
  <map id="TLB_map" name="TLB_map">
<area href="classBaseTLB.html" alt="BaseTLB" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classAlphaISA_1_1TLB-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef AlphaTLBParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a9c268a4095d94dfb9eafa97cb58fcc5b">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a> (const <a class="el" href="classAlphaISA_1_1TLB.html#a9c268a4095d94dfb9eafa97cb58fcc5b">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a18a1722ab7889997b15fd7b9fc33c7ff">~TLB</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a15b6c15c1be2ca4de3e65772a02aa29f">takeOverFrom</a> (<a class="el" href="classBaseTLB.html">BaseTLB</a> *otlb)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ae121404a6cfcf714e05fe2231ce4c7fc">getsize</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab208f0d14ee1cc1eb06a1b6e6f1bd1b9">index</a> (bool advance=true)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a47905393ad1ab88c483d3f512327aedc">insert</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vaddr, <a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aca1483a67aee5a91e442f7131d66bcbd">flushAll</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a1d200c761e7041c940eb452220c466d7">flushProcesses</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#acac93fcf5aeb0db9145137bd198cb417">flushAddr</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr, uint8_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ad6272f80ae37e8331e3969b3f072a801">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af100c4e9feabf3cd918619c88c718387">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a5d6ff82bfde528ed0663afc4a718a5a1">updateCache</a> (<a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ad54e01e3c0a1613098a76b7f92e5be93">translateAtomic</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ae52f7e465748883695d2b4f432a13652">translateTiming</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a26658814c6c9034665aae19cf25545bb">translateFunctional</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ae199d95c42e036851a8a0543c6d6d2e3">finalizePhysical</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a> mode) const </td></tr>
<tr><td colspan="2"><h2>Static Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a3e576c3e0d39dfca708baea44ebf0617">validVirtualAddress</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ae6e8469121a70e90e8213987b19eb83d">checkCacheability</a> (<a class="el" href="classRequest.html">RequestPtr</a> &amp;req, bool itb=false)</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a> [3]</td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef std::multimap&lt; <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>, int &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a18f97eb978c56b976c0eadbf9212d206">PageTable</a></td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aeb5ba263cf2621ed26767046ab78a1dc">nextnlu</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af2081108994a71d701fc459ad161790e">lookup</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vpn, uint8_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ad54aef66412f77e2a15a621a126dfb52">translateData</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, bool write)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a072afd8ed455dade4c25a85510e5a4da">translateInst</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a5801332ce26351763f996ea8aa050a96">fetch_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ae73b1ec9b8b461b5c5b0f1f903692418">fetch_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a766fdbd2ab7d588c3c9fa426ce395ed6">read_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a6fb393c9489d735739552c2a351f07f4">read_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a2c9dc5a6baf7fbd1ae7fc00b0a57fe56">read_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab3172bfd014e75dcad1b0a2a91de59dd">write_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af8519a07f8f1f76c8fff9c9a1aaa4638">write_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af3301e9dd0bb91de161b7bafefade7f3">write_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a2252d249bb340d0061f5e3b7cf2bfe5b">data_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a426c830a47b60eed9fbd6dcb99433a48">data_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#acf5209d104ddafaa697af923c7a3c750">data_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a66b0bcc2ec4a983bb2a31a9306157551">data_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPageTable.html">PageTable</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a18f97eb978c56b976c0eadbf9212d206"></a><!-- doxytag: member="AlphaISA::TLB::PageTable" ref="a18f97eb978c56b976c0eadbf9212d206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::multimap&lt;<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>, int&gt; <a class="el" href="classPageTable.html">PageTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c268a4095d94dfb9eafa97cb58fcc5b"></a><!-- doxytag: member="AlphaISA::TLB::Params" ref="a9c268a4095d94dfb9eafa97cb58fcc5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef AlphaTLBParams <a class="el" href="classAlphaISA_1_1TLB.html#a9c268a4095d94dfb9eafa97cb58fcc5b">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSimObject.html#a0f0761d2db586a23bb2a2880b8f387bb">SimObject</a>を再定義しています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="acb886bd3c59f00c21be9ceaaf25dab97"></a><!-- doxytag: member="AlphaISA::TLB::TLB" ref="acb886bd3c59f00c21be9ceaaf25dab97" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a> </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAlphaISA_1_1TLB.html#a9c268a4095d94dfb9eafa97cb58fcc5b">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00064"></a>00064     : <a class="code" href="classBaseTLB.html#ac8e9bca1fe09b54b17069200cac8c9d3">BaseTLB</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;size), <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>(0)
<a name="l00065"></a>00065 {
<a name="l00066"></a>00066     <a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a> = <span class="keyword">new</span> TlbEntry[<a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>];
<a name="l00067"></a>00067     memset(<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>, 0, <span class="keyword">sizeof</span>(TlbEntry) * <a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>);
<a name="l00068"></a>00068     <a class="code" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a>();
<a name="l00069"></a>00069 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a18a1722ab7889997b15fd7b9fc33c7ff"></a><!-- doxytag: member="AlphaISA::TLB::~TLB" ref="a18a1722ab7889997b15fd7b9fc33c7ff" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classAlphaISA_1_1TLB.html">TLB</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00072"></a>00072 {
<a name="l00073"></a>00073     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>)
<a name="l00074"></a>00074         <span class="keyword">delete</span> [] <a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>;
<a name="l00075"></a>00075 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ae6e8469121a70e90e8213987b19eb83d"></a><!-- doxytag: member="AlphaISA::TLB::checkCacheability" ref="ae6e8469121a70e90e8213987b19eb83d" args="(RequestPtr &amp;req, bool itb=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> checkCacheability </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>itb</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00206"></a>00206 {
<a name="l00207"></a>00207     <span class="comment">// in Alpha, cacheability is controlled by upper-level bits of the</span>
<a name="l00208"></a>00208     <span class="comment">// physical address</span>
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <span class="comment">/*</span>
<a name="l00211"></a>00211 <span class="comment">     * We support having the uncacheable bit in either bit 39 or bit</span>
<a name="l00212"></a>00212 <span class="comment">     * 40.  The Turbolaser platform (and EV5) support having the bit</span>
<a name="l00213"></a>00213 <span class="comment">     * in 39, but Tsunami (which Linux assumes uses an EV6) generates</span>
<a name="l00214"></a>00214 <span class="comment">     * accesses with the bit in 40.  So we must check for both, but we</span>
<a name="l00215"></a>00215 <span class="comment">     * have debug flags to catch a weird case where both are used,</span>
<a name="l00216"></a>00216 <span class="comment">     * which shouldn&apos;t happen.</span>
<a name="l00217"></a>00217 <span class="comment">     */</span>
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 
<a name="l00220"></a>00220     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#ac252afca5e58f1a1873328793f69804c">PAddrUncachedBit43</a>) {
<a name="l00221"></a>00221         <span class="comment">// IPR memory space not implemented</span>
<a name="l00222"></a>00222         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>())) {
<a name="l00223"></a>00223             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classUnimpFault.html">UnimpFault</a>(<span class="stringliteral">&quot;IPR memory space not implemented!&quot;</span>);
<a name="l00224"></a>00224         } <span class="keywordflow">else</span> {
<a name="l00225"></a>00225             <span class="comment">// mark request as uncacheable</span>
<a name="l00226"></a>00226             req-&gt;<a class="code" href="classRequest.html#a33971d22712c9c80177e4362dffd5580">setFlags</a>(<a class="code" href="classRequest.html#a0fc1d6bc92a0567b05130468e04f05f8">Request::UNCACHEABLE</a>);
<a name="l00227"></a>00227 
<a name="l00228"></a>00228             <span class="comment">// Clear bits 42:35 of the physical address (10-2 in</span>
<a name="l00229"></a>00229             <span class="comment">// Tsunami manual)</span>
<a name="l00230"></a>00230             req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a0560c6f813b1ab48a8790c503feb1158">PAddrUncachedMask</a>);
<a name="l00231"></a>00231         }
<a name="l00232"></a>00232         <span class="comment">// We shouldn&apos;t be able to read from an uncachable address in Alpha as</span>
<a name="l00233"></a>00233         <span class="comment">// we don&apos;t have a ROM and we don&apos;t want to try to fetch from a device </span>
<a name="l00234"></a>00234         <span class="comment">// register as we destroy any data that is clear-on-read. </span>
<a name="l00235"></a>00235         <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a70c74b2809417ea8701dd6ba9e34312d">isUncacheable</a>() &amp;&amp; itb) 
<a name="l00236"></a>00236             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classUnimpFault.html">UnimpFault</a>(<span class="stringliteral">&quot;CPU trying to fetch from uncached I/O&quot;</span>);
<a name="l00237"></a>00237 
<a name="l00238"></a>00238     }
<a name="l00239"></a>00239     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00240"></a>00240 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2d698ff909513b48a1263f8a5440e067"></a><!-- doxytag: member="AlphaISA::TLB::demapPage" ref="a2d698ff909513b48a1263f8a5440e067" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00105"></a>00105     {
<a name="l00106"></a>00106         assert(asn &lt; (1 &lt;&lt; 8));
<a name="l00107"></a>00107         <a class="code" href="classAlphaISA_1_1TLB.html#acac93fcf5aeb0db9145137bd198cb417">flushAddr</a>(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00108"></a>00108     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae199d95c42e036851a8a0543c6d6d2e3"></a><!-- doxytag: member="AlphaISA::TLB::finalizePhysical" ref="ae199d95c42e036851a8a0543c6d6d2e3" args="(RequestPtr req, ThreadContext *tc, Mode mode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> finalizePhysical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00612"></a>00612 {
<a name="l00613"></a>00613     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00614"></a>00614 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acac93fcf5aeb0db9145137bd198cb417"></a><!-- doxytag: member="AlphaISA::TLB::flushAddr" ref="acac93fcf5aeb0db9145137bd198cb417" args="(Addr addr, uint8_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void flushAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00316"></a>00316 {
<a name="l00317"></a>00317     <a class="code" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a>();
<a name="l00318"></a>00318     VAddr <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a> = <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00319"></a>00319 
<a name="l00320"></a>00320     PageTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.find(vaddr.vpn());
<a name="l00321"></a>00321     <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.end())
<a name="l00322"></a>00322         <span class="keywordflow">return</span>;
<a name="l00323"></a>00323 
<a name="l00324"></a>00324     <span class="keywordflow">while</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.end() &amp;&amp; i-&gt;first == vaddr.vpn()) {
<a name="l00325"></a>00325         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#ab208f0d14ee1cc1eb06a1b6e6f1bd1b9">index</a> = i-&gt;second;
<a name="l00326"></a>00326         TlbEntry *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[index];
<a name="l00327"></a>00327         assert(entry-&gt;valid);
<a name="l00328"></a>00328 
<a name="l00329"></a>00329         <span class="keywordflow">if</span> (vaddr.vpn() == entry-&gt;tag &amp;&amp; (entry-&gt;asma || entry-&gt;asn == asn)) {
<a name="l00330"></a>00330             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;flushaddr @%d: %#x -&gt; %#x\n&quot;</span>, index, vaddr.vpn(),
<a name="l00331"></a>00331                     entry-&gt;ppn);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333             <span class="comment">// invalidate this entry</span>
<a name="l00334"></a>00334             entry-&gt;valid = <span class="keyword">false</span>;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336             <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.erase(i++);
<a name="l00337"></a>00337         } <span class="keywordflow">else</span> {
<a name="l00338"></a>00338             ++i;
<a name="l00339"></a>00339         }
<a name="l00340"></a>00340     }
<a name="l00341"></a>00341 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aca1483a67aee5a91e442f7131d66bcbd"></a><!-- doxytag: member="AlphaISA::TLB::flushAll" ref="aca1483a67aee5a91e442f7131d66bcbd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void flushAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remove all entries from the <a class="el" href="classAlphaISA_1_1TLB.html">TLB</a> </p>

<p><a class="el" href="classBaseTLB.html#a5958bc92949a47d1be1088468abdc006">BaseTLB</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;flushAll\n&quot;</span>);
<a name="l00283"></a>00283     memset(<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>, 0, <span class="keyword">sizeof</span>(TlbEntry) * <a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>);
<a name="l00284"></a>00284     <a class="code" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a>();
<a name="l00285"></a>00285     <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.clear();
<a name="l00286"></a>00286     <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a> = 0;
<a name="l00287"></a>00287 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab93a13c29b6326413ba76bdd7e54ad41"></a><!-- doxytag: member="AlphaISA::TLB::flushCache" ref="ab93a13c29b6326413ba76bdd7e54ad41" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void flushCache </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00129"></a>00129     {
<a name="l00130"></a>00130         memset(<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>, 0, 3 * <span class="keyword">sizeof</span>(TlbEntry*));
<a name="l00131"></a>00131     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1d200c761e7041c940eb452220c466d7"></a><!-- doxytag: member="AlphaISA::TLB::flushProcesses" ref="a1d200c761e7041c940eb452220c466d7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void flushProcesses </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00291"></a>00291 {
<a name="l00292"></a>00292     <a class="code" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a>();
<a name="l00293"></a>00293     PageTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.begin();
<a name="l00294"></a>00294     PageTable::iterator end = <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.end();
<a name="l00295"></a>00295     <span class="keywordflow">while</span> (i != end) {
<a name="l00296"></a>00296         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#ab208f0d14ee1cc1eb06a1b6e6f1bd1b9">index</a> = i-&gt;second;
<a name="l00297"></a>00297         TlbEntry *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[index];
<a name="l00298"></a>00298         assert(entry-&gt;valid);
<a name="l00299"></a>00299 
<a name="l00300"></a>00300         <span class="comment">// we can&apos;t increment i after we erase it, so save a copy and</span>
<a name="l00301"></a>00301         <span class="comment">// increment it to get the next entry now</span>
<a name="l00302"></a>00302         PageTable::iterator cur = i;
<a name="l00303"></a>00303         ++i;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305         <span class="keywordflow">if</span> (!entry-&gt;asma) {
<a name="l00306"></a>00306             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;flush @%d: %#x -&gt; %#x\n&quot;</span>, index,
<a name="l00307"></a>00307                     entry-&gt;tag, entry-&gt;ppn);
<a name="l00308"></a>00308             entry-&gt;valid = <span class="keyword">false</span>;
<a name="l00309"></a>00309             <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.erase(cur);
<a name="l00310"></a>00310         }
<a name="l00311"></a>00311     }
<a name="l00312"></a>00312 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae121404a6cfcf714e05fe2231ce4c7fc"></a><!-- doxytag: member="AlphaISA::TLB::getsize" ref="ae121404a6cfcf714e05fe2231ce4c7fc" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int getsize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00094"></a>00094 { <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab208f0d14ee1cc1eb06a1b6e6f1bd1b9"></a><!-- doxytag: member="AlphaISA::TLB::index" ref="ab208f0d14ee1cc1eb06a1b6e6f1bd1b9" args="(bool advance=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp; index </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>advance</em> = <code>true</code></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00577"></a>00577 {
<a name="l00578"></a>00578     TlbEntry *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>];
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     <span class="keywordflow">if</span> (advance)
<a name="l00581"></a>00581         <a class="code" href="classAlphaISA_1_1TLB.html#aeb5ba263cf2621ed26767046ab78a1dc">nextnlu</a>();
<a name="l00582"></a>00582 
<a name="l00583"></a>00583     <span class="keywordflow">return</span> *entry;
<a name="l00584"></a>00584 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a47905393ad1ab88c483d3f512327aedc"></a><!-- doxytag: member="AlphaISA::TLB::insert" ref="a47905393ad1ab88c483d3f512327aedc" args="(Addr vaddr, TlbEntry &amp;entry)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>entry</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00246"></a>00246 {
<a name="l00247"></a>00247     <a class="code" href="classAlphaISA_1_1TLB.html#ab93a13c29b6326413ba76bdd7e54ad41">flushCache</a>();
<a name="l00248"></a>00248     VAddr <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a> = <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00249"></a>00249     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>].valid) {
<a name="l00250"></a>00250         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> oldvpn = <a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>].tag;
<a name="l00251"></a>00251         PageTable::iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.find(oldvpn);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253         <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.end())
<a name="l00254"></a>00254             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);
<a name="l00255"></a>00255 
<a name="l00256"></a>00256         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#ab208f0d14ee1cc1eb06a1b6e6f1bd1b9">index</a>;
<a name="l00257"></a>00257         <span class="keywordflow">while</span> ((index = i-&gt;second) != <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>) {
<a name="l00258"></a>00258             <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[index].tag != oldvpn)
<a name="l00259"></a>00259                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);
<a name="l00260"></a>00260 
<a name="l00261"></a>00261             ++i;
<a name="l00262"></a>00262         }
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;remove @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>, oldvpn, <a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>].ppn);
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.erase(i);
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;insert @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>, vaddr.vpn(), entry.ppn);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>] = entry;
<a name="l00272"></a>00272     table[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>].tag = vaddr.vpn();
<a name="l00273"></a>00273     table[<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>].valid = <span class="keyword">true</span>;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.insert(make_pair(vaddr.vpn(), <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a>));
<a name="l00276"></a>00276     <a class="code" href="classAlphaISA_1_1TLB.html#aeb5ba263cf2621ed26767046ab78a1dc">nextnlu</a>();
<a name="l00277"></a>00277 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af2081108994a71d701fc459ad161790e"></a><!-- doxytag: member="AlphaISA::TLB::lookup" ref="af2081108994a71d701fc459ad161790e" args="(Addr vpn, uint8_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> * lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vpn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00164"></a>00164 {
<a name="l00165"></a>00165     <span class="comment">// assume not found...</span>
<a name="l00166"></a>00166     TlbEntry *retval = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0]) {
<a name="l00169"></a>00169         <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0]-&gt;tag &amp;&amp;
<a name="l00170"></a>00170             (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0]-&gt;asn == asn))
<a name="l00171"></a>00171             retval = <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0];
<a name="l00172"></a>00172         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1]) {
<a name="l00173"></a>00173             <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1]-&gt;tag &amp;&amp;
<a name="l00174"></a>00174                 (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1]-&gt;asn == asn))
<a name="l00175"></a>00175                 retval = <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1];
<a name="l00176"></a>00176             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2] &amp;&amp; vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2]-&gt;tag &amp;&amp;
<a name="l00177"></a>00177                      (<a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2]-&gt;asn == asn))
<a name="l00178"></a>00178                 retval = <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2];
<a name="l00179"></a>00179         }
<a name="l00180"></a>00180     }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (retval == <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00183"></a>00183         PageTable::const_iterator <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.find(vpn);
<a name="l00184"></a>00184         <span class="keywordflow">if</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a>.end()) {
<a name="l00185"></a>00185             <span class="keywordflow">while</span> (i-&gt;first == vpn) {
<a name="l00186"></a>00186                 <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#ab208f0d14ee1cc1eb06a1b6e6f1bd1b9">index</a> = i-&gt;second;
<a name="l00187"></a>00187                 TlbEntry *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a>[index];
<a name="l00188"></a>00188                 assert(entry-&gt;valid);
<a name="l00189"></a>00189                 <span class="keywordflow">if</span> (vpn == entry-&gt;tag &amp;&amp; (entry-&gt;asma || entry-&gt;asn == asn)) {
<a name="l00190"></a>00190                     retval = <a class="code" href="classAlphaISA_1_1TLB.html#a5d6ff82bfde528ed0663afc4a718a5a1">updateCache</a>(entry);
<a name="l00191"></a>00191                     <span class="keywordflow">break</span>;
<a name="l00192"></a>00192                 }
<a name="l00193"></a>00193 
<a name="l00194"></a>00194                 ++i;
<a name="l00195"></a>00195             }
<a name="l00196"></a>00196         }
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;lookup %#x, asn %#x -&gt; %s ppn %#x\n&quot;</span>, vpn, (<span class="keywordtype">int</span>)asn,
<a name="l00200"></a>00200             retval ? <span class="stringliteral">&quot;hit&quot;</span> : <span class="stringliteral">&quot;miss&quot;</span>, retval ? retval-&gt;ppn : 0);
<a name="l00201"></a>00201     <span class="keywordflow">return</span> retval;
<a name="l00202"></a>00202 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aeb5ba263cf2621ed26767046ab78a1dc"></a><!-- doxytag: member="AlphaISA::TLB::nextnlu" ref="aeb5ba263cf2621ed26767046ab78a1dc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nextnlu </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00082"></a>00082 { <span class="keywordflow">if</span> (++<a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a> &gt;= <a class="code" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a>) <a class="code" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a> = 0; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4dc637449366fcdfc4e764cdf12d9b11"></a><!-- doxytag: member="AlphaISA::TLB::regStats" ref="a4dc637449366fcdfc4e764cdf12d9b11" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRegister.html">Register</a> statistics for this object. </p>

<p><a class="el" href="classSimObject.html#a4dc637449366fcdfc4e764cdf12d9b11">SimObject</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <a class="code" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a>
<a name="l00081"></a>00081         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.fetch_hits&quot;</span>)
<a name="l00082"></a>00082         .desc(<span class="stringliteral">&quot;ITB hits&quot;</span>);
<a name="l00083"></a>00083     <a class="code" href="classAlphaISA_1_1TLB.html#a5801332ce26351763f996ea8aa050a96">fetch_misses</a>
<a name="l00084"></a>00084         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.fetch_misses&quot;</span>)
<a name="l00085"></a>00085         .desc(<span class="stringliteral">&quot;ITB misses&quot;</span>);
<a name="l00086"></a>00086     <a class="code" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a>
<a name="l00087"></a>00087         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.fetch_acv&quot;</span>)
<a name="l00088"></a>00088         .desc(<span class="stringliteral">&quot;ITB acv&quot;</span>);
<a name="l00089"></a>00089     <a class="code" href="classAlphaISA_1_1TLB.html#ae73b1ec9b8b461b5c5b0f1f903692418">fetch_accesses</a>
<a name="l00090"></a>00090         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.fetch_accesses&quot;</span>)
<a name="l00091"></a>00091         .desc(<span class="stringliteral">&quot;ITB accesses&quot;</span>);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <a class="code" href="classAlphaISA_1_1TLB.html#ae73b1ec9b8b461b5c5b0f1f903692418">fetch_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a5801332ce26351763f996ea8aa050a96">fetch_misses</a>;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <a class="code" href="classAlphaISA_1_1TLB.html#a766fdbd2ab7d588c3c9fa426ce395ed6">read_hits</a>
<a name="l00096"></a>00096         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.read_hits&quot;</span>)
<a name="l00097"></a>00097         .desc(<span class="stringliteral">&quot;DTB read hits&quot;</span>)
<a name="l00098"></a>00098         ;
<a name="l00099"></a>00099 
<a name="l00100"></a>00100     <a class="code" href="classAlphaISA_1_1TLB.html#a6fb393c9489d735739552c2a351f07f4">read_misses</a>
<a name="l00101"></a>00101         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.read_misses&quot;</span>)
<a name="l00102"></a>00102         .desc(<span class="stringliteral">&quot;DTB read misses&quot;</span>)
<a name="l00103"></a>00103         ;
<a name="l00104"></a>00104 
<a name="l00105"></a>00105     <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a>
<a name="l00106"></a>00106         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.read_acv&quot;</span>)
<a name="l00107"></a>00107         .desc(<span class="stringliteral">&quot;DTB read access violations&quot;</span>)
<a name="l00108"></a>00108         ;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <a class="code" href="classAlphaISA_1_1TLB.html#a2c9dc5a6baf7fbd1ae7fc00b0a57fe56">read_accesses</a>
<a name="l00111"></a>00111         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.read_accesses&quot;</span>)
<a name="l00112"></a>00112         .desc(<span class="stringliteral">&quot;DTB read accesses&quot;</span>)
<a name="l00113"></a>00113         ;
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <a class="code" href="classAlphaISA_1_1TLB.html#ab3172bfd014e75dcad1b0a2a91de59dd">write_hits</a>
<a name="l00116"></a>00116         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.write_hits&quot;</span>)
<a name="l00117"></a>00117         .desc(<span class="stringliteral">&quot;DTB write hits&quot;</span>)
<a name="l00118"></a>00118         ;
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <a class="code" href="classAlphaISA_1_1TLB.html#af8519a07f8f1f76c8fff9c9a1aaa4638">write_misses</a>
<a name="l00121"></a>00121         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.write_misses&quot;</span>)
<a name="l00122"></a>00122         .desc(<span class="stringliteral">&quot;DTB write misses&quot;</span>)
<a name="l00123"></a>00123         ;
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>
<a name="l00126"></a>00126         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.write_acv&quot;</span>)
<a name="l00127"></a>00127         .desc(<span class="stringliteral">&quot;DTB write access violations&quot;</span>)
<a name="l00128"></a>00128         ;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <a class="code" href="classAlphaISA_1_1TLB.html#af3301e9dd0bb91de161b7bafefade7f3">write_accesses</a>
<a name="l00131"></a>00131         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.write_accesses&quot;</span>)
<a name="l00132"></a>00132         .desc(<span class="stringliteral">&quot;DTB write accesses&quot;</span>)
<a name="l00133"></a>00133         ;
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <a class="code" href="classAlphaISA_1_1TLB.html#a2252d249bb340d0061f5e3b7cf2bfe5b">data_hits</a>
<a name="l00136"></a>00136         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.data_hits&quot;</span>)
<a name="l00137"></a>00137         .desc(<span class="stringliteral">&quot;DTB hits&quot;</span>)
<a name="l00138"></a>00138         ;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <a class="code" href="classAlphaISA_1_1TLB.html#a426c830a47b60eed9fbd6dcb99433a48">data_misses</a>
<a name="l00141"></a>00141         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.data_misses&quot;</span>)
<a name="l00142"></a>00142         .desc(<span class="stringliteral">&quot;DTB misses&quot;</span>)
<a name="l00143"></a>00143         ;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <a class="code" href="classAlphaISA_1_1TLB.html#acf5209d104ddafaa697af923c7a3c750">data_acv</a>
<a name="l00146"></a>00146         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.data_acv&quot;</span>)
<a name="l00147"></a>00147         .desc(<span class="stringliteral">&quot;DTB access violations&quot;</span>)
<a name="l00148"></a>00148         ;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <a class="code" href="classAlphaISA_1_1TLB.html#a66b0bcc2ec4a983bb2a31a9306157551">data_accesses</a>
<a name="l00151"></a>00151         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() + <span class="stringliteral">&quot;.data_accesses&quot;</span>)
<a name="l00152"></a>00152         .desc(<span class="stringliteral">&quot;DTB accesses&quot;</span>)
<a name="l00153"></a>00153         ;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     <a class="code" href="classAlphaISA_1_1TLB.html#a2252d249bb340d0061f5e3b7cf2bfe5b">data_hits</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a766fdbd2ab7d588c3c9fa426ce395ed6">read_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#ab3172bfd014e75dcad1b0a2a91de59dd">write_hits</a>;
<a name="l00156"></a>00156     <a class="code" href="classAlphaISA_1_1TLB.html#a426c830a47b60eed9fbd6dcb99433a48">data_misses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a6fb393c9489d735739552c2a351f07f4">read_misses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#af8519a07f8f1f76c8fff9c9a1aaa4638">write_misses</a>;
<a name="l00157"></a>00157     <a class="code" href="classAlphaISA_1_1TLB.html#acf5209d104ddafaa697af923c7a3c750">data_acv</a> = <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>;
<a name="l00158"></a>00158     <a class="code" href="classAlphaISA_1_1TLB.html#a66b0bcc2ec4a983bb2a31a9306157551">data_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a2c9dc5a6baf7fbd1ae7fc00b0a57fe56">read_accesses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#af3301e9dd0bb91de161b7bafefade7f3">write_accesses</a>;
<a name="l00159"></a>00159 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad6272f80ae37e8331e3969b3f072a801"></a><!-- doxytag: member="AlphaISA::TLB::serialize" ref="ad6272f80ae37e8331e3969b3f072a801" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSerializable.html#ad6272f80ae37e8331e3969b3f072a801">Serializable</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a15b6c15c1be2ca4de3e65772a02aa29f"></a><!-- doxytag: member="AlphaISA::TLB::takeOverFrom" ref="a15b6c15c1be2ca4de3e65772a02aa29f" args="(BaseTLB *otlb)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html">BaseTLB</a> *&nbsp;</td>
          <td class="paramname"> <em>otlb</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00090"></a>00090 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad54e01e3c0a1613098a76b7f92e5be93"></a><!-- doxytag: member="AlphaISA::TLB::translateAtomic" ref="ad54e01e3c0a1613098a76b7f92e5be93" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> translateAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00588"></a>00588 {
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> == <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911a31b7313c05d32519f3869a3de8be95e6">Execute</a>)
<a name="l00590"></a>00590         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a072afd8ed455dade4c25a85510e5a4da">translateInst</a>(req, tc);
<a name="l00591"></a>00591     <span class="keywordflow">else</span>
<a name="l00592"></a>00592         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#ad54aef66412f77e2a15a621a126dfb52">translateData</a>(req, tc, <a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> == <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1">Write</a>);
<a name="l00593"></a>00593 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad54aef66412f77e2a15a621a126dfb52"></a><!-- doxytag: member="AlphaISA::TLB::translateData" ref="ad54aef66412f77e2a15a621a126dfb52" args="(RequestPtr req, ThreadContext *tc, bool write)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> translateData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>write</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><p><a class="el" href="classCheck.html">Check</a> for alignment faults</p>
</p>

<p><div class="fragment"><pre class="fragment"><a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a> <a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> =
<a name="l00451"></a>00451         (<a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>));
<a name="l00452"></a>00452 
<a name="l00456"></a>00456     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &amp; (req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>() - 1)) {
<a name="l00457"></a>00457         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html#acb886bd3c59f00c21be9ceaaf25dab97">TLB</a>, <span class="stringliteral">&quot;Alignment Fault on %#x, size = %d\n&quot;</span>, req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(),
<a name="l00458"></a>00458                 req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00459"></a>00459         uint64_t <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a> = write ? <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> : 0;
<a name="l00460"></a>00460         <span class="keywordflow">return</span> <span class="keyword">new</span> DtbAlignmentFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(), flags);
<a name="l00461"></a>00461     }
<a name="l00462"></a>00462 
<a name="l00463"></a>00463     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#ab651e5db13fd546a5d4f88d3a4a04428">getPC</a>())) {
<a name="l00464"></a>00464         mode = (req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#af5696d6c4c536a1c16a3fce36b9741c4">Request::ALTMODE</a>) ?
<a name="l00465"></a>00465             (<a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a>(
<a name="l00466"></a>00466                 tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07">IPR_ALT_MODE</a>))
<a name="l00467"></a>00467             : <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a>;
<a name="l00468"></a>00468     }
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a9c0b7f9771f5173e1f4a7443e785c99c">Request::PHYSICAL</a>) {
<a name="l00471"></a>00471         req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00472"></a>00472     } <span class="keywordflow">else</span> {
<a name="l00473"></a>00473         <span class="comment">// verify that this is a good virtual address</span>
<a name="l00474"></a>00474         <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a3e576c3e0d39dfca708baea44ebf0617">validVirtualAddress</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>())) {
<a name="l00475"></a>00475             <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a>++; }
<a name="l00476"></a>00476             uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> : 0) |
<a name="l00477"></a>00477                 <a class="code" href="namespaceAlphaISA.html#a4b5e389d1116e4dbfd4d9c3e918d87cf">MM_STAT_BAD_VA_MASK</a> |
<a name="l00478"></a>00478                 <a class="code" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a>;
<a name="l00479"></a>00479             <span class="keywordflow">return</span> <span class="keyword">new</span> DtbPageFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(), flags);
<a name="l00480"></a>00480         }
<a name="l00481"></a>00481 
<a name="l00482"></a>00482         <span class="comment">// Check for &quot;superpage&quot; mapping</span>
<a name="l00483"></a>00483         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()) == 0x7e) {
<a name="l00484"></a>00484             <span class="comment">// only valid in kernel mode</span>
<a name="l00485"></a>00485             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>)) !=
<a name="l00486"></a>00486                 <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a>) {
<a name="l00487"></a>00487                 <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a>++; }
<a name="l00488"></a>00488                 uint64_t flags = ((write ? <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> : 0) |
<a name="l00489"></a>00489                                   <a class="code" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a>);
<a name="l00490"></a>00490 
<a name="l00491"></a>00491                 <span class="keywordflow">return</span> <span class="keyword">new</span> DtbAcvFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00492"></a>00492                                        flags);
<a name="l00493"></a>00493             }
<a name="l00494"></a>00494 
<a name="l00495"></a>00495             req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a>);
<a name="l00496"></a>00496 
<a name="l00497"></a>00497             <span class="comment">// sign extend the physical address properly</span>
<a name="l00498"></a>00498             <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a>)
<a name="l00499"></a>00499                 req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf0000000000));
<a name="l00500"></a>00500             <span class="keywordflow">else</span>
<a name="l00501"></a>00501                 req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffff));
<a name="l00502"></a>00502         } <span class="keywordflow">else</span> {
<a name="l00503"></a>00503             <span class="keywordflow">if</span> (write)
<a name="l00504"></a>00504                 <a class="code" href="classAlphaISA_1_1TLB.html#af3301e9dd0bb91de161b7bafefade7f3">write_accesses</a>++;
<a name="l00505"></a>00505             <span class="keywordflow">else</span>
<a name="l00506"></a>00506                 <a class="code" href="classAlphaISA_1_1TLB.html#a2c9dc5a6baf7fbd1ae7fc00b0a57fe56">read_accesses</a>++;
<a name="l00507"></a>00507 
<a name="l00508"></a>00508             <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>));
<a name="l00509"></a>00509 
<a name="l00510"></a>00510             <span class="comment">// not a physical address: need to look up pte</span>
<a name="l00511"></a>00511             TlbEntry *entry = <a class="code" href="classAlphaISA_1_1TLB.html#af2081108994a71d701fc459ad161790e">lookup</a>(VAddr(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()).vpn(), asn);
<a name="l00512"></a>00512 
<a name="l00513"></a>00513             <span class="keywordflow">if</span> (!entry) {
<a name="l00514"></a>00514                 <span class="comment">// page fault</span>
<a name="l00515"></a>00515                 <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#af8519a07f8f1f76c8fff9c9a1aaa4638">write_misses</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#a6fb393c9489d735739552c2a351f07f4">read_misses</a>++; }
<a name="l00516"></a>00516                 uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> : 0) |
<a name="l00517"></a>00517                     <a class="code" href="namespaceAlphaISA.html#ad307c833a813184d15a18a5063358916">MM_STAT_DTB_MISS_MASK</a>;
<a name="l00518"></a>00518                 <span class="keywordflow">return</span> (req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a58cc46d2f1ce828ebbc76f065fa7fb09">Request::VPTE</a>) ?
<a name="l00519"></a>00519                     (<a class="code" href="classRefCountingPtr.html">Fault</a>)(<span class="keyword">new</span> PDtbMissFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00520"></a>00520                                               flags)) :
<a name="l00521"></a>00521                     (<a class="code" href="classRefCountingPtr.html">Fault</a>)(<span class="keyword">new</span> NDtbMissFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00522"></a>00522                                               flags));
<a name="l00523"></a>00523             }
<a name="l00524"></a>00524 
<a name="l00525"></a>00525             req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a>) +
<a name="l00526"></a>00526                           VAddr(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()).<a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a>());
<a name="l00527"></a>00527 
<a name="l00528"></a>00528             <span class="keywordflow">if</span> (write) {
<a name="l00529"></a>00529                 <span class="keywordflow">if</span> (!(entry-&gt;xwe &amp; <a class="code" href="arch_2alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {
<a name="l00530"></a>00530                     <span class="comment">// declare the instruction access fault</span>
<a name="l00531"></a>00531                     <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>++;
<a name="l00532"></a>00532                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> |
<a name="l00533"></a>00533                         <a class="code" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a> |
<a name="l00534"></a>00534                         (entry-&gt;fonw ? <a class="code" href="namespaceAlphaISA.html#a0bd71744e6a29780f244bc897291ca57">MM_STAT_FONW_MASK</a> : 0);
<a name="l00535"></a>00535                     <span class="keywordflow">return</span> <span class="keyword">new</span> DtbPageFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00536"></a>00536                                             flags);
<a name="l00537"></a>00537                 }
<a name="l00538"></a>00538                 <span class="keywordflow">if</span> (entry-&gt;fonw) {
<a name="l00539"></a>00539                     <a class="code" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a>++;
<a name="l00540"></a>00540                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> | <a class="code" href="namespaceAlphaISA.html#a0bd71744e6a29780f244bc897291ca57">MM_STAT_FONW_MASK</a>;
<a name="l00541"></a>00541                     <span class="keywordflow">return</span> <span class="keyword">new</span> DtbPageFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00542"></a>00542                                             flags);
<a name="l00543"></a>00543                 }
<a name="l00544"></a>00544             } <span class="keywordflow">else</span> {
<a name="l00545"></a>00545                 <span class="keywordflow">if</span> (!(entry-&gt;xre &amp; <a class="code" href="arch_2alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {
<a name="l00546"></a>00546                     <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a>++;
<a name="l00547"></a>00547                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a> |
<a name="l00548"></a>00548                         (entry-&gt;fonr ? <a class="code" href="namespaceAlphaISA.html#aab1a75bed1961a122e6bb731b866cf27">MM_STAT_FONR_MASK</a> : 0);
<a name="l00549"></a>00549                     <span class="keywordflow">return</span> <span class="keyword">new</span> DtbAcvFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00550"></a>00550                                            flags);
<a name="l00551"></a>00551                 }
<a name="l00552"></a>00552                 <span class="keywordflow">if</span> (entry-&gt;fonr) {
<a name="l00553"></a>00553                     <a class="code" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a>++;
<a name="l00554"></a>00554                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#aab1a75bed1961a122e6bb731b866cf27">MM_STAT_FONR_MASK</a>;
<a name="l00555"></a>00555                     <span class="keywordflow">return</span> <span class="keyword">new</span> DtbPageFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(),
<a name="l00556"></a>00556                                             flags);
<a name="l00557"></a>00557                 }
<a name="l00558"></a>00558             }
<a name="l00559"></a>00559         }
<a name="l00560"></a>00560 
<a name="l00561"></a>00561         <span class="keywordflow">if</span> (write)
<a name="l00562"></a>00562             <a class="code" href="classAlphaISA_1_1TLB.html#ab3172bfd014e75dcad1b0a2a91de59dd">write_hits</a>++;
<a name="l00563"></a>00563         <span class="keywordflow">else</span>
<a name="l00564"></a>00564             <a class="code" href="classAlphaISA_1_1TLB.html#a766fdbd2ab7d588c3c9fa426ce395ed6">read_hits</a>++;
<a name="l00565"></a>00565     }
<a name="l00566"></a>00566 
<a name="l00567"></a>00567     <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span>
<a name="l00568"></a>00568     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; ~<a class="code" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a>) {
<a name="l00569"></a>00569         <span class="keywordflow">return</span> <span class="keyword">new</span> MachineCheckFault();
<a name="l00570"></a>00570     }
<a name="l00571"></a>00571 
<a name="l00572"></a>00572     <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#ae6e8469121a70e90e8213987b19eb83d">checkCacheability</a>(req);
<a name="l00573"></a>00573 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a26658814c6c9034665aae19cf25545bb"></a><!-- doxytag: member="AlphaISA::TLB::translateFunctional" ref="a26658814c6c9034665aae19cf25545bb" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>translateFunctional stub function for future <a class="el" href="classCheckerCPU.html">CheckerCPU</a> support </p>

<p><div class="fragment"><pre class="fragment"><a name="l00605"></a>00605 {
<a name="l00606"></a>00606     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented\n&quot;</span>);
<a name="l00607"></a>00607     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00608"></a>00608 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a072afd8ed455dade4c25a85510e5a4da"></a><!-- doxytag: member="AlphaISA::TLB::translateInst" ref="a072afd8ed455dade4c25a85510e5a4da" args="(RequestPtr req, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> translateInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00372"></a>00372 {
<a name="l00373"></a>00373     <span class="comment">//If this is a pal pc, then set PHYSICAL</span>
<a name="l00374"></a>00374     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; <a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#ab651e5db13fd546a5d4f88d3a4a04428">getPC</a>()))
<a name="l00375"></a>00375         req-&gt;<a class="code" href="classRequest.html#a33971d22712c9c80177e4362dffd5580">setFlags</a>(<a class="code" href="classRequest.html#a9c0b7f9771f5173e1f4a7443e785c99c">Request::PHYSICAL</a>);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#ab651e5db13fd546a5d4f88d3a4a04428">getPC</a>())) {
<a name="l00378"></a>00378         <span class="comment">// strip off PAL PC marker (lsb is 1)</span>
<a name="l00379"></a>00379         req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>((req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &amp; ~3) &amp; <a class="code" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a>);
<a name="l00380"></a>00380         <a class="code" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a>++;
<a name="l00381"></a>00381         <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00382"></a>00382     }
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a9c0b7f9771f5173e1f4a7443e785c99c">Request::PHYSICAL</a>) {
<a name="l00385"></a>00385         req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00386"></a>00386     } <span class="keywordflow">else</span> {
<a name="l00387"></a>00387         <span class="comment">// verify that this is a good virtual address</span>
<a name="l00388"></a>00388         <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a3e576c3e0d39dfca708baea44ebf0617">validVirtualAddress</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>())) {
<a name="l00389"></a>00389             <a class="code" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a>++;
<a name="l00390"></a>00390             <span class="keywordflow">return</span> <span class="keyword">new</span> ItbAcvFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00391"></a>00391         }
<a name="l00392"></a>00392 
<a name="l00393"></a>00393 
<a name="l00394"></a>00394         <span class="comment">// VA&lt;42:41&gt; == 2, VA&lt;39:13&gt; maps directly to PA&lt;39:13&gt; for EV5</span>
<a name="l00395"></a>00395         <span class="comment">// VA&lt;47:41&gt; == 0x7e, VA&lt;40:13&gt; maps directly to PA&lt;40:13&gt; for EV6</span>
<a name="l00396"></a>00396         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()) == 0x7e) {
<a name="l00397"></a>00397             <span class="comment">// only valid in kernel mode</span>
<a name="l00398"></a>00398             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>)) !=
<a name="l00399"></a>00399                 <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a>) {
<a name="l00400"></a>00400                 <a class="code" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a>++;
<a name="l00401"></a>00401                 <span class="keywordflow">return</span> <span class="keyword">new</span> ItbAcvFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00402"></a>00402             }
<a name="l00403"></a>00403 
<a name="l00404"></a>00404             req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a>);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406             <span class="comment">// sign extend the physical address properly</span>
<a name="l00407"></a>00407             <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a>)
<a name="l00408"></a>00408                 req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf0000000000));
<a name="l00409"></a>00409             <span class="keywordflow">else</span>
<a name="l00410"></a>00410                 req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffff));
<a name="l00411"></a>00411         } <span class="keywordflow">else</span> {
<a name="l00412"></a>00412             <span class="comment">// not a physical address: need to look up pte</span>
<a name="l00413"></a>00413             <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>));
<a name="l00414"></a>00414             TlbEntry *entry = <a class="code" href="classAlphaISA_1_1TLB.html#af2081108994a71d701fc459ad161790e">lookup</a>(VAddr(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()).vpn(),
<a name="l00415"></a>00415                               asn);
<a name="l00416"></a>00416 
<a name="l00417"></a>00417             <span class="keywordflow">if</span> (!entry) {
<a name="l00418"></a>00418                 <a class="code" href="classAlphaISA_1_1TLB.html#a5801332ce26351763f996ea8aa050a96">fetch_misses</a>++;
<a name="l00419"></a>00419                 <span class="keywordflow">return</span> <span class="keyword">new</span> ItbPageFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00420"></a>00420             }
<a name="l00421"></a>00421 
<a name="l00422"></a>00422             req-&gt;<a class="code" href="classRequest.html#a688b841276b48f5c420569e62a090130">setPaddr</a>((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a>) +
<a name="l00423"></a>00423                           (VAddr(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>()).<a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a>()
<a name="l00424"></a>00424                            &amp; ~3));
<a name="l00425"></a>00425 
<a name="l00426"></a>00426             <span class="comment">// check permissions for this access</span>
<a name="l00427"></a>00427             <span class="keywordflow">if</span> (!(entry-&gt;xre &amp;
<a name="l00428"></a>00428                   (1 &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>))))) {
<a name="l00429"></a>00429                 <span class="comment">// instruction access fault</span>
<a name="l00430"></a>00430                 <a class="code" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a>++;
<a name="l00431"></a>00431                 <span class="keywordflow">return</span> <span class="keyword">new</span> ItbAcvFault(req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00432"></a>00432             }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434             <a class="code" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a>++;
<a name="l00435"></a>00435         }
<a name="l00436"></a>00436     }
<a name="l00437"></a>00437 
<a name="l00438"></a>00438     <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span>
<a name="l00439"></a>00439     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; ~<a class="code" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a>) {
<a name="l00440"></a>00440         <span class="keywordflow">return</span> <span class="keyword">new</span> MachineCheckFault();
<a name="l00441"></a>00441     }
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#ae6e8469121a70e90e8213987b19eb83d">checkCacheability</a>(req, <span class="keyword">true</span>);
<a name="l00444"></a>00444 
<a name="l00445"></a>00445 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae52f7e465748883695d2b4f432a13652"></a><!-- doxytag: member="AlphaISA::TLB::translateTiming" ref="ae52f7e465748883695d2b4f432a13652" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void translateTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00598"></a>00598 {
<a name="l00599"></a>00599     assert(translation);
<a name="l00600"></a>00600     translation-&gt;finish(<a class="code" href="classAlphaISA_1_1TLB.html#ad54e01e3c0a1613098a76b7f92e5be93">translateAtomic</a>(req, tc, <a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a>), req, tc, <a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a>);
<a name="l00601"></a>00601 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af100c4e9feabf3cd918619c88c718387"></a><!-- doxytag: member="AlphaISA::TLB::unserialize" ref="af100c4e9feabf3cd918619c88c718387" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSerializable.html#af100c4e9feabf3cd918619c88c718387">Serializable</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a5d6ff82bfde528ed0663afc4a718a5a1"></a><!-- doxytag: member="AlphaISA::TLB::updateCache" ref="a5d6ff82bfde528ed0663afc4a718a5a1" args="(TlbEntry *entry)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* updateCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td>
          <td class="paramname"> <em>entry</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00134"></a>00134                                  {
<a name="l00135"></a>00135         <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[2] = <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1];
<a name="l00136"></a>00136         <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[1] = <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0];
<a name="l00137"></a>00137         <a class="code" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[0] = entry;
<a name="l00138"></a>00138         <span class="keywordflow">return</span> entry;
<a name="l00139"></a>00139     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3e576c3e0d39dfca708baea44ebf0617"></a><!-- doxytag: member="AlphaISA::TLB::validVirtualAddress" ref="a3e576c3e0d39dfca708baea44ebf0617" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool validVirtualAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00113"></a>00113     {
<a name="l00114"></a>00114         <span class="comment">// unimplemented bits must be all 0 or all 1</span>
<a name="l00115"></a>00115         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> unimplBits = <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a> &amp; <a class="code" href="namespaceAlphaISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a>;
<a name="l00116"></a>00116         <span class="keywordflow">return</span> unimplBits == 0 || unimplBits == VAddrUnImplMask;
<a name="l00117"></a>00117     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a66b0bcc2ec4a983bb2a31a9306157551"></a><!-- doxytag: member="AlphaISA::TLB::data_accesses" ref="a66b0bcc2ec4a983bb2a31a9306157551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a66b0bcc2ec4a983bb2a31a9306157551">data_accesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf5209d104ddafaa697af923c7a3c750"></a><!-- doxytag: member="AlphaISA::TLB::data_acv" ref="acf5209d104ddafaa697af923c7a3c750" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#acf5209d104ddafaa697af923c7a3c750">data_acv</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2252d249bb340d0061f5e3b7cf2bfe5b"></a><!-- doxytag: member="AlphaISA::TLB::data_hits" ref="a2252d249bb340d0061f5e3b7cf2bfe5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a2252d249bb340d0061f5e3b7cf2bfe5b">data_hits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a426c830a47b60eed9fbd6dcb99433a48"></a><!-- doxytag: member="AlphaISA::TLB::data_misses" ref="a426c830a47b60eed9fbd6dcb99433a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a426c830a47b60eed9fbd6dcb99433a48">data_misses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82eefd07de8b39b6a974a2b03174999a"></a><!-- doxytag: member="AlphaISA::TLB::EntryCache" ref="a82eefd07de8b39b6a974a2b03174999a" args="[3]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classAlphaISA_1_1TLB.html#a82eefd07de8b39b6a974a2b03174999a">EntryCache</a>[3]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae73b1ec9b8b461b5c5b0f1f903692418"></a><!-- doxytag: member="AlphaISA::TLB::fetch_accesses" ref="ae73b1ec9b8b461b5c5b0f1f903692418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#ae73b1ec9b8b461b5c5b0f1f903692418">fetch_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91197c087b25a1ccf96a6c15523b6d1a"></a><!-- doxytag: member="AlphaISA::TLB::fetch_acv" ref="a91197c087b25a1ccf96a6c15523b6d1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a91197c087b25a1ccf96a6c15523b6d1a">fetch_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a41b41877cc14c93d0663a37014aaa605"></a><!-- doxytag: member="AlphaISA::TLB::fetch_hits" ref="a41b41877cc14c93d0663a37014aaa605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a41b41877cc14c93d0663a37014aaa605">fetch_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5801332ce26351763f996ea8aa050a96"></a><!-- doxytag: member="AlphaISA::TLB::fetch_misses" ref="a5801332ce26351763f996ea8aa050a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a5801332ce26351763f996ea8aa050a96">fetch_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d5c35d797dc31aad758dee75916238f"></a><!-- doxytag: member="AlphaISA::TLB::lookupTable" ref="a4d5c35d797dc31aad758dee75916238f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPageTable.html">PageTable</a> <a class="el" href="classAlphaISA_1_1TLB.html#a4d5c35d797dc31aad758dee75916238f">lookupTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a3ee7780f871ead437ece349ddc2147"></a><!-- doxytag: member="AlphaISA::TLB::nlu" ref="a4a3ee7780f871ead437ece349ddc2147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">nlu</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c9dc5a6baf7fbd1ae7fc00b0a57fe56"></a><!-- doxytag: member="AlphaISA::TLB::read_accesses" ref="a2c9dc5a6baf7fbd1ae7fc00b0a57fe56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a2c9dc5a6baf7fbd1ae7fc00b0a57fe56">read_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af50813bd757bd59aa3618aa99377760a"></a><!-- doxytag: member="AlphaISA::TLB::read_acv" ref="af50813bd757bd59aa3618aa99377760a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#af50813bd757bd59aa3618aa99377760a">read_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a766fdbd2ab7d588c3c9fa426ce395ed6"></a><!-- doxytag: member="AlphaISA::TLB::read_hits" ref="a766fdbd2ab7d588c3c9fa426ce395ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a766fdbd2ab7d588c3c9fa426ce395ed6">read_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fb393c9489d735739552c2a351f07f4"></a><!-- doxytag: member="AlphaISA::TLB::read_misses" ref="a6fb393c9489d735739552c2a351f07f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a6fb393c9489d735739552c2a351f07f4">read_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a439227feff9d7f55384e8780cfc2eb82"></a><!-- doxytag: member="AlphaISA::TLB::size" ref="a439227feff9d7f55384e8780cfc2eb82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1TLB.html#a439227feff9d7f55384e8780cfc2eb82">size</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a434ae74dec9e8168e4f338aeb18d5931"></a><!-- doxytag: member="AlphaISA::TLB::table" ref="a434ae74dec9e8168e4f338aeb18d5931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classAlphaISA_1_1TLB.html#a434ae74dec9e8168e4f338aeb18d5931">table</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af3301e9dd0bb91de161b7bafefade7f3"></a><!-- doxytag: member="AlphaISA::TLB::write_accesses" ref="af3301e9dd0bb91de161b7bafefade7f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#af3301e9dd0bb91de161b7bafefade7f3">write_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a764f5ef97bfcb1ba3ad05704de5a3a32"></a><!-- doxytag: member="AlphaISA::TLB::write_acv" ref="a764f5ef97bfcb1ba3ad05704de5a3a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a764f5ef97bfcb1ba3ad05704de5a3a32">write_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3172bfd014e75dcad1b0a2a91de59dd"></a><!-- doxytag: member="AlphaISA::TLB::write_hits" ref="ab3172bfd014e75dcad1b0a2a91de59dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#ab3172bfd014e75dcad1b0a2a91de59dd">write_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8519a07f8f1f76c8fff9c9a1aaa4638"></a><!-- doxytag: member="AlphaISA::TLB::write_misses" ref="af8519a07f8f1f76c8fff9c9a1aaa4638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#af8519a07f8f1f76c8fff9c9a1aaa4638">write_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/alpha/<a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a></li>
<li>arch/alpha/<a class="el" href="arch_2alpha_2tlb_8cc.html">tlb.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
