// Seed: 3616113932
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    output wor  id_2,
    input  wand id_3,
    input  wand id_4,
    input  tri  id_5,
    input  wand id_6
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5
);
  xor primCall (id_5, id_7, id_4, id_3);
  tri0 id_7 = id_3;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_7,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_5 = (id_1);
  wire id_8;
endmodule
