{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668209671851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668209671853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 17:34:31 2022 " "Processing started: Fri Nov 11 17:34:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668209671853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668209671853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1 -c practica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1 -c practica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668209671853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668209674234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668209674234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica1-behavioral " "Found design unit 1: practica1-behavioral" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668209699271 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica1 " "Found entity 1: practica1" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668209699271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668209699271 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(156) " "VHDL Interface Declaration error in practica1.vhd(156): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 156 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699275 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(156) " "VHDL error at practica1.vhd(156): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 156 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699275 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(157) " "VHDL Interface Declaration error in practica1.vhd(157): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 157 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699275 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(157) " "VHDL error at practica1.vhd(157): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 157 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699276 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(158) " "VHDL Interface Declaration error in practica1.vhd(158): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 158 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699276 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(158) " "VHDL error at practica1.vhd(158): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 158 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699276 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(159) " "VHDL Interface Declaration error in practica1.vhd(159): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 159 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699276 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(159) " "VHDL error at practica1.vhd(159): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 159 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699277 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(160) " "VHDL Interface Declaration error in practica1.vhd(160): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 160 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699277 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(160) " "VHDL error at practica1.vhd(160): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 160 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699277 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(161) " "VHDL Interface Declaration error in practica1.vhd(161): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 161 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699277 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(161) " "VHDL error at practica1.vhd(161): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 161 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699277 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "L practica1.vhd(162) " "VHDL Interface Declaration error in practica1.vhd(162): interface object \"L\" of mode out cannot be read. Change object mode to buffer." {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 162 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1668209699278 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" practica1.vhd(162) " "VHDL error at practica1.vhd(162): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "practica1.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/libros_practicas/practica-1/intentos/original/practica1.vhd" 162 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1668209699278 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668209699689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 11 17:34:59 2022 " "Processing ended: Fri Nov 11 17:34:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668209699689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668209699689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668209699689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668209699689 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668209700596 ""}
