
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003966                       # Number of seconds simulated
sim_ticks                                  3966272565                       # Number of ticks simulated
final_tick                               533537616819                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 299926                       # Simulator instruction rate (inst/s)
host_op_rate                                   388278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300162                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926904                       # Number of bytes of host memory used
host_seconds                                 13213.76                       # Real time elapsed on the host
sim_insts                                  3963153721                       # Number of instructions simulated
sim_ops                                    5130616685                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       567168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       367104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       175232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1486720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       364032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            364032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4431                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11615                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2844                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2844                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1387701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    142997737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1452245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     92556423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1290885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     44180524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1452245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     89522844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               374840603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1387701                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1452245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1290885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1452245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5583076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          91781892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               91781892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          91781892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1387701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    142997737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1452245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     92556423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1290885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     44180524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1452245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     89522844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              466622495                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9511446                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3079225                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2527718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205602                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1256345                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193321                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299542                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8845                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3313429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16763918                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3079225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492863                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3592498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1035865                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1093113                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1630227                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8826141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.330440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5233643     59.30%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354502      4.02%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337256      3.82%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315951      3.58%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261149      2.96%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188357      2.13%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          133908      1.52%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208903      2.37%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792472     20.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8826141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.323739                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762499                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3467813                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1058980                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42561                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823244                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496198                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3873                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19934309                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10402                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823244                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3650434                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         641210                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       132592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       292061                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19341826                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          276                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        160247                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26815633                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90103419                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90103419                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10020461                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1873                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           708809                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        24007                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       424886                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18037393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14597023                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23356                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5705732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17457637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8826141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.653840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.832966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3343213     37.88%     37.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713488     19.41%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1361841     15.43%     72.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814559      9.23%     81.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833336      9.44%     91.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380923      4.32%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242520      2.75%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66991      0.76%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69270      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8826141                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63622     58.82%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20474     18.93%     77.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24070     22.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12006011     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200638      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1541685     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847095      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14597023                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.534680                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108166                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007410                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38151708                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23746840                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14229599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14705189                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46259                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665934                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232293                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823244                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         548817                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15814                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18040881                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898296                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014263                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1422                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237524                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14359051                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464464                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237971                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298486                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018185                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834022                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.509660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14240015                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14229599                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201468                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24898387                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.496050                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369561                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5802539                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204749                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8002897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.529345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094800                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3415987     42.68%     42.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046975     25.58%     68.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848061     10.60%     78.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431445      5.39%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449912      5.62%     89.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226715      2.83%     92.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156158      1.95%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89564      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338080      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8002897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338080                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25706391                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36907279                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 685305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951145                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951145                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051365                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051365                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64906869                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19468904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18699636                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                 9511446                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3177340                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2766642                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208539                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1598514                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1535615                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225019                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6444                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3874217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17630699                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3177340                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1760634                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3738717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         968825                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454275                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1905206                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8826327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.305604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5087610     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          665944      7.54%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331518      3.76%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          244816      2.77%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203284      2.30%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176394      2.00%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           61327      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          219953      2.49%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1835481     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8826327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.334054                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.853630                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4012990                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       427050                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612240                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18216                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        755827                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352400                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3171                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19738013                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4847                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        755827                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4179967                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         217497                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47387                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3461888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       163757                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19120124                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80047                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69615                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25353278                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87101924                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87101924                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16682898                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8670327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1297                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           415409                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2906469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       669261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8423                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       209838                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17996707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15352800                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20469                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5158955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14087072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8826327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739432                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858059                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3178316     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1879971     21.30%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       948226     10.74%     68.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1106797     12.54%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       832194      9.43%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       531443      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228576      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67893      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52911      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8826327                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          65496     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13820     15.42%     88.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10285     11.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12062893     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       123223      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1124      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2610459     17.00%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       555101      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15352800                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.614139                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89601                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39641996                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23158219                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14827536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15442401                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24794                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       807979                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175278                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        755827                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         142498                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8615                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17999142                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2906469                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       669261                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228381                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15023825                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2498360                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       328974                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3038654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2250601                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            540294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.579552                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14855151                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14827536                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8934330                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22076677                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.558915                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404695                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11170798                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12715108                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5284161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206582                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8070500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575504                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3780677     46.85%     46.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1718690     21.30%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931260     11.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       341109      4.23%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       293041      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130497      1.62%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       315808      3.91%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84270      1.04%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       475148      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8070500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11170798                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12715108                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2592468                       # Number of memory references committed
system.switch_cpus1.commit.loads              2098485                       # Number of loads committed
system.switch_cpus1.commit.membars               1142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1987707                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11106988                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       173667                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       475148                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25594504                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36755375                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 685119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11170798                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12715108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11170798                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851456                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851456                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174458                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174458                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69531302                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19481470                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20325738                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus2.numCycles                 9511446                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3390788                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2762366                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       229471                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1389750                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1322514                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          358368                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10136                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3555847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18509772                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3390788                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1680882                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4105038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1178865                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        808199                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1742549                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9416509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.431267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5311471     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          427733      4.54%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          424549      4.51%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          526441      5.59%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          161699      1.72%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          206667      2.19%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          173395      1.84%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          159044      1.69%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2025510     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9416509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356496                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946052                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3728794                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       779174                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3924346                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37203                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        946985                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       574032                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22071023                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1830                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        946985                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3897240                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          55471                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       526962                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3790764                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       199080                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21315507                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123990                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29933845                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99315084                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99315084                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18601071                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11332685                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3962                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2113                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           544216                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1973545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1022056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9306                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       305338                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20038279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16142700                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        34055                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6666663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20152489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9416509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.714298                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3533235     37.52%     37.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1902345     20.20%     57.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1260052     13.38%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       880953      9.36%     80.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       879024      9.33%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       419395      4.45%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       401653      4.27%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64413      0.68%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75439      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9416509                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         101965     75.94%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16621     12.38%     88.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15682     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13489976     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202040      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1845      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1598741      9.90%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       850098      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16142700                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.697187                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             134268                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008318                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41870224                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26709058                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15692559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16276968                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19901                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       759362                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       251246                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        946985                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30809                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4863                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20042260                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1973545                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1022056                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2096                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       139080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       128987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       268067                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15864360                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1491775                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278332                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2313127                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2265710                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            821352                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.667923                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15710699                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15692559                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10191439                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28764971                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.649860                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354300                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10820095                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13337900                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6704362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3774                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       231187                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8469524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.574811                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3510352     41.45%     41.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2234741     26.39%     67.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       909129     10.73%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       493362      5.83%     84.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       432912      5.11%     89.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176339      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196805      2.32%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116430      1.37%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       399454      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8469524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10820095                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13337900                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1984987                       # Number of memory references committed
system.switch_cpus2.commit.loads              1214177                       # Number of loads committed
system.switch_cpus2.commit.membars               1876                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1935596                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12006711                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       275656                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       399454                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            28112137                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           41032450                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  94937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10820095                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13337900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10820095                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.879054                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.879054                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.137587                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.137587                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71211553                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21811709                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20386126                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3766                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9511446                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3183501                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2593013                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213398                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1280645                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229101                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          335335                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9411                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3174886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17588884                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3183501                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564436                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3870647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1148541                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        945074                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1553742                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8921763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.286046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5051116     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          339603      3.81%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274911      3.08%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          664031      7.44%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176685      1.98%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238419      2.67%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165203      1.85%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96637      1.08%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1915158     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8921763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.334702                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.849233                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3314048                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       930416                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3722417                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24058                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        930822                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541238                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21078953                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1683                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        930822                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3556483                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114756                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       464588                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3499082                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       356027                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20334668                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        142882                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28433418                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94942571                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94942571                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17443674                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10989711                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4255                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2550                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           996522                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1916337                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       992845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20564                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       289855                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19200919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15227230                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31230                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6612156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20373773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8921763                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.706751                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3310304     37.10%     37.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1856214     20.81%     57.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1181025     13.24%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       895748     10.04%     81.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       781987      8.76%     89.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404249      4.53%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348554      3.91%     98.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68251      0.76%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75431      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8921763                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90127     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20627     15.81%     84.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19674     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12653974     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212595      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1700      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1520003      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       838958      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15227230                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.600937                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130430                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008566                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39537883                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25817514                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14837579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15357660                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58288                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       760854                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251957                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        930822                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66243                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8274                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19205181                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44433                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1916337                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       992845                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251129                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14986540                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1424772                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       240690                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2241355                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2111920                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            816583                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.575632                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14847512                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14837579                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9653608                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27431667                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.559971                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351915                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10222148                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12564169                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6641068                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216900                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7990941                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.572302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.131183                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3278339     41.03%     41.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2134380     26.71%     67.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       862000     10.79%     78.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493777      6.18%     84.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395489      4.95%     89.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163303      2.04%     91.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193511      2.42%     94.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96215      1.20%     95.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373927      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7990941                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10222148                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12564169                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1896368                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155480                       # Number of loads committed
system.switch_cpus3.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1802219                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11324266                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       256176                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373927                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26822082                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39341971                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 589683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10222148                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12564169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10222148                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.930474                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930474                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.074721                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074721                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67419479                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20488103                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19431230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3460                       # number of misc regfile writes
system.l20.replacements                          4479                       # number of replacements
system.l20.tagsinuse                      1023.428255                       # Cycle average of tags in use
system.l20.total_refs                           22537                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5503                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.095403                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.456646                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.934373                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   732.628202                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.409034                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010212                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.715457                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.267001                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999442                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6009                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6010                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             951                       # number of Writeback hits
system.l20.Writeback_hits::total                  951                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6057                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6058                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6057                       # number of overall hits
system.l20.overall_hits::total                   6058                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4431                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4474                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4431                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4474                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4431                       # number of overall misses
system.l20.overall_misses::total                 4474                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13284457                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    766205879                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      779490336                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13284457                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    766205879                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       779490336                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13284457                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    766205879                       # number of overall miss cycles
system.l20.overall_miss_latency::total      779490336                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10440                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10484                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          951                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              951                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10488                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10532                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10488                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10532                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424425                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426746                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422483                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424801                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422483                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424801                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 172919.403972                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 174226.717926                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 172919.403972                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 174226.717926                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 172919.403972                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 174226.717926                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 625                       # number of writebacks
system.l20.writebacks::total                      625                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4431                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4474                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4431                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4474                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4431                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4474                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    715782588                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    728578751                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    715782588                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    728578751                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    715782588                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    728578751                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424425                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426746                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422483                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424801                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422483                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424801                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 161539.740014                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 162847.284533                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 161539.740014                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 162847.284533                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 161539.740014                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 162847.284533                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2915                       # number of replacements
system.l21.tagsinuse                      1023.651334                       # Cycle average of tags in use
system.l21.total_refs                           21264                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3936                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.402439                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.618639                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.683444                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   724.689947                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           277.659303                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.707705                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271152                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999660                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2972                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2976                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             684                       # number of Writeback hits
system.l21.Writeback_hits::total                  684                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           27                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   27                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2999                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3003                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2999                       # number of overall hits
system.l21.overall_hits::total                   3003                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2868                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2913                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2868                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2913                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2868                       # number of overall misses
system.l21.overall_misses::total                 2913                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17832786                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    401864014                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419696800                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17832786                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    401864014                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       419696800                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17832786                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    401864014                       # number of overall miss cycles
system.l21.overall_miss_latency::total      419696800                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5840                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5889                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          684                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              684                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           27                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               27                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5867                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5916                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5867                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5916                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.491096                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.494651                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488836                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.492394                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488836                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.492394                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 140119.949093                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 144077.171301                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 140119.949093                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 144077.171301                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 140119.949093                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 144077.171301                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2868                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2913                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2868                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2913                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2868                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2913                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    367783784                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    385087941                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    367783784                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    385087941                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    367783784                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    385087941                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.491096                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.494651                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488836                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.492394                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488836                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.492394                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128237.023710                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132196.340886                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128237.023710                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132196.340886                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128237.023710                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132196.340886                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1410                       # number of replacements
system.l22.tagsinuse                      1023.134476                       # Cycle average of tags in use
system.l22.total_refs                           61690                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2431                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.376388                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.975842                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.192416                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   502.968080                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           490.998138                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010719                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017766                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.491180                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.479490                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999155                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2865                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2866                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             931                       # number of Writeback hits
system.l22.Writeback_hits::total                  931                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           43                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   43                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2908                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2909                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2908                       # number of overall hits
system.l22.overall_hits::total                   2909                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1369                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1409                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1369                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1409                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1369                       # number of overall misses
system.l22.overall_misses::total                 1409                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     20043742                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    220507935                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      240551677                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     20043742                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    220507935                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       240551677                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     20043742                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    220507935                       # number of overall miss cycles
system.l22.overall_miss_latency::total      240551677                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4234                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4275                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          931                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              931                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           43                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               43                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4277                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4318                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4277                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4318                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.323335                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.329591                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.320084                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.326308                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.320084                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.326308                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 501093.550000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161072.268079                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170725.107878                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 501093.550000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161072.268079                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170725.107878                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 501093.550000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161072.268079                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170725.107878                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 584                       # number of writebacks
system.l22.writebacks::total                      584                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1369                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1409                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1369                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1409                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1369                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1409                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19589470                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    204928923                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    224518393                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19589470                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    204928923                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    224518393                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19589470                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    204928923                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    224518393                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.323335                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.329591                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.320084                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.326308                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.320084                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.326308                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 489736.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149692.420015                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159345.914123                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 489736.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149692.420015                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159345.914123                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 489736.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149692.420015                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159345.914123                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2826                       # number of replacements
system.l23.tagsinuse                      1023.034094                       # Cycle average of tags in use
system.l23.total_refs                           33258                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3850                       # Sample count of references to valid blocks.
system.l23.avg_refs                          8.638442                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.260156                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.367499                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   713.036878                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           282.369562                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016856                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.010125                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.696325                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.275752                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999057                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2878                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2879                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1839                       # number of Writeback hits
system.l23.Writeback_hits::total                 1839                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2930                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2931                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2930                       # number of overall hits
system.l23.overall_hits::total                   2931                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2773                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2818                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2774                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2819                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2774                       # number of overall misses
system.l23.overall_misses::total                 2819                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     15040217                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    412135414                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      427175631                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66393                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66393                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     15040217                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    412201807                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       427242024                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     15040217                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    412201807                       # number of overall miss cycles
system.l23.overall_miss_latency::total      427242024                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5651                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5697                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1839                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1839                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5704                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5750                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5704                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5750                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.490710                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.494646                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.486325                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.490261                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.486325                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.490261                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148624.382979                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151588.229595                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66393                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66393                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148594.739366                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151558.007804                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148594.739366                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151558.007804                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1254                       # number of writebacks
system.l23.writebacks::total                     1254                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2773                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2818                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2774                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2819                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2774                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2819                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     14526635                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    380447344                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    394973979                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55063                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55063                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     14526635                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    380502407                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    395029042                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     14526635                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    380502407                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    395029042                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.490710                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.494646                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.490261                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.490261                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 322814.111111                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137197.022719                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140161.099716                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55063                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55063                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 322814.111111                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137167.414203                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140130.912380                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 322814.111111                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137167.414203                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140130.912380                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.388608                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001638852                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712203.165812                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.724879                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.663729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063662                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926905                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1630158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1630158                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1630158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1630158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1630158                       # number of overall hits
system.cpu0.icache.overall_hits::total        1630158                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total           69                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24924811                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24924811                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1630227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1630227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1630227                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1630227                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1630227                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1630227                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10488                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371521                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10744                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16229.665022                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.334091                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.665909                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126768                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905240                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905240                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905240                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905240                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37843                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          173                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38016                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38016                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38016                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38016                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3086265923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3086265923                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5407945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5407945                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3091673868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3091673868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3091673868                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3091673868                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943256                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032494                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032494                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81554.473033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81554.473033                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31259.797688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31259.797688                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81325.596275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81325.596275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81325.596275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81325.596275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu0.dcache.writebacks::total              951                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27403                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27528                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10488                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10488                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10488                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10488                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    820121850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    820121850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       775097                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       775097                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    820896947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    820896947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    820896947                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    820896947                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005397                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005397                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005397                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005397                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78555.732759                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78555.732759                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16147.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16147.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78270.113177                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78270.113177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78270.113177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78270.113177                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.085902                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913346455                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610840.308642                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.343826                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.742076                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069461                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824907                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894368                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1905146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1905146                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1905146                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1905146                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1905146                       # number of overall hits
system.cpu1.icache.overall_hits::total        1905146                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20102582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20102582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1905205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1905205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1905205                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1905205                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1905205                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1905205                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        69751                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 34875.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5867                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206973556                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6123                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33802.638576                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.707362                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.292638                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2271144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2271144                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       491535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        491535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1146                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2762679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2762679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2762679                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2762679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20517                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20517                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           79                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20596                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2176301346                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2176301346                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2592052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2592052                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2178893398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2178893398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2178893398                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2178893398                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2291661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2291661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       491614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       491614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2783275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2783275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2783275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2783275                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008953                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106073.078228                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106073.078228                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32810.784810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32810.784810                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105792.066324                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105792.066324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105792.066324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105792.066324                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          684                       # number of writebacks
system.cpu1.dcache.writebacks::total              684                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14677                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14729                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14729                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5840                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5840                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5867                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    428937125                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    428937125                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       595766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       595766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    429532891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    429532891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    429532891                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    429532891                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73448.137842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73448.137842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22065.407407                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22065.407407                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73211.673939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73211.673939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73211.673939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73211.673939                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.271733                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008075239                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980501.451866                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.271733                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062935                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812935                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1742491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1742491                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1742491                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1742491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1742491                       # number of overall hits
system.cpu2.icache.overall_hits::total        1742491                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     34256544                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     34256544                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     34256544                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     34256544                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     34256544                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     34256544                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1742549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1742549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1742549                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1742549                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1742549                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1742549                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 590630.068966                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 590630.068966                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 590630.068966                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 590630.068966                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 590630.068966                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 590630.068966                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       189597                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       189597                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     20159212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20159212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     20159212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20159212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     20159212                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20159212                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 491688.097561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 491688.097561                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 491688.097561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 491688.097561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 491688.097561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 491688.097561                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4277                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               149013331                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4533                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32873.004853                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.842590                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.157410                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.874385                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.125615                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1168935                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1168935                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       766744                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        766744                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2030                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2030                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1883                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1883                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1935679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1935679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1935679                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1935679                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8429                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8429                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          173                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8602                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8602                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8602                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8602                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    582812690                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    582812690                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5902077                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5902077                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    588714767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    588714767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    588714767                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    588714767                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1177364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1177364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       766917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       766917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1883                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1883                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1944281                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1944281                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1944281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1944281                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007159                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007159                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004424                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004424                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004424                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004424                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 69143.752521                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69143.752521                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34116.052023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34116.052023                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 68439.289351                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68439.289351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 68439.289351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68439.289351                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu2.dcache.writebacks::total              931                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4195                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4325                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4325                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4234                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4234                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4277                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4277                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    248313511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    248313511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1037603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1037603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    249351114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    249351114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    249351114                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    249351114                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002200                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002200                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58647.499055                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 58647.499055                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24130.302326                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24130.302326                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 58300.470891                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58300.470891                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 58300.470891                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58300.470891                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.220568                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004770341                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932250.655769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.220568                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067661                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827277                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1553677                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1553677                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1553677                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1553677                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1553677                       # number of overall hits
system.cpu3.icache.overall_hits::total        1553677                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21951464                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21951464                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21951464                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21951464                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21951464                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21951464                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1553742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1553742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1553742                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1553742                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1553742                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1553742                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 337714.830769                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 337714.830769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 337714.830769                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15191264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15191264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15191264                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 330244.869565                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5704                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158235060                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26549.506711                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.797551                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.202449                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1081229                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1081229                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736688                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736688                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1817917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1817917                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1817917                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1817917                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14810                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15371                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15371                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15371                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15371                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1543785620                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1543785620                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     66322165                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     66322165                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1610107785                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1610107785                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1610107785                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1610107785                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1096039                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1096039                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       737249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       737249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1833288                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1833288                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1833288                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1833288                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013512                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008384                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008384                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008384                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008384                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 104239.407157                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104239.407157                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118221.327986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118221.327986                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104749.709518                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104749.709518                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104749.709518                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104749.709518                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       325457                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 108485.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1839                       # number of writebacks
system.cpu3.dcache.writebacks::total             1839                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9667                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5704                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    442102784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    442102784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1112834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1112834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    443215618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    443215618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    443215618                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    443215618                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78234.433552                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78234.433552                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20996.867925                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20996.867925                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 77702.597826                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 77702.597826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 77702.597826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 77702.597826                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
