{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 2810 -y 2050 -defaultsOSRD
preplace port c1_ddr4 -pg 1 -lvl 6 -x 2810 -y 490 -defaultsOSRD
preplace port S_AXI_MM_FROM_HLS_PR_NORTH -pg 1 -lvl 0 -x -10 -y 1290 -defaultsOSRD
preplace port M_AXI_LITE_TO_HLS_PR_NORTH -pg 1 -lvl 6 -x 2810 -y 950 -defaultsOSRD
preplace port C1_SYS_CLK -pg 1 -lvl 0 -x -10 -y 520 -defaultsOSRD
preplace port M_AXI_MM_TO_HLS_PR_NORTH -pg 1 -lvl 6 -x 2810 -y 2340 -defaultsOSRD
preplace port clk_out_250M -pg 1 -lvl 6 -x 2810 -y 2250 -defaultsOSRD
preplace port DDR4_sys_rst -pg 1 -lvl 0 -x -10 -y 730 -defaultsOSRD
preplace port sys_rst_n -pg 1 -lvl 0 -x -10 -y 2070 -defaultsOSRD
preplace port sys_clk_gt -pg 1 -lvl 0 -x -10 -y 2050 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x -10 -y 2030 -defaultsOSRD
preplace port clk_out_125M -pg 1 -lvl 6 -x 2810 -y 1700 -defaultsOSRD
preplace port clk_out_PROG -pg 1 -lvl 6 -x 2810 -y 210 -defaultsOSRD
preplace port clk_out_PROG_locked -pg 1 -lvl 6 -x 2810 -y 230 -defaultsOSRD
preplace port c1_init_calib_complete -pg 1 -lvl 6 -x 2810 -y 510 -defaultsOSRD
preplace portBus axi_reset_n_out -pg 1 -lvl 6 -x 2810 -y 2070 -defaultsOSRD
preplace portBus ker_active_count_L -pg 1 -lvl 0 -x -10 -y 1510 -defaultsOSRD
preplace portBus ker_active_count_U -pg 1 -lvl 0 -x -10 -y 1530 -defaultsOSRD
preplace portBus status_gpio_in -pg 1 -lvl 0 -x -10 -y 1230 -defaultsOSRD
preplace inst TO_SH_AXI_MM_NORTH -pg 1 -lvl 2 -x 450 -y 1320 -defaultsOSRD
preplace inst FROM_SH_AXI_LITE_NORTH -pg 1 -lvl 4 -x 2300 -y 950 -defaultsOSRD
preplace inst FROM_SH_AXI_MM_NORTH -pg 1 -lvl 4 -x 2300 -y 2340 -defaultsOSRD
preplace inst xDMA_SUBSYS -pg 1 -lvl 2 -x 450 -y 2062 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 2300 -y 70 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 2660 -y 70 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 2300 -y 1130 -defaultsOSRD
preplace inst axi_gpio_KER_ACTIVE_COUNT -pg 1 -lvl 4 -x 2300 -y 1310 -defaultsOSRD
preplace inst axi_gpio_status -pg 1 -lvl 4 -x 2300 -y 780 -defaultsOSRD
preplace inst axi_hwicap_0 -pg 1 -lvl 4 -x 2300 -y 1940 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1820 -y 1380 -defaultsOSRD
preplace inst axi_pcie3_0_axi_periph -pg 1 -lvl 3 -x 1820 -y 980 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 2300 -y 1770 -defaultsOSRD
preplace inst clk_wiz_PROG -pg 1 -lvl 4 -x 2300 -y 220 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -x 2300 -y 560 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 2 -x 450 -y 620 -defaultsOSRD
preplace inst rst_125M -pg 1 -lvl 4 -x 2300 -y 2150 -defaultsOSRD
preplace inst system_ila_AXI_MM -pg 1 -lvl 4 -x 2300 -y 370 -defaultsOSRD
preplace inst system_ila_AXIL -pg 1 -lvl 3 -x 1820 -y 1610 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 4 -x 2300 -y 1550 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 2130 -defaultsOSRD
preplace netloc axi_pcie3_0_axi_aclk 1 1 5 180 1400 670 2092 1970 2420 2530J 2250 NJ
preplace netloc axi_pcie3_0_axi_aresetn 1 1 3 190 1410 690 2112 1980
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 4 180 730 660 670 2100 690 2530
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 4 200 720 630J 700 NJ 700 2520
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 2 2 640 580 2060
preplace netloc sys_rst_1 1 0 4 10J 510 NJ 510 NJ 510 2090J
preplace netloc xlconstant_0_dout 1 1 3 190 1940 NJ 1940 N
preplace netloc sys_rst_n_1 1 0 2 NJ 2070 180J
preplace netloc sys_clk_gt_1 1 0 2 NJ 2050 180J
preplace netloc sys_clk_1 1 0 2 NJ 2030 200J
preplace netloc clk_wiz_0_clk_out_125M 1 2 4 700 680 2050 2250 2520 1700 NJ
preplace netloc clk_wiz_0_clk_out_62_5M 1 3 2 2100 1840 2500
preplace netloc rst_ddr4_0_300M1_peripheral_aresetn 1 2 4 710 690 2070 2040 2500 2070 NJ
preplace netloc xlslice_0_Dout 1 1 4 200 1500 NJ 1500 2090 1220 2500
preplace netloc clk_wiz_1_clk_out1 1 4 2 NJ 210 NJ
preplace netloc ddr4_1_addn_ui_clkout1 1 3 2 2100 860 2510
preplace netloc xdma_0_user_lnk_up 1 2 2 NJ 2072 2020
preplace netloc gpio_io_i_0_1 1 0 5 10J 1700 NJ 1700 NJ 1700 NJ 1700 2510
preplace netloc gpio2_io_i_0_1 1 0 5 NJ 1530 NJ 1530 NJ 1530 2080J 1400 2500
preplace netloc clk_wiz_PROG_locked 1 4 2 NJ 230 NJ
preplace netloc gpio_io_i_0_2 1 0 5 NJ 1230 NJ 1230 650J 1260 2060J 1040 2500
preplace netloc ddr4_1_c0_init_calib_complete 1 4 2 NJ 510 NJ
preplace netloc S00_AXI_1 1 2 1 630 760n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 2000 350n
preplace netloc axi_pcie3_0_axi_periph_M01_AXI 1 3 1 N 920
preplace netloc axi_pcie3_0_axi_periph_M03_AXI 1 3 1 2040 960n
preplace netloc axi_pcie3_0_axi_periph_M02_AXI 1 3 1 1990 940n
preplace netloc axi_pcie3_0_axi_periph_M00_AXI 1 3 1 1990 540n
preplace netloc axi_pcie3_0_axi_periph_M04_AXI 1 3 1 1980 190n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 60
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 80
preplace netloc axi_pcie3_0_axi_periph_M05_AXI 1 3 1 1970 50n
preplace netloc S00_AXI_2 1 2 1 N 1320
preplace netloc xdma_0_M_AXI 1 2 2 NJ 2012 2000
preplace netloc axi_pcie3_0_axi_periph_M06_AXI 1 3 1 2030 1020n
preplace netloc axi_pcie3_0_axi_periph_M07_AXI 1 3 1 2020 1040n
preplace netloc axi_pcie3_0_axi_periph_M08_AXI 1 3 1 2010 760n
preplace netloc xdma_0_pcie_mgt 1 2 4 680J 2050 NJ 2050 NJ 2050 NJ
preplace netloc ddr4_0_C0_DDR4 1 4 2 NJ 490 NJ
preplace netloc M_AXI_MM_FROM_HLS_PR_0_1 1 0 2 NJ 1290 NJ
preplace netloc FROM_SH_AXI_LITE_rp_AXI_LITE_TO_HLS_PR_0 1 4 2 NJ 950 NJ
preplace netloc C0_SYS_CLK_1 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc axi_register_slice_2_M_AXI 1 4 2 NJ 2340 NJ
levelinfo -pg 1 -10 100 450 1820 2300 2660 2810
pagesize -pg 1 -db -bbox -sgen -300 -10 3090 2590
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"4"
}
