EASY-TO-READ ** do not remove, file type detection
-- output/tiny.etr --
Initial input: input/STIL.FULLSCAN.exp_comb.logic.ex1.ts1.stil
Converted from stil to easy-to-read
5 vectors in file
0 clock signals present
3 input signals present (not including clocks)
3 output signals preset

INPUTS: in[0], in[1], in[2]
OUTPUTS: out[0], out[1], out[2]
Ordering of signals corresponds to order of bits in test vector


#	IN 	OUT
1:	100	HHL
2:	110	HHH
3:	010	HHL
4:	000	LHH
5:	000	XXX

