{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701412755260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701412755261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:39:15 2023 " "Processing started: Fri Dec 01 01:39:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701412755261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412755261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD1 -c LCD1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412755261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701412755581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701412755582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_teclado_matricial_4x4_reva.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_teclado_matricial_4x4_reva.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_TEC_MATRICIAL_4x4_INTESC_RevA-Behavioral " "Found design unit 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA-Behavioral" {  } { { "LIB_TECLADO_MATRICIAL_4x4_RevA.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LIB_TECLADO_MATRICIAL_4x4_RevA.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761168 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_TEC_MATRICIAL_4x4_INTESC_RevA " "Found entity 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA" {  } { { "LIB_TECLADO_MATRICIAL_4x4_RevA.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LIB_TECLADO_MATRICIAL_4x4_RevA.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD1-Behavioral " "Found design unit 1: LCD1-Behavioral" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761170 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD1 " "Found entity 1: LCD1" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761172 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761174 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761176 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701412761176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD1 " "Elaborating entity \"LCD1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701412761217 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SAL1 LCD1.vhd(29) " "VHDL Signal Declaration warning at LCD1.vhd(29): used explicit default value for signal \"SAL1\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761219 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "se14g LCD1.vhd(149) " "VHDL Signal Declaration warning at LCD1.vhd(149): used explicit default value for signal \"se14g\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "se15g LCD1.vhd(150) " "VHDL Signal Declaration warning at LCD1.vhd(150): used explicit default value for signal \"se15g\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "se16g LCD1.vhd(151) " "VHDL Signal Declaration warning at LCD1.vhd(151): used explicit default value for signal \"se16g\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clavec1 LCD1.vhd(176) " "VHDL Signal Declaration warning at LCD1.vhd(176): used explicit default value for signal \"clavec1\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clavec2 LCD1.vhd(177) " "VHDL Signal Declaration warning at LCD1.vhd(177): used explicit default value for signal \"clavec2\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 177 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clavec3 LCD1.vhd(178) " "VHDL Signal Declaration warning at LCD1.vhd(178): used explicit default value for signal \"clavec3\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 178 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clavec4 LCD1.vhd(179) " "VHDL Signal Declaration warning at LCD1.vhd(179): used explicit default value for signal \"clavec4\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 179 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "camb LCD1.vhd(182) " "VHDL Signal Declaration warning at LCD1.vhd(182): used explicit default value for signal \"camb\" because signal was never assigned a value" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 182 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701412761220 "|LCD1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Boton LCD1.vhd(256) " "VHDL Process Statement warning at LCD1.vhd(256): signal \"Boton\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761224 "|LCD1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Boton LCD1.vhd(271) " "VHDL Process Statement warning at LCD1.vhd(271): signal \"Boton\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761224 "|LCD1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Boton LCD1.vhd(284) " "VHDL Process Statement warning at LCD1.vhd(284): signal \"Boton\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761224 "|LCD1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Boton LCD1.vhd(292) " "VHDL Process Statement warning at LCD1.vhd(292): signal \"Boton\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761224 "|LCD1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "final LCD1.vhd(301) " "VHDL Process Statement warning at LCD1.vhd(301): signal \"final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761224 "|LCD1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INST\[39..60\] LCD1.vhd(44) " "Using initial value X (don't care) for net \"INST\[39..60\]\" at LCD1.vhd(44)" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761244 "|LCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC PROCESADOR_LCD_REVC:U1 " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"PROCESADOR_LCD_REVC:U1\"" {  } { { "LCD1.vhd" "U1" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701412761333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761338 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412761339 "|LCD1|PROCESADOR_LCD_REVC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC CARACTERES_ESPECIALES_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"CARACTERES_ESPECIALES_REVC:U2\"" {  } { { "LCD1.vhd" "U2" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701412761340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_TEC_MATRICIAL_4x4_INTESC_RevA LIB_TEC_MATRICIAL_4x4_INTESC_RevA:u3 " "Elaborating entity \"LIB_TEC_MATRICIAL_4x4_INTESC_RevA\" for hierarchy \"LIB_TEC_MATRICIAL_4x4_INTESC_RevA:u3\"" {  } { { "LCD1.vhd" "u3" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701412761341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763094 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763094 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763094 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763094 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763095 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763095 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763095 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701412763095 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701412763095 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 272 -1 0 } } { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701412763098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701412763098 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[4\] GND " "Pin \"BLCD\[4\]\" is stuck at GND" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|BLCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[5\] GND " "Pin \"BLCD\[5\]\" is stuck at GND" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|BLCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[6\] GND " "Pin \"BLCD\[6\]\" is stuck at GND" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|BLCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[7\] GND " "Pin \"BLCD\[7\]\" is stuck at GND" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|BLCD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAL1 VCC " "Pin \"SAL1\" is stuck at VCC" {  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701412770322 "|LCD1|SAL1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701412770322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701412770393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701412771781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701412771935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701412771935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1262 " "Implemented 1262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701412772025 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701412772025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1229 " "Implemented 1229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701412772025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701412772025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701412772040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 01:39:32 2023 " "Processing ended: Fri Dec 01 01:39:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701412772040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701412772040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701412772040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701412772040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701412773104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701412773104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:39:32 2023 " "Processing started: Fri Dec 01 01:39:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701412773104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701412773104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD1 -c LCD1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701412773105 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701412773202 ""}
{ "Info" "0" "" "Project  = LCD1" {  } {  } 0 0 "Project  = LCD1" 0 0 "Fitter" 0 0 1701412773202 ""}
{ "Info" "0" "" "Revision = LCD1" {  } {  } 0 0 "Revision = LCD1" 0 0 "Fitter" 0 0 1701412773202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701412773253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701412773253 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD1 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"LCD1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701412773263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701412773302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701412773302 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701412773385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701412773389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701412773507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701412773507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701412773507 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701412773507 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701412773510 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701412773510 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701412773511 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701412773511 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701412773511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701412773512 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 33 " "No exact pin location assignment(s) for 11 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701412773768 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701412773968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1.sdc " "Synopsys Design Constraints File file not found: 'LCD1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701412773969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701412773969 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701412773978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701412773979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701412773979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CHECAR " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CHECAR" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_LCD " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_LCD" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME2 " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME2" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_INI " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_INI" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.ENA_CHAR " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.ENA_CHAR" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.LIMPIAR_PANTALLA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.LIMPIAR_PANTALLA" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.NADA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.NADA" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CORRIMIENTO_DERECHA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CORRIMIENTO_DERECHA" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701412774056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701412774056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701412774056 ""}  } { { "LCD1.vhd" "" { Text "C:/Users/AB/Desktop/LCD/LCD1.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 2077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701412774056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PROCESADOR_LCD_REVC:U1\|DATA_A\[6\]~32  " "Automatically promoted node PROCESADOR_LCD_REVC:U1\|DATA_A\[6\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701412774057 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701412774057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701412774263 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701412774264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701412774264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701412774266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701412774268 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701412774271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701412774271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701412774272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701412774319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701412774320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701412774320 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701412774323 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701412774323 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701412774323 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 8 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 3 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 11 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701412774323 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701412774323 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701412774323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701412774358 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701412774368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701412774763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701412774942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701412774955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701412778486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701412778486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701412778761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/AB/Desktop/LCD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701412779657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701412779657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701412781175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701412781175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701412781178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701412781284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701412781294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701412781459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701412781460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701412781672 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701412782031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AB/Desktop/LCD/output_files/LCD1.fit.smsg " "Generated suppressed messages file C:/Users/AB/Desktop/LCD/output_files/LCD1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701412782351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6506 " "Peak virtual memory: 6506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701412782726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 01:39:42 2023 " "Processing ended: Fri Dec 01 01:39:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701412782726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701412782726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701412782726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701412782726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701412783626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701412783626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:39:43 2023 " "Processing started: Fri Dec 01 01:39:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701412783626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701412783626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD1 -c LCD1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701412783626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701412783881 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701412784106 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701412784119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701412784231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 01:39:44 2023 " "Processing ended: Fri Dec 01 01:39:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701412784231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701412784231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701412784231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701412784231 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701412784848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701412785305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701412785305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:39:45 2023 " "Processing started: Fri Dec 01 01:39:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701412785305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701412785305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD1 -c LCD1 " "Command: quartus_sta LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701412785305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701412785398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701412785543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701412785544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785581 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701412785711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1.sdc " "Synopsys Design Constraints File file not found: 'LCD1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701412785739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785739 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701412785742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "create_clock -period 1.000 -name PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701412785742 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701412785742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701412785747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701412785747 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701412785748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701412785754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701412785804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701412785804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.955 " "Worst-case setup slack is -9.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.955           -1932.604 CLK  " "   -9.955           -1932.604 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068             -21.680 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -3.068             -21.680 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.436 " "Worst-case hold slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 CLK  " "    0.436               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.519               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.324 " "Worst-case recovery slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -7.984 CLK  " "   -1.324              -7.984 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.122 " "Worst-case removal slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 CLK  " "    1.122               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -749.474 CLK  " "   -3.000            -749.474 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.363               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412785825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412785825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701412785880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701412785900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701412786143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701412786221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701412786231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701412786231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.359 " "Worst-case setup slack is -9.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.359           -1771.145 CLK  " "   -9.359           -1771.145 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -21.089 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -2.949             -21.089 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLK  " "    0.389               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.512               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.172 " "Worst-case recovery slack is -1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172              -6.554 CLK  " "   -1.172              -6.554 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 CLK  " "    1.101               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -749.474 CLK  " "   -3.000            -749.474 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.252               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786261 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701412786319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701412786426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701412786429 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701412786429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.707 " "Worst-case setup slack is -3.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707            -568.184 CLK  " "   -3.707            -568.184 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -4.401 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -0.663              -4.401 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.145               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLK  " "    0.177               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.079 " "Worst-case recovery slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.158 CLK  " "   -0.079              -0.158 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.372 " "Worst-case removal slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 CLK  " "    0.372               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -537.225 CLK  " "   -3.000            -537.225 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.400               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701412786458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701412786458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701412786813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701412786815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701412786880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 01:39:46 2023 " "Processing ended: Fri Dec 01 01:39:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701412786880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701412786880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701412786880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701412786880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701412787770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701412787771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:39:47 2023 " "Processing started: Fri Dec 01 01:39:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701412787771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701412787771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD1 -c LCD1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701412787771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701412788151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_8_1200mv_85c_slow.vo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_8_1200mv_85c_slow.vo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_8_1200mv_0c_slow.vo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_8_1200mv_0c_slow.vo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_min_1200mv_0c_fast.vo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_min_1200mv_0c_fast.vo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1.vo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1.vo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_8_1200mv_85c_v_slow.sdo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_8_1200mv_0c_v_slow.sdo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412788912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_min_1200mv_0c_v_fast.sdo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412789016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD1_v.sdo C:/Users/AB/Desktop/LCD/simulation/modelsim/ simulation " "Generated file LCD1_v.sdo in folder \"C:/Users/AB/Desktop/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701412789120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701412789167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 01:39:49 2023 " "Processing ended: Fri Dec 01 01:39:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701412789167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701412789167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701412789167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701412789167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701412789760 ""}
